TimeQuest Timing Analyzer report for Bootloader
Thu Mar 05 08:30:49 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PHY_CLK125'
 14. Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 17. Slow 1200mV 85C Model Setup: 'n/a'
 18. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Setup: 'PHY_RX-CLOCK_2'
 20. Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK'
 21. Slow 1200mV 85C Model Hold: 'PHY_RX-CLOCK_2'
 22. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 24. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Hold: 'PHY_CLK125'
 26. Slow 1200mV 85C Model Hold: 'n/a'
 27. Slow 1200mV 85C Model Recovery: 'PHY_RX_CLOCK'
 28. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Recovery: 'PHY_RX-CLOCK_2'
 31. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 85C Model Removal: 'PHY_RX-CLOCK_2'
 33. Slow 1200mV 85C Model Removal: 'PHY_RX_CLOCK'
 34. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_CLK125'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_RX_CLOCK'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_RX-CLOCK_2'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. MTBF Summary
 50. Synchronizer Summary
 51. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 83. Slow 1200mV 0C Model Fmax Summary
 84. Slow 1200mV 0C Model Setup Summary
 85. Slow 1200mV 0C Model Hold Summary
 86. Slow 1200mV 0C Model Recovery Summary
 87. Slow 1200mV 0C Model Removal Summary
 88. Slow 1200mV 0C Model Minimum Pulse Width Summary
 89. Slow 1200mV 0C Model Setup: 'PHY_CLK125'
 90. Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK'
 91. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 92. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 93. Slow 1200mV 0C Model Setup: 'n/a'
 94. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 95. Slow 1200mV 0C Model Setup: 'PHY_RX-CLOCK_2'
 96. Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK'
 97. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 98. Slow 1200mV 0C Model Hold: 'PHY_RX-CLOCK_2'
 99. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
100. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
101. Slow 1200mV 0C Model Hold: 'PHY_CLK125'
102. Slow 1200mV 0C Model Hold: 'n/a'
103. Slow 1200mV 0C Model Recovery: 'PHY_RX_CLOCK'
104. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
105. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
106. Slow 1200mV 0C Model Recovery: 'PHY_RX-CLOCK_2'
107. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
108. Slow 1200mV 0C Model Removal: 'PHY_RX-CLOCK_2'
109. Slow 1200mV 0C Model Removal: 'PHY_RX_CLOCK'
110. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_CLK125'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
113. Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
115. Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_RX-CLOCK_2'
116. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Output Enable Times
122. Minimum Output Enable Times
123. Output Disable Times
124. Minimum Output Disable Times
125. MTBF Summary
126. Synchronizer Summary
127. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
159. Fast 1200mV 0C Model Setup Summary
160. Fast 1200mV 0C Model Hold Summary
161. Fast 1200mV 0C Model Recovery Summary
162. Fast 1200mV 0C Model Removal Summary
163. Fast 1200mV 0C Model Minimum Pulse Width Summary
164. Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK'
165. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
166. Fast 1200mV 0C Model Setup: 'PHY_CLK125'
167. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
168. Fast 1200mV 0C Model Setup: 'n/a'
169. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
170. Fast 1200mV 0C Model Setup: 'PHY_RX-CLOCK_2'
171. Fast 1200mV 0C Model Hold: 'PHY_RX-CLOCK_2'
172. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
173. Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK'
174. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
175. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
176. Fast 1200mV 0C Model Hold: 'PHY_CLK125'
177. Fast 1200mV 0C Model Hold: 'n/a'
178. Fast 1200mV 0C Model Recovery: 'PHY_RX_CLOCK'
179. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
180. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
181. Fast 1200mV 0C Model Recovery: 'PHY_RX-CLOCK_2'
182. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
183. Fast 1200mV 0C Model Removal: 'PHY_RX-CLOCK_2'
184. Fast 1200mV 0C Model Removal: 'PHY_RX_CLOCK'
185. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
186. Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_CLK125'
187. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
188. Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK'
189. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
190. Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_RX-CLOCK_2'
191. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
192. Setup Times
193. Hold Times
194. Clock to Output Times
195. Minimum Clock to Output Times
196. Output Enable Times
197. Minimum Output Enable Times
198. Output Disable Times
199. Minimum Output Disable Times
200. MTBF Summary
201. Synchronizer Summary
202. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
234. Multicorner Timing Analysis Summary
235. Setup Times
236. Hold Times
237. Clock to Output Times
238. Minimum Clock to Output Times
239. Board Trace Model Assignments
240. Input Transition Times
241. Signal Integrity Metrics (Slow 1200mv 0c Model)
242. Signal Integrity Metrics (Slow 1200mv 85c Model)
243. Signal Integrity Metrics (Fast 1200mv 0c Model)
244. Setup Transfers
245. Hold Transfers
246. Recovery Transfers
247. Removal Transfers
248. Report TCCS
249. Report RSKM
250. Unconstrained Paths
251. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Bootloader                                         ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX150DF31C7                                    ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; Bootloader.sdc ; OK     ; Thu Mar 05 08:30:45 2015 ;
+----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------------------------------+----------------------------------------------------------+
; PHY_CLK125                                           ; Base      ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                                        ; { PHY_CLK125 }                                           ;
; PHY_RX-CLOCK_2                                       ; Generated ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; PHY_RX_CLOCK ; PHY_RX_CLOCK                                           ; { PHY_RX_CLOCK_2 }                                       ;
; PHY_RX_CLOCK                                         ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                                        ; { PHY_RX_CLOCK }                                         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125   ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125   ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 400.000 ; 2.5 MHz   ; 0.000 ; 200.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125   ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 52.14 MHz  ; 40.0 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 67.66 MHz  ; 67.66 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 78.43 MHz  ; 78.43 MHz       ; PHY_RX-CLOCK_2                                       ;                                                ;
; 105.91 MHz ; 105.91 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 132.56 MHz ; 132.56 MHz      ; PHY_CLK125                                           ;                                                ;
; 247.65 MHz ; 247.65 MHz      ; PHY_RX_CLOCK                                         ;                                                ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 0.456  ; 0.000         ;
; PHY_RX_CLOCK                                         ; 1.068  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.387  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.045  ; 0.000         ;
; n/a                                                  ; 2.251  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 13.736 ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 15.596 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK                                         ; 0.317 ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 0.327 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.339 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.393 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.394 ; 0.000         ;
; PHY_CLK125                                           ; 0.397 ; 0.000         ;
; n/a                                                  ; 9.979 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_RX_CLOCK                                         ; 11.206 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 33.979 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 38.154 ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 73.980 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.417  ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 3.997  ; 0.000         ;
; PHY_RX_CLOCK                                         ; 27.599 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 41.248 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.760   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.610   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.680  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.633  ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 39.671  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.631 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_CLK125'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                           ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.456 ; HB_counter[25]                                                                                                                                          ; STATUS_LED                                                                                                        ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -3.375     ; 3.149      ;
; 1.650 ; send_more_ACK                                                                                                                                           ; DEBUG_LED8                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_CLK125  ; 13.000       ; -6.397     ; 3.853      ;
; 1.880 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 8.503      ;
; 2.051 ; MDIO:MDIO_inst|write[1]                                                                                                                                 ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.366     ; 5.483      ;
; 2.056 ; MDIO:MDIO_inst|write[0]                                                                                                                                 ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.366     ; 5.478      ;
; 2.097 ; MDIO:MDIO_inst|read[1]                                                                                                                                  ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.362     ; 5.441      ;
; 2.110 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.513     ; 8.277      ;
; 2.141 ; MDIO:MDIO_inst|read[0]                                                                                                                                  ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.361     ; 5.398      ;
; 2.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.513     ; 8.221      ;
; 2.187 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.513     ; 8.200      ;
; 2.198 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.513     ; 8.189      ;
; 2.232 ; MDIO:MDIO_inst|write[2]                                                                                                                                 ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.366     ; 5.302      ;
; 2.288 ; MDIO:MDIO_inst|read[2]                                                                                                                                  ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.366     ; 5.246      ;
; 2.382 ; MDIO:MDIO_inst|write[3]                                                                                                                                 ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.366     ; 5.152      ;
; 2.433 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.512     ; 7.955      ;
; 2.473 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.910      ;
; 2.603 ; EEPROM:EEPROM_inst|SCK                                                                                                                                  ; SCK                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.431     ; 4.866      ;
; 2.634 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                    ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.513     ; 7.753      ;
; 2.681 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.513     ; 7.706      ;
; 2.781 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.602      ;
; 2.792 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.591      ;
; 2.795 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.588      ;
; 2.796 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.587      ;
; 2.800 ; EEPROM:EEPROM_inst|CS                                                                                                                                   ; NODE_ADDR_CS                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.456     ; 4.644      ;
; 2.801 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.582      ;
; 2.930 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.453      ;
; 2.948 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.435      ;
; 2.956 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.427      ;
; 2.992 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|write_reg                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.425     ; 7.483      ;
; 3.142 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.241      ;
; 3.251 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|write_reg                                                             ; DEBUG_LED10                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.425     ; 7.224      ;
; 3.273 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.110      ;
; 3.296 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|pgwrbuf_dataout[7]                                                    ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.299     ; 7.305      ;
; 3.302 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 7.081      ;
; 3.313 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|write_rstat_reg                                                       ; DEBUG_LED10                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.426     ; 7.161      ;
; 3.426 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|sec_erase_reg                                                         ; DEBUG_LED10                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.425     ; 7.049      ;
; 3.437 ; HB_counter[1]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 4.356      ;
; 3.483 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                    ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -1.849     ; 8.568      ;
; 3.486 ; HB_counter[2]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 4.307      ;
; 3.549 ; EEPROM:EEPROM_inst|SI                                                                                                                                   ; SI                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -6.492     ; 3.859      ;
; 3.571 ; HB_counter[0]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 4.222      ;
; 3.594 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[0] ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.308     ; 6.998      ;
; 3.613 ; HB_counter[4]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 4.180      ;
; 3.616 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1] ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.308     ; 6.976      ;
; 3.617 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 6.766      ;
; 3.679 ; PHY_TX_EN~reg0                                                                                                                                          ; PHY_TX_EN                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.428     ; 6.793      ;
; 3.685 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                    ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -1.849     ; 8.366      ;
; 3.700 ; HB_counter[3]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 4.093      ;
; 3.745 ; HB_counter[6]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 4.048      ;
; 3.771 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[7]                                                    ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.300     ; 6.829      ;
; 3.835 ; HB_counter[5]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.958      ;
; 3.881 ; HB_counter[8]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.912      ;
; 3.900 ; Led_control:Control_LED0|LED                                                                                                                            ; DEBUG_LED5                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.435     ; 6.565      ;
; 3.967 ; HB_counter[7]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.826      ;
; 3.982 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.517     ; 6.401      ;
; 3.982 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|stage4_reg                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.308     ; 6.610      ;
; 3.994 ; Led_flash:Flash_LED6|LED                                                                                                                                ; DEBUG_LED6                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.490     ; 6.416      ;
; 4.013 ; HB_counter[10]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.780      ;
; 4.099 ; HB_counter[9]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.694      ;
; 4.146 ; HB_counter[12]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.647      ;
; 4.162 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|add_msb_reg                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.308     ; 6.430      ;
; 4.178 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|stage2_reg                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.308     ; 6.414      ;
; 4.231 ; HB_counter[11]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.562      ;
; 4.271 ; HB_counter[14]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 3.520      ;
; 4.322 ; PHY_TX[3]~reg0                                                                                                                                          ; PHY_TX[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.490     ; 6.088      ;
; 4.350 ; send_more                                                                                                                                               ; DEBUG_LED9                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.321     ; 6.229      ;
; 4.362 ; HB_counter[13]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 3.429      ;
; 4.407 ; HB_counter[16]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 3.384      ;
; 4.493 ; HB_counter[15]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 3.298      ;
; 4.528 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|ncs_reg                                                               ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -6.300     ; 6.072      ;
; 4.539 ; HB_counter[18]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 3.252      ;
; 4.625 ; HB_counter[17]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 3.166      ;
; 4.666 ; HB_counter[20]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 3.125      ;
; 4.689 ; HB_counter[1]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.220      ;
; 4.690 ; HB_counter[1]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.219      ;
; 4.738 ; HB_counter[2]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.171      ;
; 4.753 ; HB_counter[19]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 3.038      ;
; 4.798 ; HB_counter[22]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 2.993      ;
; 4.821 ; HB_counter[1]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.088      ;
; 4.822 ; HB_counter[1]                                                                                                                                           ; HB_counter[22]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.087      ;
; 4.823 ; HB_counter[0]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.086      ;
; 4.843 ; HB_counter[0]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.066      ;
; 4.865 ; HB_counter[4]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.044      ;
; 4.870 ; HB_counter[2]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.039      ;
; 4.888 ; HB_counter[21]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 2.903      ;
; 4.889 ; HB_counter[2]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 3.020      ;
; 4.934 ; HB_counter[24]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 2.857      ;
; 4.952 ; HB_counter[3]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.957      ;
; 4.953 ; HB_counter[1]                                                                                                                                           ; HB_counter[21]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.956      ;
; 4.954 ; HB_counter[1]                                                                                                                                           ; HB_counter[20]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.955      ;
; 4.955 ; HB_counter[0]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.954      ;
; 4.975 ; HB_counter[0]                                                                                                                                           ; HB_counter[22]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.934      ;
; 4.976 ; HB_counter[3]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.933      ;
; 4.997 ; HB_counter[6]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.912      ;
; 4.997 ; HB_counter[4]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.912      ;
; 5.002 ; HB_counter[2]                                                                                                                                           ; HB_counter[21]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.907      ;
; 5.016 ; HB_counter[4]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.893      ;
; 5.020 ; HB_counter[23]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.091     ; 2.771      ;
; 5.021 ; HB_counter[2]                                                                                                                                           ; HB_counter[22]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.888      ;
; 5.084 ; HB_counter[3]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.089     ; 2.825      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.068  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.653      ; 5.603      ;
; 1.068  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.653      ; 5.603      ;
; 1.070  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.659      ; 5.607      ;
; 1.150  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 5.119      ;
; 1.150  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 5.119      ;
; 1.150  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 5.119      ;
; 1.565  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.704      ;
; 1.565  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.704      ;
; 1.565  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.704      ;
; 1.565  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.704      ;
; 1.624  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.645      ;
; 1.624  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.645      ;
; 1.624  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.645      ;
; 1.624  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.645      ;
; 1.853  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.416      ;
; 1.856  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.413      ;
; 2.001  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.268      ;
; 2.019  ; PHY_RX[0]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.659      ; 4.658      ;
; 2.031  ; PHY_RX[3]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.659      ; 4.646      ;
; 2.056  ; PHY_RX[1]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.659      ; 4.621      ;
; 2.057  ; PHY_RX[2]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.659      ; 4.620      ;
; 2.112  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.291      ; 4.157      ;
; 35.962 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 4.352      ;
; 35.962 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 4.352      ;
; 35.963 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.282      ; 4.357      ;
; 36.049 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.863      ;
; 36.049 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.863      ;
; 36.049 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.863      ;
; 36.464 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.448      ;
; 36.464 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.448      ;
; 36.464 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.448      ;
; 36.464 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.448      ;
; 36.465 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.447      ;
; 36.465 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.447      ;
; 36.465 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.447      ;
; 36.465 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.447      ;
; 36.477 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.837      ;
; 36.477 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.837      ;
; 36.478 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.282      ; 3.842      ;
; 36.489 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.423      ;
; 36.567 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.345      ;
; 36.567 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.345      ;
; 36.567 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.345      ;
; 36.726 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.588      ;
; 36.726 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.588      ;
; 36.727 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.282      ; 3.593      ;
; 36.752 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.160      ;
; 36.755 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.157      ;
; 36.816 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.096      ;
; 36.816 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.096      ;
; 36.816 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.096      ;
; 36.839 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.073      ;
; 36.874 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.038      ;
; 36.876 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.036      ;
; 36.876 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.036      ;
; 36.876 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.036      ;
; 36.876 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.036      ;
; 36.878 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.436      ;
; 36.878 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.436      ;
; 36.879 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.282      ; 3.441      ;
; 36.900 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.012      ;
; 36.918 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.994      ;
; 36.918 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.994      ;
; 36.918 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.994      ;
; 36.918 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.994      ;
; 36.963 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.949      ;
; 36.968 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.944      ;
; 36.968 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.944      ;
; 36.968 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.944      ;
; 37.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.910      ;
; 37.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.910      ;
; 37.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.910      ;
; 37.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.910      ;
; 37.015 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.299      ;
; 37.015 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.299      ;
; 37.016 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.282      ; 3.304      ;
; 37.055 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.857      ;
; 37.055 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.857      ;
; 37.055 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.857      ;
; 37.055 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.857      ;
; 37.060 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.254      ;
; 37.060 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.254      ;
; 37.061 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.282      ; 3.259      ;
; 37.105 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.807      ;
; 37.105 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.807      ;
; 37.105 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.807      ;
; 37.125 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.787      ;
; 37.125 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.787      ;
; 37.125 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.787      ;
; 37.125 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.787      ;
; 37.150 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.762      ;
; 37.150 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.762      ;
; 37.150 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.762      ;
; 37.196 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.118      ;
; 37.196 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.118      ;
; 37.197 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.282      ; 3.123      ;
; 37.256 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.058      ;
; 37.256 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.276      ; 3.058      ;
; 37.257 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.282      ; 3.063      ;
; 37.257 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.655      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[17]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[20]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[12]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[13]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[14]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[15]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[16]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[18]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[19]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[23]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[21]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.387  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[22]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.061      ; 11.622     ;
; 1.708  ; SW17                                                                                                                ; Reconfigure:Recon_inst|ReconfigLine                                                                ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.098      ; 11.338     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|LED                                                                           ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[0]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[1]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[2]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[3]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[4]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[5]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[6]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[7]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[8]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[9]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[10]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 1.814  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[11]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 6.060      ; 11.194     ;
; 2.316  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[0] ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 5.900      ; 6.532      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.264      ;
; 10.465 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 9.210      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.581 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.099      ;
; 10.635 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.318     ; 9.045      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.714 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.961      ;
; 10.739 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.127      ; 6.278      ;
; 10.768 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.907      ;
; 10.874 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.127      ; 6.143      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.876 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.799      ;
; 10.922 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.127      ; 6.095      ;
; 10.930 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.745      ;
; 10.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.127      ; 6.044      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.002 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.673      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.018 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.657      ;
; 11.056 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.619      ;
; 11.072 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 8.603      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
; 11.121 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 8.561      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                             ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock   ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+
; 2.045  ; CONFIG    ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 6.071      ; 10.974     ;
; 2.047  ; CONFIG    ; EEPROM:EEPROM_inst|This_MAC[0]            ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 6.071      ; 10.972     ;
; 2.472  ; PHY_MDIO  ; MDIO:MDIO_inst|temp_reg_data[0]           ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 5.955      ; 10.431     ;
; 32.374 ; write_IP  ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.480     ; 7.084      ;
; 32.522 ; read_MAC  ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.470     ; 6.946      ;
; 32.640 ; read_IP   ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.470     ; 6.828      ;
; 33.298 ; read_MAC  ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.505     ; 6.135      ;
; 33.916 ; read_IP   ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.505     ; 5.517      ;
; 34.634 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[10]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.822      ;
; 34.634 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[9]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.822      ;
; 34.634 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[19]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.822      ;
; 34.634 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[18]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.822      ;
; 34.634 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[17]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.822      ;
; 34.634 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[26]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.822      ;
; 34.634 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[25]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.822      ;
; 34.819 ; write_IP  ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.515     ; 4.604      ;
; 34.844 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[11]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.612      ;
; 34.844 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[8]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.612      ;
; 34.844 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[7]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.612      ;
; 34.844 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[16]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.612      ;
; 34.844 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[27]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.612      ;
; 34.844 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[24]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.612      ;
; 34.893 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[5]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 4.561      ;
; 34.893 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[4]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 4.561      ;
; 34.893 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[3]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 4.561      ;
; 34.893 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[2]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 4.561      ;
; 34.893 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[1]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 4.561      ;
; 34.893 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 4.561      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[12]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[20]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[15]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[14]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[13]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[28]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[23]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[22]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.153 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[21]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.306      ;
; 35.189 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[6]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.270      ;
; 35.189 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[29]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.270      ;
; 35.189 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[31]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.270      ;
; 35.189 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[30]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 4.270      ;
; 35.245 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[10]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.211      ;
; 35.245 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[9]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.211      ;
; 35.245 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[19]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.211      ;
; 35.245 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[18]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.211      ;
; 35.245 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[17]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.211      ;
; 35.245 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[26]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.211      ;
; 35.245 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[25]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.211      ;
; 35.455 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[11]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.001      ;
; 35.455 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[8]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.001      ;
; 35.455 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[7]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.001      ;
; 35.455 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[16]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.001      ;
; 35.455 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[27]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.001      ;
; 35.455 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[24]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.482     ; 4.001      ;
; 35.468 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.496     ; 3.974      ;
; 35.504 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[5]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.950      ;
; 35.504 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[4]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.950      ;
; 35.504 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[3]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.950      ;
; 35.504 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[2]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.950      ;
; 35.504 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[1]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.950      ;
; 35.504 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.950      ;
; 35.526 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.496     ; 3.916      ;
; 35.598 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.486     ; 3.854      ;
; 35.630 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.486     ; 3.822      ;
; 35.701 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.486     ; 3.751      ;
; 35.733 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.486     ; 3.719      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[12]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[20]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[15]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[14]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[13]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[28]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[23]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[22]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.764 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[21]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.695      ;
; 35.800 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[6]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.659      ;
; 35.800 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[29]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.659      ;
; 35.800 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[31]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.659      ;
; 35.800 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[30]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.479     ; 3.659      ;
; 35.874 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.494     ; 3.570      ;
; 35.874 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.494     ; 3.570      ;
; 35.874 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.494     ; 3.570      ;
; 35.874 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.494     ; 3.570      ;
; 35.874 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.494     ; 3.570      ;
; 35.874 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.494     ; 3.570      ;
; 35.874 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.494     ; 3.570      ;
; 35.943 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.511      ;
; 35.943 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.511      ;
; 35.943 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.511      ;
; 35.943 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.511      ;
; 35.943 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.511      ;
; 35.943 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.511      ;
; 35.943 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.511      ;
; 36.046 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.408      ;
; 36.046 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.408      ;
; 36.046 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.408      ;
; 36.046 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.408      ;
; 36.046 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.408      ;
; 36.046 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.408      ;
; 36.046 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.484     ; 3.408      ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                       ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.251 ; MDIO:MDIO_inst|write[1] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.366     ; 5.383      ;
; 2.256 ; MDIO:MDIO_inst|write[0] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.366     ; 5.378      ;
; 2.432 ; MDIO:MDIO_inst|write[2] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.366     ; 5.202      ;
; 2.462 ; MDIO:MDIO_inst|read[1]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.362     ; 5.176      ;
; 2.588 ; MDIO:MDIO_inst|write[3] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.366     ; 5.046      ;
; 2.803 ; MDIO:MDIO_inst|read[0]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.361     ; 4.836      ;
; 2.974 ; MDIO:MDIO_inst|MDIO     ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.363     ; 4.663      ;
; 3.232 ; MDIO:MDIO_inst|read[2]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.366     ; 4.402      ;
; 3.259 ; MDIO:MDIO_inst|MDIO2    ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -6.366     ; 4.375      ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.736 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 6.125      ;
; 13.736 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 6.125      ;
; 13.736 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 6.125      ;
; 13.736 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 6.125      ;
; 13.736 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 6.125      ;
; 13.945 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 5.917      ;
; 13.945 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 5.917      ;
; 13.945 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 5.917      ;
; 13.945 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 5.917      ;
; 13.945 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 5.917      ;
; 13.945 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 5.917      ;
; 13.945 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 5.917      ;
; 13.968 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.892      ;
; 13.968 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.892      ;
; 13.968 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.892      ;
; 13.968 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.892      ;
; 13.968 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.892      ;
; 13.968 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.892      ;
; 14.002 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.002 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 5.858      ;
; 14.047 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.812      ;
; 14.047 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.812      ;
; 14.047 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.812      ;
; 14.047 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.812      ;
; 14.047 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.812      ;
; 14.047 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.812      ;
; 14.047 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.812      ;
; 14.047 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.812      ;
; 14.257 ; send_more  ; temp_IP[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 5.599      ;
; 14.257 ; send_more  ; temp_IP[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 5.599      ;
; 14.257 ; send_more  ; temp_IP[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 5.599      ;
; 14.257 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 5.599      ;
; 14.257 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 5.599      ;
; 14.257 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 5.599      ;
; 14.421 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.421 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 5.437      ;
; 14.494 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.365      ;
; 14.494 ; send_more  ; temp_IP[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.365      ;
; 14.494 ; send_more  ; temp_IP[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.365      ;
; 14.494 ; send_more  ; temp_IP[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.365      ;
; 14.494 ; send_more  ; temp_IP[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.365      ;
; 14.494 ; send_more  ; temp_IP[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.365      ;
; 14.494 ; send_more  ; temp_IP[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.365      ;
; 14.499 ; send_more  ; temp_IP[28]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[29]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[21]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[31]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[30]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.499 ; send_more  ; temp_IP[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 5.360      ;
; 14.516 ; send_more  ; temp_IP[26]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.516 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.516 ; send_more  ; temp_IP[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.516 ; send_more  ; temp_IP[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.516 ; send_more  ; temp_IP[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.516 ; send_more  ; temp_IP[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.516 ; send_more  ; temp_IP[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.516 ; send_more  ; temp_IP[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.516 ; send_more  ; temp_IP[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 5.339      ;
; 14.674 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.187      ;
; 14.674 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.187      ;
; 14.674 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.187      ;
; 14.674 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.187      ;
; 14.674 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 5.187      ;
; 14.883 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.979      ;
; 14.883 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.979      ;
; 14.883 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.979      ;
; 14.883 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.979      ;
; 14.883 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.979      ;
; 14.883 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.979      ;
; 14.883 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.136     ; 4.979      ;
; 14.906 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.954      ;
; 14.906 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.954      ;
; 14.906 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.954      ;
; 14.906 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.954      ;
; 14.906 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.954      ;
; 14.906 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.954      ;
; 14.940 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.920      ;
; 14.940 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.138     ; 4.920      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_RX-CLOCK_2'                                                                                                                        ;
+--------+----------------+---------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                   ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 15.596 ; erase_ACK      ; PHY_Rx_state.READMAC      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.029     ; 4.283      ;
; 15.599 ; erase_ACK      ; PHY_Rx_state.READIP       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.029     ; 4.280      ;
; 15.897 ; erase_ACK      ; PHY_Rx_state.WRITEIP      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.040     ; 3.971      ;
; 15.902 ; erase_ACK      ; PHY_Rx_state.SEND_TO_FIFO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.040     ; 3.966      ;
; 16.193 ; erase_ACK      ; PHY_Rx_state.ERASE        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.040     ; 3.675      ;
; 16.455 ; erase_ACK      ; PHY_Rx_state.START        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.040     ; 3.413      ;
; 17.584 ; erase_ACK      ; erase                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.031     ; 2.293      ;
; 33.625 ; PHY_output[4]  ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.144     ; 6.219      ;
; 33.645 ; PHY_output[15] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 6.181      ;
; 33.677 ; PHY_output[14] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 6.149      ;
; 33.792 ; PHY_output[24] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 6.033      ;
; 33.810 ; PHY_output[4]  ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.144     ; 6.034      ;
; 33.830 ; PHY_output[15] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.996      ;
; 33.851 ; PHY_output[4]  ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.131     ; 6.006      ;
; 33.871 ; PHY_output[15] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.968      ;
; 33.898 ; PHY_output[14] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.928      ;
; 33.916 ; PHY_output[29] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.909      ;
; 33.933 ; PHY_output[14] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.906      ;
; 33.968 ; PHY_output[16] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.858      ;
; 33.977 ; PHY_output[24] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.848      ;
; 34.018 ; PHY_output[24] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.150     ; 5.820      ;
; 34.044 ; PHY_output[47] ; write_IP                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.138     ; 5.806      ;
; 34.057 ; PHY_output[3]  ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.158     ; 5.773      ;
; 34.063 ; PHY_output[45] ; write_IP                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.138     ; 5.787      ;
; 34.100 ; PHY_output[47] ; PC_MAC[11]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.737      ;
; 34.100 ; PHY_output[47] ; PC_MAC[3]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.737      ;
; 34.100 ; PHY_output[47] ; PC_MAC[4]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.737      ;
; 34.104 ; PHY_output[52] ; write_IP                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.138     ; 5.746      ;
; 34.105 ; PHY_output[21] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.720      ;
; 34.119 ; PHY_output[45] ; PC_MAC[11]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.718      ;
; 34.119 ; PHY_output[45] ; PC_MAC[3]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.718      ;
; 34.119 ; PHY_output[45] ; PC_MAC[4]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.718      ;
; 34.121 ; PHY_output[47] ; IP_to_write[6]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.704      ;
; 34.121 ; PHY_output[47] ; IP_to_write[0]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.704      ;
; 34.121 ; PHY_output[47] ; IP_to_write[5]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.704      ;
; 34.121 ; PHY_output[47] ; IP_to_write[7]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.704      ;
; 34.121 ; PHY_output[47] ; IP_to_write[8]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.704      ;
; 34.121 ; PHY_output[47] ; IP_to_write[16]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.704      ;
; 34.139 ; PHY_output[0]  ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.687      ;
; 34.140 ; PHY_output[47] ; PC_MAC[41]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.693      ;
; 34.140 ; PHY_output[47] ; PC_MAC[33]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.693      ;
; 34.140 ; PHY_output[47] ; PC_MAC[25]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.693      ;
; 34.140 ; PHY_output[47] ; PC_MAC[17]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.693      ;
; 34.140 ; PHY_output[47] ; PC_MAC[42]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.693      ;
; 34.140 ; PHY_output[47] ; PC_MAC[34]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.693      ;
; 34.140 ; PHY_output[47] ; PC_MAC[26]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.693      ;
; 34.140 ; PHY_output[47] ; PC_MAC[18]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.693      ;
; 34.140 ; PHY_output[45] ; IP_to_write[6]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.685      ;
; 34.140 ; PHY_output[45] ; IP_to_write[0]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.685      ;
; 34.140 ; PHY_output[45] ; IP_to_write[5]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.685      ;
; 34.140 ; PHY_output[45] ; IP_to_write[7]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.685      ;
; 34.140 ; PHY_output[45] ; IP_to_write[8]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.685      ;
; 34.140 ; PHY_output[45] ; IP_to_write[16]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.685      ;
; 34.142 ; PHY_output[47] ; IP_to_write[14]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.683      ;
; 34.143 ; PHY_output[29] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.682      ;
; 34.145 ; PHY_output[47] ; IP_to_write[31]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.681      ;
; 34.145 ; PHY_output[47] ; IP_to_write[30]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.681      ;
; 34.145 ; PHY_output[47] ; IP_to_write[15]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.681      ;
; 34.145 ; PHY_output[47] ; IP_to_write[13]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.681      ;
; 34.145 ; PHY_output[47] ; IP_to_write[21]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.681      ;
; 34.145 ; PHY_output[47] ; IP_to_write[22]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.681      ;
; 34.145 ; PHY_output[47] ; IP_to_write[23]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.681      ;
; 34.153 ; PHY_output[16] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.673      ;
; 34.159 ; PHY_output[45] ; PC_MAC[41]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.674      ;
; 34.159 ; PHY_output[45] ; PC_MAC[33]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.674      ;
; 34.159 ; PHY_output[45] ; PC_MAC[25]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.674      ;
; 34.159 ; PHY_output[45] ; PC_MAC[17]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.674      ;
; 34.159 ; PHY_output[45] ; PC_MAC[42]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.674      ;
; 34.159 ; PHY_output[45] ; PC_MAC[34]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.674      ;
; 34.159 ; PHY_output[45] ; PC_MAC[26]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.674      ;
; 34.159 ; PHY_output[45] ; PC_MAC[18]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.155     ; 5.674      ;
; 34.161 ; PHY_output[45] ; IP_to_write[14]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.664      ;
; 34.162 ; PHY_output[2]  ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.158     ; 5.668      ;
; 34.164 ; PHY_output[45] ; IP_to_write[31]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.662      ;
; 34.164 ; PHY_output[45] ; IP_to_write[30]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.662      ;
; 34.164 ; PHY_output[45] ; IP_to_write[15]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.662      ;
; 34.164 ; PHY_output[45] ; IP_to_write[13]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.662      ;
; 34.164 ; PHY_output[45] ; IP_to_write[21]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.662      ;
; 34.164 ; PHY_output[45] ; IP_to_write[22]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.662      ;
; 34.164 ; PHY_output[45] ; IP_to_write[23]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.662      ;
; 34.172 ; PHY_output[29] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.150     ; 5.666      ;
; 34.179 ; PHY_output[46] ; write_IP                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.138     ; 5.671      ;
; 34.184 ; PHY_output[52] ; IP_to_write[6]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.641      ;
; 34.184 ; PHY_output[52] ; IP_to_write[0]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.641      ;
; 34.184 ; PHY_output[52] ; IP_to_write[5]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.641      ;
; 34.184 ; PHY_output[52] ; IP_to_write[7]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.641      ;
; 34.184 ; PHY_output[52] ; IP_to_write[8]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.641      ;
; 34.184 ; PHY_output[52] ; IP_to_write[16]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.641      ;
; 34.194 ; PHY_output[16] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.645      ;
; 34.212 ; PHY_output[52] ; PC_MAC[11]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.625      ;
; 34.212 ; PHY_output[52] ; PC_MAC[3]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.625      ;
; 34.212 ; PHY_output[52] ; PC_MAC[4]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.151     ; 5.625      ;
; 34.219 ; PHY_output[52] ; IP_to_write[14]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.606      ;
; 34.222 ; PHY_output[52] ; IP_to_write[31]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.604      ;
; 34.222 ; PHY_output[52] ; IP_to_write[30]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.604      ;
; 34.222 ; PHY_output[52] ; IP_to_write[15]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.604      ;
; 34.222 ; PHY_output[52] ; IP_to_write[13]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.604      ;
; 34.222 ; PHY_output[52] ; IP_to_write[21]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.604      ;
; 34.222 ; PHY_output[52] ; IP_to_write[22]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.604      ;
; 34.222 ; PHY_output[52] ; IP_to_write[23]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.162     ; 5.604      ;
+--------+----------------+---------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; 0.317 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 1.001      ;
; 0.320 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 1.004      ;
; 0.377 ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.141     ; 0.674      ;
; 0.397 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.669      ;
; 0.401 ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.141     ; 0.698      ;
; 0.414 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.686      ;
; 0.419 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.691      ;
; 0.420 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.692      ;
; 0.421 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.693      ;
; 0.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.717      ;
; 0.462 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.734      ;
; 0.542 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.814      ;
; 0.587 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.859      ;
; 0.596 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.868      ;
; 0.596 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.868      ;
; 0.597 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.869      ;
; 0.611 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.883      ;
; 0.637 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.909      ;
; 0.661 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.933      ;
; 0.661 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.933      ;
; 0.666 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.938      ;
; 0.673 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.945      ;
; 0.695 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 1.379      ;
; 0.701 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.973      ;
; 0.706 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 0.978      ;
; 0.769 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 1.453      ;
; 0.782 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.054      ;
; 0.798 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 1.482      ;
; 0.804 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.076      ;
; 0.805 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.077      ;
; 0.836 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.108      ;
; 0.873 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.145      ;
; 0.874 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 1.558      ;
; 0.883 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 1.151      ;
; 0.886 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 1.154      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 1.155      ;
; 0.891 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.163      ;
; 0.908 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 1.176      ;
; 1.028 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.300      ;
; 1.086 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 1.354      ;
; 1.129 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.401      ;
; 1.143 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.415      ;
; 1.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.449      ;
; 1.195 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.467      ;
; 1.245 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.517      ;
; 1.260 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.532      ;
; 1.268 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.540      ;
; 1.271 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.543      ;
; 1.282 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.554      ;
; 1.285 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.557      ;
; 1.286 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.558      ;
; 1.302 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.574      ;
; 1.327 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.599      ;
; 1.370 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.642      ;
; 1.382 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.654      ;
; 1.404 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 2.088      ;
; 1.408 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.680      ;
; 1.418 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 2.102      ;
; 1.428 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.700      ;
; 1.439 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.711      ;
; 1.442 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.714      ;
; 1.451 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.723      ;
; 1.454 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.726      ;
; 1.511 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.783      ;
; 1.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.810      ;
; 1.540 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.812      ;
; 1.547 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.819      ;
; 1.550 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.822      ;
; 1.552 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.824      ;
; 1.575 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 2.259      ;
; 1.580 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.852      ;
; 1.587 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 2.271      ;
; 1.591 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.863      ;
; 1.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.866      ;
; 1.677 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.949      ;
; 1.683 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 2.367      ;
; 1.703 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.975      ;
; 1.704 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.976      ;
; 1.704 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.976      ;
; 1.704 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.976      ;
; 1.704 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.976      ;
; 1.704 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.976      ;
; 1.706 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.978      ;
; 1.712 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.984      ;
; 1.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.990      ;
; 1.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.990      ;
; 1.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.990      ;
; 1.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 1.990      ;
; 1.743 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 2.427      ;
; 1.801 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 2.073      ;
; 1.817 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 2.089      ;
; 1.821 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 2.093      ;
; 1.821 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 2.093      ;
; 1.821 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 2.093      ;
; 1.821 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.086      ; 2.093      ;
; 1.845 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.462      ; 2.529      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.327 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.452      ; 1.001      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.452      ; 1.009      ;
; 0.337 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.452      ; 1.011      ;
; 0.342 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.453      ; 1.017      ;
; 0.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.453      ; 1.027      ;
; 0.361 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.452      ; 1.035      ;
; 0.362 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.452      ; 1.036      ;
; 0.364 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.452      ; 1.038      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.107      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.092      ; 0.669      ;
; 0.395 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; Rx_enable                                                                                                                                                       ; Rx_enable                                                                                                                                                       ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.086      ; 0.669      ;
; 0.398 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.085      ; 0.669      ;
; 0.406 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.092      ; 0.684      ;
; 0.413 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.687      ;
; 0.415 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.378      ; 1.015      ;
; 0.422 ; PHY_output[93]                                                                                                                                                  ; PHY_output[101]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.090      ; 0.698      ;
; 0.423 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.698      ;
; 0.423 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.698      ;
; 0.423 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.698      ;
; 0.423 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.698      ;
; 0.423 ; PHY_output[50]                                                                                                                                                  ; PHY_output[58]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.698      ;
; 0.424 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; PHY_output[62]                                                                                                                                                  ; PHY_output[70]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.699      ;
; 0.425 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.090      ; 0.701      ;
; 0.425 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.700      ;
; 0.427 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.702      ;
; 0.427 ; PHY_output[72]                                                                                                                                                  ; PHY_output[80]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.702      ;
; 0.427 ; PHY_output[42]                                                                                                                                                  ; PHY_output[50]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.702      ;
; 0.427 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.702      ;
; 0.429 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.704      ;
; 0.429 ; PHY_output[30]                                                                                                                                                  ; PHY_output[38]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.704      ;
; 0.430 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.705      ;
; 0.431 ; PHY_output[53]                                                                                                                                                  ; PHY_output[61]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.706      ;
; 0.433 ; PHY_output[21]                                                                                                                                                  ; PHY_output[29]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.708      ;
; 0.433 ; PHY_output[27]                                                                                                                                                  ; PHY_output[35]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.708      ;
; 0.433 ; PHY_output[22]                                                                                                                                                  ; PHY_output[30]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.708      ;
; 0.433 ; PHY_output[9]                                                                                                                                                   ; PHY_output[17]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.708      ;
; 0.436 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.710      ;
; 0.436 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.086      ; 0.708      ;
; 0.440 ; PHY_output[48]                                                                                                                                                  ; PHY_output[56]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.715      ;
; 0.447 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.721      ;
; 0.450 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.092      ; 0.728      ;
; 0.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.092      ; 0.729      ;
; 0.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 1.120      ;
; 0.454 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.728      ;
; 0.455 ; PHY_output[6]                                                                                                                                                   ; PHY_output[14]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.729      ;
; 0.534 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.092      ; 0.812      ;
; 0.537 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.811      ;
; 0.562 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.092      ; 0.840      ;
; 0.565 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.839      ;
; 0.569 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 1.238      ;
; 0.569 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 1.238      ;
; 0.571 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.845      ;
; 0.572 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.847      ;
; 0.575 ; PHY_output[47]                                                                                                                                                  ; PHY_output[55]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.850      ;
; 0.578 ; PHY_output[83]                                                                                                                                                  ; PHY_output[91]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.853      ;
; 0.579 ; PHY_output[76]                                                                                                                                                  ; PHY_output[84]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.854      ;
; 0.580 ; PHY_output[44]                                                                                                                                                  ; PHY_output[52]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.855      ;
; 0.581 ; PHY_output[84]                                                                                                                                                  ; PHY_output[92]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.856      ;
; 0.585 ; PHY_output[57]                                                                                                                                                  ; PHY_output[65]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.860      ;
; 0.585 ; PHY_output[59]                                                                                                                                                  ; PHY_output[67]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.860      ;
; 0.586 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.860      ;
; 0.595 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.088      ; 0.869      ;
; 0.598 ; PHY_output[85]                                                                                                                                                  ; PHY_output[93]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.090      ; 0.874      ;
; 0.599 ; PHY_output[87]                                                                                                                                                  ; PHY_output[95]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.090      ; 0.875      ;
; 0.600 ; PHY_output[86]                                                                                                                                                  ; PHY_output[94]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.875      ;
; 0.600 ; PHY_output[80]                                                                                                                                                  ; PHY_output[88]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.875      ;
; 0.600 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.875      ;
; 0.600 ; PHY_output[82]                                                                                                                                                  ; PHY_output[90]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.875      ;
; 0.601 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.876      ;
; 0.601 ; PHY_output[101]                                                                                                                                                 ; PHY_output[109]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.090      ; 0.877      ;
; 0.601 ; PHY_output[54]                                                                                                                                                  ; PHY_output[62]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.089      ; 0.876      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.339 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.004      ;
; 0.371 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.036      ;
; 0.373 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.038      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.386 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.051      ;
; 0.387 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3]       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.052      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                     ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Led_flash:Flash_LED6|LED                                                                                                                                                                ; Led_flash:Flash_LED6|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                               ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                           ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                          ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                       ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                   ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                        ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                          ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                        ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                         ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                   ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                   ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; Led_flash:Flash_LED3|LED                                                                                                                                                                ; Led_flash:Flash_LED3|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; Led_flash:Flash_LED2|LED                                                                                                                                                                ; Led_flash:Flash_LED2|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; Led_flash:Flash_LED4|LED                                                                                                                                                                ; Led_flash:Flash_LED4|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; Led_flash:Flash_LED1|LED                                                                                                                                                                ; Led_flash:Flash_LED1|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; Led_control:Control_LED0|LED                                                                                                                                                            ; Led_control:Control_LED0|LED                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                     ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[2]                                     ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                     ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                   ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                      ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                   ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end_pgwrop_reg                                                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end_pgwrop_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.669      ;
; 0.398 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; sector_erase                                                                                                                                                                            ; sector_erase                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; write_enable                                                                                                                                                                            ; write_enable                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; state[1]                                                                                                                                                                                ; state[1]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; state[0]                                                                                                                                                                                ; state[0]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; state[2]                                                                                                                                                                                ; state[2]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; state[3]                                                                                                                                                                                ; state[3]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; rdreq                                                                                                                                                                                   ; rdreq                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; shift_bytes                                                                                                                                                                             ; shift_bytes                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; write                                                                                                                                                                                   ; write                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; send_more                                                                                                                                                                               ; send_more                                                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; erase_done                                                                                                                                                                              ; erase_done                                                                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; erase_ACK                                                                                                                                                                               ; erase_ACK                                                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.669      ;
; 0.399 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|add_msb_reg                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|add_msb_reg                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|ncs_reg                                                                                               ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|ncs_reg                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.669      ;
; 0.400 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe1                                         ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe1                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.674      ;
; 0.401 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.674      ;
; 0.401 ; PHY_state.00001                                                                                                                                                                         ; PHY_state.00001                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.674      ;
; 0.403 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                     ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.674      ;
; 0.404 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                     ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.674      ;
; 0.413 ; Reconfigure:Recon_inst|loop[6]                                                                                                                                                          ; Reconfigure:Recon_inst|loop[6]                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.690      ;
; 0.415 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe1a1[0]                                                                                     ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe1a0[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.693      ;
; 0.416 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.694      ;
; 0.417 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.690      ;
; 0.418 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.691      ;
; 0.419 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[10]                                                                                          ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[11]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[9]                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[10]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                      ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg2                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                     ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.690      ;
; 0.420 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                     ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.691      ;
; 0.421 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                     ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.691      ;
; 0.422 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.700      ;
; 0.422 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[2]                                                                                    ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[1]                                                                                    ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|pgwrbuf_dataout[5]                                                                                    ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.692      ;
; 0.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.701      ;
; 0.423 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[5]                                                                                    ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.693      ;
; 0.424 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[1]                                                                                      ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[2]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.694      ;
; 0.425 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.703      ;
; 0.426 ; byte_count[8]                                                                                                                                                                           ; byte_count[8]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.697      ;
; 0.427 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.700      ;
; 0.427 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.705      ;
; 0.429 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[2]                                                                                      ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[3]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.699      ;
; 0.430 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[0]                                                                                      ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[1]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.700      ;
; 0.431 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.705      ;
; 0.431 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8] ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.704      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.393 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|EEPROM[3]              ; EEPROM:EEPROM_inst|EEPROM[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.669      ;
; 0.395 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|write[0]                   ; MDIO:MDIO_inst|write[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|write_done                 ; MDIO:MDIO_inst|write_done                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.669      ;
; 0.402 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.674      ;
; 0.415 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.691      ;
; 0.416 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; EEPROM:EEPROM_inst|EEPROM_read[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; EEPROM:EEPROM_inst|EEPROM_read[1]         ; EEPROM:EEPROM_inst|EEPROM_read[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write[22]       ; EEPROM:EEPROM_inst|EEPROM_write[23]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; EEPROM:EEPROM_inst|EEPROM_write[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; EEPROM:EEPROM_inst|EEPROM_write[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; EEPROM:EEPROM_inst|EEPROM_write[1]        ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; MDIO:MDIO_inst|preamble[6]                ; MDIO:MDIO_inst|preamble[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; MDIO:MDIO_inst|preamble2[5]               ; MDIO:MDIO_inst|preamble2[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.690      ;
; 0.419 ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; EEPROM:EEPROM_inst|EEPROM_write[32]       ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.694      ;
; 0.420 ; MDIO:MDIO_inst|temp_reg_data[3]           ; MDIO:MDIO_inst|temp_reg_data[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.692      ;
; 0.421 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.698      ;
; 0.421 ; MDIO:MDIO_inst|temp_reg_data[1]           ; MDIO:MDIO_inst|temp_reg_data[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.693      ;
; 0.421 ; MDIO:MDIO_inst|temp_reg_data[0]           ; MDIO:MDIO_inst|temp_reg_data[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.693      ;
; 0.422 ; EEPROM:EEPROM_inst|This_MAC[5]            ; EEPROM:EEPROM_inst|This_MAC[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.699      ;
; 0.423 ; EEPROM:EEPROM_inst|This_MAC[7]            ; EEPROM:EEPROM_inst|This_MAC[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.700      ;
; 0.423 ; EEPROM:EEPROM_inst|This_IP[20]            ; EEPROM:EEPROM_inst|This_IP[21]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; EEPROM:EEPROM_inst|This_IP[18]            ; EEPROM:EEPROM_inst|This_IP[19]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.695      ;
; 0.424 ; EEPROM:EEPROM_inst|This_MAC[28]           ; EEPROM:EEPROM_inst|This_MAC[29]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; EEPROM:EEPROM_inst|This_MAC[15]           ; EEPROM:EEPROM_inst|This_MAC[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; EEPROM:EEPROM_inst|This_IP[17]            ; EEPROM:EEPROM_inst|This_IP[18]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.696      ;
; 0.425 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.701      ;
; 0.425 ; EEPROM:EEPROM_inst|This_MAC[23]           ; EEPROM:EEPROM_inst|This_MAC[24]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.701      ;
; 0.425 ; EEPROM:EEPROM_inst|This_MAC[20]           ; EEPROM:EEPROM_inst|This_MAC[21]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.701      ;
; 0.425 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.701      ;
; 0.425 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.702      ;
; 0.426 ; EEPROM:EEPROM_inst|This_IP[30]            ; EEPROM:EEPROM_inst|This_IP[31]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.702      ;
; 0.426 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.703      ;
; 0.426 ; EEPROM:EEPROM_inst|This_IP[25]            ; EEPROM:EEPROM_inst|This_IP[26]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.702      ;
; 0.427 ; EEPROM:EEPROM_inst|This_MAC[17]           ; EEPROM:EEPROM_inst|This_MAC[18]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.703      ;
; 0.427 ; EEPROM:EEPROM_inst|This_IP[9]             ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.703      ;
; 0.427 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|register_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.699      ;
; 0.429 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.701      ;
; 0.437 ; EEPROM:EEPROM_inst|This_MAC[9]            ; EEPROM:EEPROM_inst|This_MAC[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.714      ;
; 0.437 ; EEPROM:EEPROM_inst|This_IP[3]             ; EEPROM:EEPROM_inst|This_IP[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.713      ;
; 0.438 ; EEPROM:EEPROM_inst|This_MAC[14]           ; EEPROM:EEPROM_inst|This_MAC[15]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; EEPROM:EEPROM_inst|This_MAC[6]            ; EEPROM:EEPROM_inst|This_MAC[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.715      ;
; 0.438 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.714      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[0]            ; EEPROM:EEPROM_inst|This_MAC[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; EEPROM:EEPROM_inst|This_IP[22]            ; EEPROM:EEPROM_inst|This_IP[23]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[46]           ; EEPROM:EEPROM_inst|This_MAC[47]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.715      ;
; 0.440 ; EEPROM:EEPROM_inst|This_IP[13]            ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.716      ;
; 0.441 ; EEPROM:EEPROM_inst|This_MAC[24]           ; EEPROM:EEPROM_inst|This_MAC[25]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.717      ;
; 0.441 ; EEPROM:EEPROM_inst|This_IP[14]            ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.717      ;
; 0.457 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.730      ;
; 0.460 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.733      ;
; 0.461 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.734      ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                 ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.394 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.396 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.669      ;
; 0.399 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.674      ;
; 0.401 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.674      ;
; 0.414 ; CRC32:CRC32_inst|crc[18] ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.690      ;
; 0.415 ; interframe[5]            ; interframe[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.688      ;
; 0.418 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.691      ;
; 0.419 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.693      ;
; 0.420 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; temp_MAC[31]             ; temp_MAC[39]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.693      ;
; 0.421 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.695      ;
; 0.422 ; temp_MAC[34]             ; temp_MAC[42]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.695      ;
; 0.425 ; data_count[10]           ; data_count[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.698      ;
; 0.427 ; CRC32:CRC32_inst|crc[17] ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.704      ;
; 0.429 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.706      ;
; 0.430 ; CRC32:CRC32_inst|crc[31] ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.706      ;
; 0.430 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.705      ;
; 0.431 ; CRC32:CRC32_inst|crc[8]  ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.708      ;
; 0.432 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.705      ;
; 0.437 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.710      ;
; 0.445 ; speed_1000T              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.720      ;
; 0.452 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.725      ;
; 0.485 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.762      ;
; 0.491 ; start_up[0]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.766      ;
; 0.498 ; start_up[0]              ; read_PHY                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.773      ;
; 0.506 ; start_up[0]              ; speed_1000T              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.781      ;
; 0.508 ; start_up[0]              ; speed_100T               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.783      ;
; 0.513 ; state_Tx.SENDMAC         ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.787      ;
; 0.517 ; state_Tx.SENDMAC         ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.791      ;
; 0.519 ; state_Tx.SENDMAC         ; temp_MAC[19]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.793      ;
; 0.520 ; state_Tx.SENDMAC         ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.794      ;
; 0.520 ; state_Tx.SENDMAC         ; temp_MAC[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.794      ;
; 0.541 ; CRC32:CRC32_inst|crc[13] ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.817      ;
; 0.541 ; CRC32:CRC32_inst|crc[21] ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.817      ;
; 0.543 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.820      ;
; 0.544 ; CRC32:CRC32_inst|crc[29] ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.820      ;
; 0.547 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.821      ;
; 0.547 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.821      ;
; 0.548 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.821      ;
; 0.548 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.822      ;
; 0.548 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.822      ;
; 0.548 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.821      ;
; 0.548 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.821      ;
; 0.549 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.822      ;
; 0.549 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.822      ;
; 0.550 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.824      ;
; 0.558 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.835      ;
; 0.562 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.839      ;
; 0.568 ; CRC32:CRC32_inst|crc[2]  ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.844      ;
; 0.581 ; temp_IP[20]              ; temp_IP[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.854      ;
; 0.582 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.855      ;
; 0.587 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.861      ;
; 0.611 ; CRC32:CRC32_inst|crc[23] ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.887      ;
; 0.615 ; CRC32:CRC32_inst|crc[15] ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.892      ;
; 0.635 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.908      ;
; 0.635 ; temp_MAC[38]             ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.909      ;
; 0.635 ; temp_MAC[11]             ; temp_MAC[19]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.909      ;
; 0.636 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.911      ;
; 0.636 ; temp_MAC[36]             ; temp_MAC[44]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.909      ;
; 0.636 ; temp_MAC[4]              ; temp_MAC[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.910      ;
; 0.636 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.910      ;
; 0.636 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.910      ;
; 0.637 ; temp_MAC[8]              ; temp_MAC[16]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.911      ;
; 0.637 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.911      ;
; 0.637 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.910      ;
; 0.637 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.911      ;
; 0.637 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.910      ;
; 0.637 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.911      ;
; 0.637 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.910      ;
; 0.638 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.911      ;
; 0.638 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.912      ;
; 0.638 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.911      ;
; 0.639 ; reset_count[3]           ; reset_count[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; reset_count[7]           ; reset_count[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.912      ;
; 0.639 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.912      ;
; 0.639 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.913      ;
; 0.639 ; temp_IP[15]              ; temp_IP[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.913      ;
; 0.639 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.912      ;
; 0.639 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.912      ;
; 0.640 ; reset_count[6]           ; reset_count[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.915      ;
; 0.640 ; reset_count[2]           ; reset_count[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.915      ;
; 0.640 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.915      ;
; 0.640 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.913      ;
; 0.640 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.913      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_CLK125'                                                                                                ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.397 ; HB_counter[0]               ; HB_counter[0]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.674      ;
; 0.405 ; HB_counter[25]~_Duplicate_1 ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.682      ;
; 0.627 ; HB_counter[14]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.904      ;
; 0.627 ; HB_counter[12]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.904      ;
; 0.627 ; HB_counter[10]              ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.904      ;
; 0.628 ; HB_counter[24]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; HB_counter[22]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; HB_counter[18]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; HB_counter[16]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; HB_counter[8]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; HB_counter[6]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; HB_counter[4]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; HB_counter[2]               ; HB_counter[2]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.905      ;
; 0.629 ; HB_counter[20]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.906      ;
; 0.629 ; HB_counter[13]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.906      ;
; 0.630 ; HB_counter[19]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; HB_counter[15]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; HB_counter[11]              ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; HB_counter[9]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; HB_counter[3]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.907      ;
; 0.631 ; HB_counter[23]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; HB_counter[17]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; HB_counter[7]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.908      ;
; 0.631 ; HB_counter[5]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.908      ;
; 0.632 ; HB_counter[21]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.909      ;
; 0.644 ; HB_counter[0]               ; HB_counter[1]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 0.921      ;
; 0.795 ; HB_counter[1]               ; HB_counter[1]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.072      ;
; 0.943 ; HB_counter[12]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.093      ; 1.222      ;
; 0.944 ; HB_counter[14]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.221      ;
; 0.945 ; HB_counter[10]              ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.222      ;
; 0.945 ; HB_counter[22]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.222      ;
; 0.945 ; HB_counter[6]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.222      ;
; 0.945 ; HB_counter[4]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.222      ;
; 0.946 ; HB_counter[24]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.223      ;
; 0.946 ; HB_counter[18]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.223      ;
; 0.946 ; HB_counter[8]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.223      ;
; 0.946 ; HB_counter[2]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.223      ;
; 0.946 ; HB_counter[16]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.223      ;
; 0.946 ; HB_counter[20]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.223      ;
; 0.956 ; HB_counter[13]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.233      ;
; 0.957 ; HB_counter[11]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.234      ;
; 0.957 ; HB_counter[9]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.234      ;
; 0.957 ; HB_counter[15]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.234      ;
; 0.957 ; HB_counter[0]               ; HB_counter[2]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.234      ;
; 0.957 ; HB_counter[3]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.234      ;
; 0.957 ; HB_counter[19]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.234      ;
; 0.958 ; HB_counter[23]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.235      ;
; 0.958 ; HB_counter[17]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.235      ;
; 0.958 ; HB_counter[7]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.235      ;
; 0.958 ; HB_counter[5]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.235      ;
; 0.959 ; HB_counter[21]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.236      ;
; 0.960 ; HB_counter[11]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.093      ; 1.239      ;
; 0.961 ; HB_counter[13]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.238      ;
; 0.962 ; HB_counter[9]               ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.239      ;
; 0.962 ; HB_counter[3]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.239      ;
; 0.962 ; HB_counter[0]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.239      ;
; 0.962 ; HB_counter[15]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.239      ;
; 0.962 ; HB_counter[19]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.239      ;
; 0.963 ; HB_counter[5]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.240      ;
; 0.963 ; HB_counter[23]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.240      ;
; 0.963 ; HB_counter[17]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.240      ;
; 0.963 ; HB_counter[7]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.240      ;
; 0.964 ; HB_counter[21]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.241      ;
; 1.064 ; HB_counter[12]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.093      ; 1.343      ;
; 1.065 ; HB_counter[14]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.342      ;
; 1.066 ; HB_counter[10]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.343      ;
; 1.066 ; HB_counter[22]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.343      ;
; 1.066 ; HB_counter[6]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.343      ;
; 1.066 ; HB_counter[4]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.343      ;
; 1.067 ; HB_counter[8]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.344      ;
; 1.067 ; HB_counter[2]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.344      ;
; 1.067 ; HB_counter[18]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.344      ;
; 1.067 ; HB_counter[16]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.344      ;
; 1.067 ; HB_counter[20]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.344      ;
; 1.069 ; HB_counter[10]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.093      ; 1.348      ;
; 1.069 ; HB_counter[12]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.093      ; 1.348      ;
; 1.070 ; HB_counter[14]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.347      ;
; 1.071 ; HB_counter[4]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.348      ;
; 1.071 ; HB_counter[22]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.348      ;
; 1.071 ; HB_counter[6]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.348      ;
; 1.072 ; HB_counter[8]               ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.349      ;
; 1.072 ; HB_counter[2]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.349      ;
; 1.072 ; HB_counter[18]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.349      ;
; 1.072 ; HB_counter[16]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.349      ;
; 1.072 ; HB_counter[20]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.349      ;
; 1.081 ; HB_counter[11]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.093      ; 1.360      ;
; 1.082 ; HB_counter[13]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.359      ;
; 1.083 ; HB_counter[9]               ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.360      ;
; 1.083 ; HB_counter[3]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.360      ;
; 1.083 ; HB_counter[0]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.360      ;
; 1.083 ; HB_counter[15]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.360      ;
; 1.083 ; HB_counter[19]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.360      ;
; 1.084 ; HB_counter[5]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.361      ;
; 1.084 ; HB_counter[7]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.361      ;
; 1.084 ; HB_counter[17]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.361      ;
; 1.085 ; HB_counter[21]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.362      ;
; 1.086 ; HB_counter[9]               ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.093      ; 1.365      ;
; 1.086 ; HB_counter[11]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.093      ; 1.365      ;
; 1.087 ; HB_counter[13]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.364      ;
; 1.088 ; HB_counter[3]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.091      ; 1.365      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                         ;
+--------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; 9.979  ; MDIO:MDIO_inst|read[2]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.963     ; 4.016      ;
; 10.212 ; MDIO:MDIO_inst|MDIO2    ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.963     ; 4.249      ;
; 10.387 ; MDIO:MDIO_inst|write[3] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.963     ; 4.424      ;
; 10.430 ; MDIO:MDIO_inst|MDIO     ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.961     ; 4.469      ;
; 10.449 ; MDIO:MDIO_inst|read[0]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.958     ; 4.491      ;
; 10.514 ; MDIO:MDIO_inst|write[2] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.963     ; 4.551      ;
; 10.682 ; MDIO:MDIO_inst|write[0] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.963     ; 4.719      ;
; 10.686 ; MDIO:MDIO_inst|write[1] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.963     ; 4.723      ;
; 10.742 ; MDIO:MDIO_inst|read[1]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.960     ; 4.782      ;
+--------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.160     ; 5.542      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.160     ; 5.542      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.160     ; 5.542      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.160     ; 5.542      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.160     ; 5.542      ;
; 11.206 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -3.156     ; 5.546      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 33.979 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.087      ;
; 33.979 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.087      ;
; 33.979 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.087      ;
; 33.979 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.087      ;
; 33.979 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.087      ;
; 33.979 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.087      ;
; 33.979 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.087      ;
; 33.979 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 6.087      ;
; 34.048 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.150      ; 6.140      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 5.622      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 5.622      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.139     ; 5.622      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.620      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.620      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.135     ; 5.626      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.136     ; 5.625      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.620      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.621      ;
; 34.237 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.619      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 34.620 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.244      ; 5.622      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.146 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 2.756      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
; 37.313 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 2.585      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.154 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.023      ; 1.867      ;
; 38.154 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.023      ; 1.867      ;
; 38.154 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.023      ; 1.867      ;
; 38.154 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.023      ; 1.867      ;
; 38.154 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.023      ; 1.867      ;
; 38.154 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.023      ; 1.867      ;
; 38.154 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.023      ; 1.867      ;
; 38.154 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.023      ; 1.867      ;
; 38.188 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.019      ; 1.829      ;
; 38.188 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.019      ; 1.829      ;
; 38.188 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.019      ; 1.829      ;
; 38.188 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.019      ; 1.829      ;
; 38.188 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.019      ; 1.829      ;
; 38.188 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.019      ; 1.829      ;
; 38.188 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.019      ; 1.829      ;
; 38.219 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.801      ;
; 38.219 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.801      ;
; 38.219 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.801      ;
; 38.219 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.801      ;
; 38.219 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.801      ;
; 38.219 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.801      ;
; 38.219 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.801      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
; 38.256 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.022      ; 1.764      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 73.980 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.162      ; 6.014      ;
; 73.980 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.162      ; 6.014      ;
; 73.980 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.162      ; 6.014      ;
; 73.980 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.162      ; 6.014      ;
; 73.980 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.162      ; 6.014      ;
; 73.980 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.162      ; 6.014      ;
; 73.980 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.162      ; 6.014      ;
; 73.980 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.162      ; 6.014      ;
; 74.049 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.168      ; 6.067      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.059     ; 5.614      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.054     ; 5.619      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.054     ; 5.619      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.054     ; 5.619      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.060     ; 5.613      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.060     ; 5.613      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.059     ; 5.614      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[10]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.054     ; 5.619      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.059     ; 5.614      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.058     ; 5.615      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.060     ; 5.613      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.054     ; 5.619      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.054     ; 5.619      ;
; 74.235 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.054     ; 5.619      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.057     ; 5.615      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.052     ; 5.620      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.051     ; 5.621      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.051     ; 5.621      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.051     ; 5.621      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.051     ; 5.621      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.052     ; 5.620      ;
; 74.236 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.053     ; 5.619      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.238 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.543      ;
; 74.239 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.542      ;
; 74.239 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.128     ; 5.541      ;
; 74.239 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.542      ;
; 74.239 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.542      ;
; 74.239 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.542      ;
; 74.239 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.127     ; 5.542      ;
; 74.239 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.128     ; 5.541      ;
; 74.612 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.318      ; 5.614      ;
; 74.612 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.318      ; 5.614      ;
; 74.612 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.318      ; 5.614      ;
; 74.612 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.318      ; 5.614      ;
; 74.612 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.318      ; 5.614      ;
; 74.612 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.318      ; 5.614      ;
; 74.612 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.318      ; 5.614      ;
; 74.612 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.318      ; 5.614      ;
; 74.643 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.348      ; 5.613      ;
; 74.643 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.348      ; 5.613      ;
; 74.644 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.351      ; 5.615      ;
; 74.644 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.351      ; 5.615      ;
; 74.644 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.351      ; 5.615      ;
; 74.644 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.351      ; 5.615      ;
; 74.644 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.351      ; 5.615      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.690      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.690      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.690      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.690      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.690      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.690      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.690      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.443 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.716      ;
; 1.642 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.915      ;
; 1.642 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.915      ;
; 1.642 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.915      ;
; 1.642 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.915      ;
; 1.642 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.915      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 1.934 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.202      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.080 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.352      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.207 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.475      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 2.353 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.625      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.434 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.668      ; 5.308      ;
; 4.832 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.268      ; 5.306      ;
; 4.832 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.268      ; 5.306      ;
; 4.832 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.268      ; 5.306      ;
; 4.833 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 5.312      ;
; 4.833 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 5.312      ;
; 4.833 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 5.312      ;
; 4.833 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.269      ; 5.308      ;
; 4.833 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 5.312      ;
; 4.833 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 5.312      ;
; 4.833 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 5.312      ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 3.997 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.039      ; 5.302      ;
; 3.997 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.039      ; 5.302      ;
; 3.998 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.041      ; 5.305      ;
; 3.998 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.041      ; 5.305      ;
; 3.998 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.041      ; 5.305      ;
; 3.998 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.041      ; 5.305      ;
; 3.998 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.041      ; 5.305      ;
; 4.030 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.007      ; 5.303      ;
; 4.030 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.007      ; 5.303      ;
; 4.030 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.007      ; 5.303      ;
; 4.030 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.007      ; 5.303      ;
; 4.030 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.007      ; 5.303      ;
; 4.030 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.007      ; 5.303      ;
; 4.030 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.007      ; 5.303      ;
; 4.030 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 1.007      ; 5.303      ;
; 4.418 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.622      ; 5.306      ;
; 4.418 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.622      ; 5.306      ;
; 4.419 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.623      ; 5.308      ;
; 4.419 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.623      ; 5.308      ;
; 4.419 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.623      ; 5.308      ;
; 4.419 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.623      ; 5.308      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.615      ; 5.303      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.620      ; 5.308      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.620      ; 5.308      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.620      ; 5.308      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.614      ; 5.302      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.614      ; 5.302      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.615      ; 5.303      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[10]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.620      ; 5.308      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.615      ; 5.303      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.304      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.614      ; 5.302      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.620      ; 5.308      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.620      ; 5.308      ;
; 4.422 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.620      ; 5.308      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.616      ; 5.305      ;
; 4.423 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.620      ; 5.309      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.543      ; 5.233      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.542      ; 5.232      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.543      ; 5.233      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.543      ; 5.233      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.543      ; 5.233      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.543      ; 5.233      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.544      ; 5.234      ;
; 4.424 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.542      ; 5.232      ;
; 4.502 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.834      ; 5.638      ;
; 4.542 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.830      ; 5.638      ;
; 4.542 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.830      ; 5.638      ;
; 4.542 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.830      ; 5.638      ;
; 4.542 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.830      ; 5.638      ;
; 4.542 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.830      ; 5.638      ;
; 4.542 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.830      ; 5.638      ;
; 4.542 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.830      ; 5.638      ;
; 4.542 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.830      ; 5.638      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.632     ; 5.233      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.632     ; 5.233      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.632     ; 5.233      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.632     ; 5.233      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.632     ; 5.233      ;
; 27.599 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.628     ; 5.237      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.248 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.655      ;
; 41.285 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.197      ; 1.688      ;
; 41.285 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.197      ; 1.688      ;
; 41.285 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.197      ; 1.688      ;
; 41.285 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.197      ; 1.688      ;
; 41.285 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.197      ; 1.688      ;
; 41.285 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.197      ; 1.688      ;
; 41.285 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.197      ; 1.688      ;
; 41.286 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.693      ;
; 41.286 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.693      ;
; 41.286 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.693      ;
; 41.286 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.693      ;
; 41.286 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.693      ;
; 41.286 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.693      ;
; 41.286 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.693      ;
; 41.326 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.733      ;
; 41.326 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.733      ;
; 41.326 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.733      ;
; 41.326 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.733      ;
; 41.326 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.733      ;
; 41.326 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.733      ;
; 41.326 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.733      ;
; 41.326 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.201      ; 1.733      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_CLK125'                                                                                             ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; 3.760 ; 3.918        ; 0.158          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1                                    ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.804 ; 3.804        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 3.804 ; 3.804        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 3.804 ; 3.804        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 3.804 ; 3.804        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1                                    ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.811 ; 4.031        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.815 ; 3.815        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 3.818 ; 3.818        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|o                                             ;
; 3.828 ; 3.828        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|inclk[0]                               ;
; 3.828 ; 3.828        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|outclk                                 ;
; 3.909 ; 3.909        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]|clk                                             ;
; 3.927 ; 4.080        ; 0.153          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]|clk                                             ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1|clk                                ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]|clk                                              ;
; 3.930 ; 3.930        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]|clk                                              ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; PHY_CLK125 ; Rise       ; PHY_CLK125                                                     ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.066 ; 4.066        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 4.066 ; 4.066        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 4.066 ; 4.066        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 4.066 ; 4.066        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 4.066 ; 4.066        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 4.066 ; 4.066        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 4.066 ; 4.066        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 4.066 ; 4.066        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 9.610  ; 19.913       ; 10.303         ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                      ;
; 9.779  ; 20.082       ; 10.303         ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                      ;
; 15.000 ; 40.000       ; 25.000         ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                      ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|LED                                                                                                            ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[0]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[10]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[11]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[12]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[13]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[14]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[15]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[16]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[17]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[18]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[19]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[1]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[20]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[21]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[22]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[23]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[2]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[3]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[4]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[5]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[6]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[7]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[8]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[9]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[0]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[10]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[11]                                                                                                    ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[1]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[2]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[3]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[4]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[5]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[6]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[7]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[8]                                                                                                     ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[9]                                                                                                     ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[12]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[13]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[14]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[15]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[16]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[17]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[18]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[19]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[20]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[21]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[22]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[23]                                                                                                    ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[0]~reg0                                                                                                                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[1]~reg0                                                                                                                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[2]~reg0                                                                                                                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[3]~reg0                                                                                                                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX_EN~reg0                                                                                                                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                     ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                      ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|LED                                                                                                        ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[0]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[10]                                                                                                ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[11]                                                                                                ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[1]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[2]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[3]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[4]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[5]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[6]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[7]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[8]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[9]                                                                                                 ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|LED                                                                                                            ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[12]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[13]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[14]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[15]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[16]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[17]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[18]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[19]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[20]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[21]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[22]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[23]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|LED                                                                                                            ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[12]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[13]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[14]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[15]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[16]                                                                                                    ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[17]                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_RX_CLOCK'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.680 ; 19.915       ; 0.235          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.680 ; 19.915       ; 0.235          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.680 ; 19.915       ; 0.235          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ;
; 19.776 ; 19.964       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.814 ; 20.034       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.818 ; 19.818       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|o                                                                                                                                            ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|inclk[0]                                                                                                                              ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|outclk                                                                                                                                ;
; 19.840 ; 20.075       ; 0.235          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.840 ; 20.075       ; 0.235          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.840 ; 20.075       ; 0.235          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ;
; 19.865 ; 20.053       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit[0]|clk                                                                        ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]|clk                                                                               ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]|clk                                                                               ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]|clk                                                                               ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]|clk                                                                               ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]|clk                                                                               ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                          ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[0]|clk                                                                          ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[1]|clk                                                                          ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[2]|clk                                                                          ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[3]|clk                                                                          ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[4]|clk                                                                          ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity8|clk                                                                                ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a0|clk                                                                          ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a1|clk                                                                          ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]|clk                                                                                       ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]|clk                                                                                       ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]|clk                                                                                       ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]|clk                                                                                       ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]|clk                                                                                       ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]|clk                                                                                       ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]|clk                                                                     ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]|clk                                                                     ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]|clk                                                                     ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]|clk                                                                     ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]|clk                                                                     ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]|clk                                                                     ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]|clk                                                                     ;
; 19.927 ; 19.927       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]|clk                                                                     ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset                    ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[0]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[1]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[2]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[3]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[4]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[5]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[6]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[7]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[8]           ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[9]           ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[0]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[10] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[11] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[12] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[13] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[14] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[15] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[16] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[17] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[18] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[19] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[1]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[20] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[21] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[22] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[23] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[24] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[25] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[26] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[27] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[28] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[29] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[2]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[30] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[31] ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[3]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[4]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[5]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[6]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[7]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[8]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[9]  ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; read_PHY                 ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_1000T              ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_100T               ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[0]              ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[1]              ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[2]              ;
; 39.635 ; 39.855       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; write_PHY                ;
; 39.683 ; 39.871       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; send_more_ACK            ;
; 39.685 ; 39.873       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[1]                 ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[0]              ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[1]              ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[2]              ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[3]              ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[4]              ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[0]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[1]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[2]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[3]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[4]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[0]               ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[1]               ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[2]               ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[0]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[10]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[1]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[2]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[3]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[4]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[5]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[6]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[7]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[8]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[9]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reset_CRC                ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[10]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[11]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[13]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[14]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[15]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[17]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[18]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[19]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[21]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[22]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[23]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[25]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[26]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[27]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[29]           ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[9]            ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[24]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[32]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[33]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[34]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[40]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[41]             ;
; 39.686 ; 39.874       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[42]             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_RX-CLOCK_2'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.671 ; 39.891       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ;
; 39.671 ; 39.891       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ;
; 39.671 ; 39.891       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ;
; 39.671 ; 39.891       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ;
; 39.671 ; 39.891       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ;
; 39.671 ; 39.891       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ;
; 39.671 ; 39.891       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ;
; 39.671 ; 39.891       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[1]                                                                                                                                                   ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[2]                                                                                                                                                   ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[32]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[33]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[34]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[36]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[39]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[3]                                                                                                                                                   ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[73]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                                                     ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                                                      ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                                                      ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                                                      ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                                                      ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                                                      ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[102]                                                                                                                                                 ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[110]                                                                                                                                                 ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[13]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[21]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[22]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[23]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[29]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[30]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[31]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[37]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[38]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[74]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[78]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[81]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[86]                                                                                                                                                  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[94]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[0]                                                                                                                                                   ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[101]                                                                                                                                                 ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[103]                                                                                                                                                 ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[105]                                                                                                                                                 ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[106]                                                                                                                                                 ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[109]                                                                                                                                                 ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[10]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[111]                                                                                                                                                 ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[11]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[12]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[14]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[15]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[16]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[17]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[18]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[19]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[20]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[24]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[25]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[26]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[27]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[28]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[35]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[40]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[41]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[42]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[43]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[44]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[45]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[46]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[47]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[48]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[49]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[4]                                                                                                                                                   ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[50]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[51]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[52]                                                                                                                                                  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[53]                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                    ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; 199.631 ; 199.851      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|SCK                    ;
; 199.632 ; 199.852      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|CS                     ;
; 199.633 ; 199.853      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|SI                     ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[0]             ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[1]             ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[2]             ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[3]             ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[4]             ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[5]             ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[0]            ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[1]            ;
; 199.634 ; 199.854      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[2]            ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[0]              ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[1]              ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[2]              ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[3]              ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[10]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[11]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[12]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[13]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[17]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[18]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[19]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[26]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[33]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[3]            ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[41]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[42]           ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[4]            ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[5]            ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[6]            ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[7]            ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[8]            ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[9]            ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[0]         ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[1]         ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[2]         ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[3]         ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[4]         ;
; 199.635 ; 199.855      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[5]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[10]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[11]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[12]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[13]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[14]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[15]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[1]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[2]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[3]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[4]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[5]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[6]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[7]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[8]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[9]         ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[10]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[11]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[12]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[13]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[17]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[18]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[19]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[1]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[20]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[21]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[22]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[23]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[24]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[25]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[26]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[27]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[29]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[2]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[30]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[3]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[4]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[5]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[6]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[7]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[8]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[9]        ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_flag                ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_write_done          ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[10]            ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[11]            ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[12]            ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[13]            ;
; 199.636 ; 199.856      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[14]            ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+
; PHY_DV                                                                                                              ; PHY_RX_CLOCK ; 1.656 ; 1.892 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                           ; PHY_RX_CLOCK ; 0.583 ; 0.941 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                          ; PHY_RX_CLOCK ; 0.583 ; 0.941 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                          ; PHY_RX_CLOCK ; 0.563 ; 0.904 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                          ; PHY_RX_CLOCK ; 0.552 ; 0.903 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                          ; PHY_RX_CLOCK ; 0.583 ; 0.929 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_DV                                                                                                              ; PHY_CLK125   ; 4.817 ; 5.543 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SW17                                                                                                                ; PHY_CLK125   ; 4.703 ; 5.222 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.083 ; 0.614 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                              ; PHY_CLK125   ; 4.607 ; 4.885 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                            ; PHY_CLK125   ; 4.267 ; 4.458 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                              ; PHY_RX_CLOCK ; -0.045 ; -0.342 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                           ; PHY_RX_CLOCK ; -0.102 ; -0.448 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                          ; PHY_RX_CLOCK ; -0.132 ; -0.484 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                          ; PHY_RX_CLOCK ; -0.113 ; -0.449 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                          ; PHY_RX_CLOCK ; -0.102 ; -0.448 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                          ; PHY_RX_CLOCK ; -0.132 ; -0.472 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_DV                                                                                                              ; PHY_CLK125   ; -3.459 ; -4.117 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SW17                                                                                                                ; PHY_CLK125   ; -3.644 ; -4.127 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.720  ; 0.214  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                              ; PHY_CLK125   ; -3.607 ; -3.870 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                            ; PHY_CLK125   ; -3.307 ; -3.495 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                         ; PHY_CLK125 ; 6.524  ; 6.481  ; Rise       ; PHY_CLK125                                           ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 8.981  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.877 ; 13.908 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                         ; PHY_CLK125 ; 10.271 ; 10.253 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                         ; PHY_CLK125 ; 10.312 ; 10.299 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                         ; PHY_CLK125 ; 10.469 ; 10.415 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                         ; PHY_CLK125 ; 11.508 ; 11.507 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                         ; PHY_CLK125 ; 12.851 ; 13.000 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                         ; PHY_CLK125 ; 12.792 ; 12.906 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                         ; PHY_CLK125 ; 14.960 ; 15.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                        ; PHY_CLK125 ; 13.649 ; 13.528 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                          ; PHY_CLK125 ; 12.578 ; 12.522 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                         ; PHY_CLK125 ; 11.161 ; 11.110 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                         ; PHY_CLK125 ; 11.788 ; 11.759 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                         ; PHY_CLK125 ; 11.774 ; 11.735 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                         ; PHY_CLK125 ; 12.578 ; 12.522 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ;        ; 9.123  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                          ; PHY_CLK125 ; 13.198 ; 13.221 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 8.889  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 12.372 ; 12.350 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.604 ; 13.592 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                         ; PHY_CLK125 ; 12.550 ; 12.433 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ; 8.980  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                         ; PHY_CLK125 ; 10.237 ; 10.250 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                       ; PHY_CLK125 ; 11.050 ; 11.100 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 10.417 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                                ; PHY_CLK125 ; 11.290 ; 11.297 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                                 ; PHY_CLK125 ; 10.351 ; 10.327 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 11.830 ; 11.849 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                           ; PHY_CLK125 ; 11.414 ; 11.327 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                         ; PHY_CLK125 ; 6.394  ; 6.352  ; Rise       ; PHY_CLK125                                           ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 8.528  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.232 ; 13.259 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                         ; PHY_CLK125 ; 9.763  ; 9.745  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                         ; PHY_CLK125 ; 9.803  ; 9.789  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                         ; PHY_CLK125 ; 9.954  ; 9.901  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                         ; PHY_CLK125 ; 10.950 ; 10.948 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                         ; PHY_CLK125 ; 12.240 ; 12.382 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                         ; PHY_CLK125 ; 12.182 ; 12.291 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                         ; PHY_CLK125 ; 12.197 ; 12.251 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                        ; PHY_CLK125 ; 12.838 ; 12.749 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                          ; PHY_CLK125 ; 10.619 ; 10.569 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                         ; PHY_CLK125 ; 10.619 ; 10.569 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                         ; PHY_CLK125 ; 11.221 ; 11.191 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                         ; PHY_CLK125 ; 11.207 ; 11.169 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                         ; PHY_CLK125 ; 11.979 ; 11.925 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ;        ; 8.671  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                          ; PHY_CLK125 ; 12.574 ; 12.595 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 8.440  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 11.785 ; 11.767 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 12.052 ; 12.081 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                         ; PHY_CLK125 ; 11.950 ; 11.838 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ; 8.531  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                         ; PHY_CLK125 ; 9.730  ; 9.743  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                       ; PHY_CLK125 ; 10.512 ; 10.561 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 9.914  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                                ; PHY_CLK125 ; 10.744 ; 10.749 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                                 ; PHY_CLK125 ; 9.842  ; 9.819  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 10.947 ; 9.720  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                           ; PHY_CLK125 ; 10.212 ; 10.215 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 11.684 ; 11.599 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 10.110 ; 10.025 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 11.664    ; 11.749    ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 9.979     ; 10.064    ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 41.062 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                            ; Synchronization Node                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 38.106       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 2.956        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.231                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 39.121       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 2.110        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.289                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 39.123       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 2.166        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.324                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 38.051       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 3.273        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.557                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 39.124       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 2.433        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.624                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 38.943       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 2.681        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 41.757                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 39.123       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 2.634        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 38.499       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 3.302        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.889                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 38.941       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 2.948        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 41.906                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 38.976       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 2.930        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 42.617                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 39.000       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 3.617        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.011                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.951       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 37.060       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.207                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.951       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 37.256       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.327                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.131       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 37.196       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.360                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.950       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 37.410       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.477                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.129       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 37.348       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.447                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 78.508       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 75.939       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.569                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 78.686       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 75.883       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.648                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 78.507       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 76.141       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.651                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 78.521       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 76.130       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.803                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 78.690       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 76.113       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 154.814                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 78.689       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 76.125       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.970                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 78.509       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 76.461       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.128                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 78.689       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 76.439       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.500                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 78.512       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 76.988       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.615                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 78.675       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 76.940       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.622                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 78.485       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 77.137       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.114                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 78.815       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 77.299       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.210                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 78.972       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 77.238       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.388                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 78.787       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 77.601       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.535                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 78.995       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 77.540       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.895                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 78.938       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 77.957       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 56.35 MHz  ; 40.0 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 74.16 MHz  ; 74.16 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 84.92 MHz  ; 84.92 MHz       ; PHY_RX-CLOCK_2                                       ;                                                               ;
; 115.15 MHz ; 115.15 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 145.92 MHz ; 145.92 MHz      ; PHY_CLK125                                           ;                                                               ;
; 268.82 MHz ; 250.0 MHz       ; PHY_RX_CLOCK                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 1.147  ; 0.000         ;
; PHY_RX_CLOCK                                         ; 1.266  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.047  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.626  ; 0.000         ;
; n/a                                                  ; 3.499  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 14.262 ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 15.963 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK                                         ; 0.318 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.329 ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 0.330 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.344 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.346 ; 0.000         ;
; PHY_CLK125                                           ; 0.354 ; 0.000         ;
; n/a                                                  ; 8.900 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_RX_CLOCK                                         ; 12.050 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 34.527 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 38.352 ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 74.536 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.301  ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 3.538  ; 0.000         ;
; PHY_RX_CLOCK                                         ; 26.788 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 41.136 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.760   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.719   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.678  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.644  ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 39.656  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.640 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_CLK125'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                           ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.147 ; HB_counter[25]                                                                                                                                          ; STATUS_LED                                                                                                        ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -3.063     ; 2.770      ;
; 2.702 ; send_more_ACK                                                                                                                                           ; DEBUG_LED8                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_CLK125  ; 13.000       ; -5.758     ; 3.440      ;
; 3.244 ; MDIO:MDIO_inst|write[1]                                                                                                                                 ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.730     ; 4.926      ;
; 3.244 ; MDIO:MDIO_inst|write[0]                                                                                                                                 ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.730     ; 4.926      ;
; 3.268 ; MDIO:MDIO_inst|read[1]                                                                                                                                  ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.727     ; 4.905      ;
; 3.305 ; MDIO:MDIO_inst|read[0]                                                                                                                                  ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.726     ; 4.869      ;
; 3.308 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 7.715      ;
; 3.405 ; MDIO:MDIO_inst|write[2]                                                                                                                                 ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.730     ; 4.765      ;
; 3.459 ; MDIO:MDIO_inst|read[2]                                                                                                                                  ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.730     ; 4.711      ;
; 3.528 ; MDIO:MDIO_inst|write[3]                                                                                                                                 ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.730     ; 4.642      ;
; 3.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.873     ; 7.463      ;
; 3.610 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.873     ; 7.417      ;
; 3.618 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.874     ; 7.408      ;
; 3.626 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.874     ; 7.400      ;
; 3.719 ; EEPROM:EEPROM_inst|SCK                                                                                                                                  ; SCK                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.792     ; 4.389      ;
; 3.844 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.872     ; 7.184      ;
; 3.889 ; HB_counter[1]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.914      ;
; 3.903 ; EEPROM:EEPROM_inst|CS                                                                                                                                   ; NODE_ADDR_CS                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.817     ; 4.180      ;
; 3.911 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 7.112      ;
; 3.932 ; HB_counter[2]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.871      ;
; 3.976 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                    ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.873     ; 7.051      ;
; 4.006 ; HB_counter[0]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.797      ;
; 4.042 ; HB_counter[4]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.761      ;
; 4.060 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.873     ; 6.967      ;
; 4.118 ; HB_counter[3]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.685      ;
; 4.147 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.876      ;
; 4.158 ; HB_counter[6]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.645      ;
; 4.163 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.860      ;
; 4.184 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.839      ;
; 4.192 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.831      ;
; 4.208 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.815      ;
; 4.237 ; HB_counter[5]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.566      ;
; 4.280 ; HB_counter[8]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.523      ;
; 4.315 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|write_reg                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.787     ; 6.798      ;
; 4.353 ; HB_counter[7]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.450      ;
; 4.353 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.670      ;
; 4.355 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.668      ;
; 4.358 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.665      ;
; 4.397 ; HB_counter[10]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.406      ;
; 4.470 ; HB_counter[9]                                                                                                                                           ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.333      ;
; 4.500 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.523      ;
; 4.514 ; HB_counter[12]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.289      ;
; 4.536 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                    ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -1.699     ; 7.665      ;
; 4.580 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|pgwrbuf_dataout[7]                                                    ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.662     ; 6.658      ;
; 4.587 ; HB_counter[11]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.084     ; 3.216      ;
; 4.596 ; EEPROM:EEPROM_inst|SI                                                                                                                                   ; SI                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -5.856     ; 3.448      ;
; 4.621 ; HB_counter[14]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 3.180      ;
; 4.630 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.393      ;
; 4.635 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|write_reg                                                             ; DEBUG_LED10                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.787     ; 6.478      ;
; 4.684 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.339      ;
; 4.701 ; HB_counter[13]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 3.100      ;
; 4.733 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|write_rstat_reg                                                       ; DEBUG_LED10                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.789     ; 6.378      ;
; 4.742 ; HB_counter[16]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 3.059      ;
; 4.771 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|sec_erase_reg                                                         ; DEBUG_LED10                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.787     ; 6.342      ;
; 4.783 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                                    ; PHY_MDC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125  ; 15.000       ; -1.699     ; 7.418      ;
; 4.816 ; HB_counter[15]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.985      ;
; 4.857 ; HB_counter[18]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.944      ;
; 4.881 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1] ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.672     ; 6.347      ;
; 4.912 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[0] ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.672     ; 6.316      ;
; 4.930 ; PHY_TX_EN~reg0                                                                                                                                          ; PHY_TX_EN                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.791     ; 6.179      ;
; 4.931 ; HB_counter[17]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.870      ;
; 4.963 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                     ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 6.060      ;
; 4.967 ; HB_counter[20]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.834      ;
; 5.014 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[7]                                                    ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.664     ; 6.222      ;
; 5.031 ; HB_counter[1]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.888      ;
; 5.043 ; HB_counter[19]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.758      ;
; 5.060 ; HB_counter[1]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.859      ;
; 5.083 ; HB_counter[22]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.718      ;
; 5.104 ; HB_counter[2]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.815      ;
; 5.147 ; HB_counter[1]                                                                                                                                           ; HB_counter[22]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.772      ;
; 5.162 ; HB_counter[21]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.639      ;
; 5.176 ; HB_counter[1]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.743      ;
; 5.178 ; HB_counter[0]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.741      ;
; 5.184 ; HB_counter[0]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.735      ;
; 5.205 ; HB_counter[24]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.596      ;
; 5.214 ; HB_counter[4]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.705      ;
; 5.220 ; HB_counter[2]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.699      ;
; 5.249 ; HB_counter[2]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.670      ;
; 5.263 ; HB_counter[1]                                                                                                                                           ; HB_counter[20]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.656      ;
; 5.264 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|stage4_reg                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.672     ; 5.964      ;
; 5.266 ; Led_control:Control_LED0|LED                                                                                                                            ; DEBUG_LED5                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.793     ; 5.841      ;
; 5.278 ; HB_counter[23]                                                                                                                                          ; HB_counter[25]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.086     ; 2.523      ;
; 5.290 ; HB_counter[3]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.629      ;
; 5.292 ; HB_counter[1]                                                                                                                                           ; HB_counter[21]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.627      ;
; 5.294 ; HB_counter[0]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.625      ;
; 5.295 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                                      ; DEBUG_LED7                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.877     ; 5.728      ;
; 5.300 ; HB_counter[0]                                                                                                                                           ; HB_counter[22]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.619      ;
; 5.302 ; HB_counter[3]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.617      ;
; 5.315 ; Led_flash:Flash_LED6|LED                                                                                                                                ; DEBUG_LED6                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 18.000       ; -5.850     ; 5.735      ;
; 5.330 ; HB_counter[6]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.589      ;
; 5.330 ; HB_counter[4]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.589      ;
; 5.336 ; HB_counter[2]                                                                                                                                           ; HB_counter[21]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.583      ;
; 5.359 ; HB_counter[4]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.560      ;
; 5.365 ; HB_counter[2]                                                                                                                                           ; HB_counter[22]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.554      ;
; 5.379 ; HB_counter[1]                                                                                                                                           ; HB_counter[18]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.540      ;
; 5.406 ; HB_counter[3]                                                                                                                                           ; HB_counter[23]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.513      ;
; 5.408 ; HB_counter[1]                                                                                                                                           ; HB_counter[19]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.511      ;
; 5.409 ; HB_counter[5]                                                                                                                                           ; HB_counter[25]~_Duplicate_1                                                                                       ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.510      ;
; 5.410 ; HB_counter[0]                                                                                                                                           ; HB_counter[21]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.509      ;
; 5.415 ; HB_counter[5]                                                                                                                                           ; HB_counter[24]                                                                                                    ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.080     ; 2.504      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.266  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.327      ; 5.071      ;
; 1.266  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.327      ; 5.071      ;
; 1.267  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.331      ; 5.074      ;
; 1.312  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.658      ;
; 1.312  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.658      ;
; 1.312  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.658      ;
; 1.679  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.990      ; 4.290      ;
; 1.679  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.990      ; 4.290      ;
; 1.679  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.990      ; 4.290      ;
; 1.679  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.990      ; 4.290      ;
; 1.730  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.240      ;
; 1.730  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.240      ;
; 1.730  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.240      ;
; 1.730  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.240      ;
; 1.956  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.014      ;
; 1.959  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 4.011      ;
; 2.087  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.990      ; 3.882      ;
; 2.096  ; PHY_RX[0]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.331      ; 4.245      ;
; 2.109  ; PHY_RX[3]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.331      ; 4.232      ;
; 2.127  ; PHY_RX[1]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.331      ; 4.214      ;
; 2.133  ; PHY_RX[2]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.331      ; 4.208      ;
; 2.186  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.991      ; 3.784      ;
; 36.280 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.263      ; 4.013      ;
; 36.281 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 4.008      ;
; 36.281 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 4.008      ;
; 36.337 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.585      ;
; 36.337 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.585      ;
; 36.337 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.585      ;
; 36.761 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.160      ;
; 36.761 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.160      ;
; 36.761 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.160      ;
; 36.761 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.160      ;
; 36.782 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.140      ;
; 36.782 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.140      ;
; 36.782 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.140      ;
; 36.782 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.140      ;
; 36.807 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.263      ; 3.486      ;
; 36.808 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 3.481      ;
; 36.808 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 3.481      ;
; 36.840 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.081      ;
; 36.864 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.058      ;
; 36.864 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.058      ;
; 36.864 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.058      ;
; 37.017 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.905      ;
; 37.020 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.902      ;
; 37.027 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.263      ; 3.266      ;
; 37.028 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 3.261      ;
; 37.028 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 3.261      ;
; 37.084 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.838      ;
; 37.084 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.838      ;
; 37.084 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.838      ;
; 37.148 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.774      ;
; 37.149 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.773      ;
; 37.149 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.773      ;
; 37.149 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.773      ;
; 37.149 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.773      ;
; 37.169 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.263      ; 3.124      ;
; 37.170 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 3.119      ;
; 37.170 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 3.119      ;
; 37.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.745      ;
; 37.180 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.742      ;
; 37.180 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.742      ;
; 37.180 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.742      ;
; 37.180 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.742      ;
; 37.183 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.738      ;
; 37.226 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.696      ;
; 37.226 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.696      ;
; 37.226 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.696      ;
; 37.244 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.678      ;
; 37.266 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.655      ;
; 37.266 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.655      ;
; 37.266 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.655      ;
; 37.266 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.655      ;
; 37.288 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.263      ; 3.005      ;
; 37.289 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 3.000      ;
; 37.289 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 3.000      ;
; 37.299 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.623      ;
; 37.299 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.623      ;
; 37.299 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.623      ;
; 37.299 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.623      ;
; 37.324 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.263      ; 2.969      ;
; 37.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 2.964      ;
; 37.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 2.964      ;
; 37.345 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.577      ;
; 37.345 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.577      ;
; 37.345 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.577      ;
; 37.369 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.553      ;
; 37.369 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.553      ;
; 37.369 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.553      ;
; 37.369 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.553      ;
; 37.381 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.541      ;
; 37.381 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.541      ;
; 37.381 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.541      ;
; 37.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.263      ; 2.848      ;
; 37.446 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 2.843      ;
; 37.446 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 2.843      ;
; 37.499 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.263      ; 2.794      ;
; 37.500 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 2.789      ;
; 37.500 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.259      ; 2.789      ;
; 37.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.420      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[17]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[20]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[12]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[13]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[14]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[15]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[16]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[18]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[19]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[23]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[21]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.047  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[22]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.467      ; 10.369     ;
; 2.373  ; SW17                                                                                                                ; Reconfigure:Recon_inst|ReconfigLine                                                                ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.503      ; 10.079     ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|LED                                                                           ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[0]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[1]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[2]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[3]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[4]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[5]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[6]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[7]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[8]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[9]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[10]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.426  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[11]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 5.466      ; 9.989      ;
; 2.467  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[0] ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 5.307      ; 5.789      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.127 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.563      ;
; 11.177 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.308     ; 8.514      ;
; 11.258 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.111      ; 5.773      ;
; 11.341 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.111      ; 5.690      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.352 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.304     ; 8.343      ;
; 11.402 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.303     ; 8.294      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.423 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.267      ;
; 11.437 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.111      ; 5.594      ;
; 11.473 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.308     ; 8.218      ;
; 11.487 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.111      ; 5.544      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.564 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.126      ;
; 11.614 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.308     ; 8.077      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.687 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 8.003      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.709 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.309     ; 7.981      ;
; 11.737 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.308     ; 7.954      ;
; 11.759 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.308     ; 7.932      ;
; 11.766 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.111      ; 5.265      ;
; 11.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.306     ; 7.869      ;
; 11.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.306     ; 7.869      ;
; 11.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.306     ; 7.869      ;
; 11.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.306     ; 7.869      ;
; 11.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.306     ; 7.869      ;
; 11.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.306     ; 7.869      ;
; 11.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.306     ; 7.869      ;
; 11.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.306     ; 7.869      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                              ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock   ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+
; 2.626  ; CONFIG    ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 5.475      ; 9.798      ;
; 2.628  ; CONFIG    ; EEPROM:EEPROM_inst|This_MAC[0]            ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 5.475      ; 9.796      ;
; 2.939  ; PHY_MDIO  ; MDIO:MDIO_inst|temp_reg_data[0]           ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 5.359      ; 9.369      ;
; 33.051 ; write_IP  ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.428     ; 6.460      ;
; 33.214 ; read_MAC  ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.422     ; 6.303      ;
; 33.299 ; read_IP   ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.422     ; 6.218      ;
; 33.866 ; read_MAC  ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.459     ; 5.614      ;
; 34.485 ; read_IP   ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.459     ; 4.995      ;
; 35.097 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[10]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.405      ;
; 35.097 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[9]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.405      ;
; 35.097 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[19]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.405      ;
; 35.097 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[18]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.405      ;
; 35.097 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[17]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.405      ;
; 35.097 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[26]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.405      ;
; 35.097 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[25]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.405      ;
; 35.291 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[11]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.211      ;
; 35.291 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[8]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.211      ;
; 35.291 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[7]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.211      ;
; 35.291 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[16]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.211      ;
; 35.291 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[27]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.211      ;
; 35.291 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[24]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 4.211      ;
; 35.326 ; write_IP  ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.465     ; 4.148      ;
; 35.334 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[5]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 4.166      ;
; 35.334 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[4]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 4.166      ;
; 35.334 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[3]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 4.166      ;
; 35.334 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[2]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 4.166      ;
; 35.334 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[1]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 4.166      ;
; 35.334 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 4.166      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[12]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[20]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[15]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[14]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[13]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[28]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[23]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[22]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.577 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[21]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.928      ;
; 35.588 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[10]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.914      ;
; 35.588 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[9]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.914      ;
; 35.588 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[19]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.914      ;
; 35.588 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[18]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.914      ;
; 35.588 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[17]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.914      ;
; 35.588 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[26]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.914      ;
; 35.588 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[25]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.914      ;
; 35.607 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[6]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.898      ;
; 35.607 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[29]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.898      ;
; 35.607 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[31]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.898      ;
; 35.607 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[30]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.898      ;
; 35.782 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[11]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.720      ;
; 35.782 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[8]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.720      ;
; 35.782 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[7]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.720      ;
; 35.782 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[16]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.720      ;
; 35.782 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[27]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.720      ;
; 35.782 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[24]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.437     ; 3.720      ;
; 35.825 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[5]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.675      ;
; 35.825 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[4]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.675      ;
; 35.825 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[3]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.675      ;
; 35.825 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[2]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.675      ;
; 35.825 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[1]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.675      ;
; 35.825 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.675      ;
; 35.871 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.448     ; 3.620      ;
; 35.895 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.448     ; 3.596      ;
; 35.979 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.442     ; 3.518      ;
; 36.003 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.442     ; 3.494      ;
; 36.067 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.442     ; 3.430      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[12]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[20]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[15]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[14]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[13]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[28]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[23]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[22]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.068 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[21]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.437      ;
; 36.091 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.442     ; 3.406      ;
; 36.098 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[6]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.407      ;
; 36.098 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[29]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.407      ;
; 36.098 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[31]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.407      ;
; 36.098 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[30]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.434     ; 3.407      ;
; 36.178 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.445     ; 3.316      ;
; 36.178 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.445     ; 3.316      ;
; 36.178 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.445     ; 3.316      ;
; 36.178 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.445     ; 3.316      ;
; 36.178 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.445     ; 3.316      ;
; 36.178 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.445     ; 3.316      ;
; 36.178 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.445     ; 3.316      ;
; 36.286 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.214      ;
; 36.286 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.214      ;
; 36.286 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.214      ;
; 36.286 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.214      ;
; 36.286 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.214      ;
; 36.286 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.214      ;
; 36.286 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.214      ;
; 36.374 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.126      ;
; 36.374 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.126      ;
; 36.374 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.126      ;
; 36.374 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.126      ;
; 36.374 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.126      ;
; 36.374 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.126      ;
; 36.374 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.439     ; 3.126      ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                        ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; 3.499 ; MDIO:MDIO_inst|write[1] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.730     ; 4.771      ;
; 3.499 ; MDIO:MDIO_inst|write[0] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.730     ; 4.771      ;
; 3.620 ; MDIO:MDIO_inst|read[1]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.727     ; 4.653      ;
; 3.655 ; MDIO:MDIO_inst|write[2] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.730     ; 4.615      ;
; 3.783 ; MDIO:MDIO_inst|write[3] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.730     ; 4.487      ;
; 3.941 ; MDIO:MDIO_inst|read[0]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.726     ; 4.333      ;
; 4.073 ; MDIO:MDIO_inst|MDIO     ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.728     ; 4.199      ;
; 4.349 ; MDIO:MDIO_inst|read[2]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.730     ; 3.921      ;
; 4.354 ; MDIO:MDIO_inst|MDIO2    ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -5.730     ; 3.916      ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                        ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.262 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.618      ;
; 14.262 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.618      ;
; 14.262 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.618      ;
; 14.262 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.618      ;
; 14.262 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.618      ;
; 14.454 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 5.427      ;
; 14.454 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 5.427      ;
; 14.454 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 5.427      ;
; 14.454 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 5.427      ;
; 14.454 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 5.427      ;
; 14.454 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 5.427      ;
; 14.454 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 5.427      ;
; 14.474 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 5.405      ;
; 14.474 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 5.405      ;
; 14.474 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 5.405      ;
; 14.474 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 5.405      ;
; 14.474 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 5.405      ;
; 14.474 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 5.405      ;
; 14.509 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.509 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 5.371      ;
; 14.548 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 5.330      ;
; 14.548 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 5.330      ;
; 14.548 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 5.330      ;
; 14.548 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 5.330      ;
; 14.548 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 5.330      ;
; 14.548 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 5.330      ;
; 14.548 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 5.330      ;
; 14.548 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 5.330      ;
; 14.787 ; send_more  ; temp_IP[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 5.088      ;
; 14.787 ; send_more  ; temp_IP[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 5.088      ;
; 14.787 ; send_more  ; temp_IP[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 5.088      ;
; 14.787 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 5.088      ;
; 14.787 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 5.088      ;
; 14.787 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 5.088      ;
; 14.909 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 14.909 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.122     ; 4.968      ;
; 15.010 ; send_more  ; temp_IP[28]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[29]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[21]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[31]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[30]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.010 ; send_more  ; temp_IP[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 4.868      ;
; 15.027 ; send_more  ; temp_IP[26]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.027 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.027 ; send_more  ; temp_IP[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.027 ; send_more  ; temp_IP[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.027 ; send_more  ; temp_IP[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.027 ; send_more  ; temp_IP[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.027 ; send_more  ; temp_IP[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.027 ; send_more  ; temp_IP[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.027 ; send_more  ; temp_IP[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.124     ; 4.848      ;
; 15.115 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.765      ;
; 15.115 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.765      ;
; 15.115 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.765      ;
; 15.115 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.765      ;
; 15.115 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.765      ;
; 15.307 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 4.574      ;
; 15.307 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 4.574      ;
; 15.307 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 4.574      ;
; 15.307 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 4.574      ;
; 15.307 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 4.574      ;
; 15.307 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 4.574      ;
; 15.307 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 4.574      ;
; 15.327 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 4.552      ;
; 15.327 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 4.552      ;
; 15.327 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 4.552      ;
; 15.327 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 4.552      ;
; 15.327 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 4.552      ;
; 15.327 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 4.552      ;
; 15.362 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.518      ;
; 15.362 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 4.518      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_RX-CLOCK_2'                                                                                                                         ;
+--------+----------------+---------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                   ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 15.963 ; erase_ACK      ; PHY_Rx_state.READMAC      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.010     ; 3.936      ;
; 15.965 ; erase_ACK      ; PHY_Rx_state.READIP       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.010     ; 3.934      ;
; 16.238 ; erase_ACK      ; PHY_Rx_state.WRITEIP      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.024     ; 3.647      ;
; 16.243 ; erase_ACK      ; PHY_Rx_state.SEND_TO_FIFO ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.024     ; 3.642      ;
; 16.510 ; erase_ACK      ; PHY_Rx_state.ERASE        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.024     ; 3.375      ;
; 16.785 ; erase_ACK      ; PHY_Rx_state.START        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.024     ; 3.100      ;
; 17.792 ; erase_ACK      ; erase                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.016     ; 2.101      ;
; 34.112 ; PHY_output[4]  ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.143     ; 5.734      ;
; 34.137 ; PHY_output[15] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.693      ;
; 34.149 ; PHY_output[14] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.681      ;
; 34.214 ; PHY_output[24] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.616      ;
; 34.280 ; PHY_output[4]  ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.143     ; 5.566      ;
; 34.305 ; PHY_output[15] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.525      ;
; 34.309 ; PHY_output[4]  ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.132     ; 5.548      ;
; 34.317 ; PHY_output[14] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.513      ;
; 34.334 ; PHY_output[15] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.148     ; 5.507      ;
; 34.346 ; PHY_output[14] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.148     ; 5.495      ;
; 34.382 ; PHY_output[24] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.448      ;
; 34.401 ; PHY_output[29] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.429      ;
; 34.411 ; PHY_output[24] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.148     ; 5.430      ;
; 34.421 ; PHY_output[16] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.409      ;
; 34.477 ; PHY_output[47] ; write_IP                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.138     ; 5.374      ;
; 34.499 ; PHY_output[3]  ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.336      ;
; 34.501 ; PHY_output[45] ; write_IP                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.138     ; 5.350      ;
; 34.526 ; PHY_output[47] ; PC_MAC[11]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.314      ;
; 34.526 ; PHY_output[47] ; PC_MAC[3]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.314      ;
; 34.526 ; PHY_output[47] ; PC_MAC[4]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.314      ;
; 34.540 ; PHY_output[47] ; IP_to_write[6]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.286      ;
; 34.540 ; PHY_output[47] ; IP_to_write[0]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.286      ;
; 34.540 ; PHY_output[47] ; IP_to_write[5]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.286      ;
; 34.540 ; PHY_output[47] ; IP_to_write[7]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.286      ;
; 34.540 ; PHY_output[47] ; IP_to_write[8]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.286      ;
; 34.540 ; PHY_output[47] ; IP_to_write[16]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.286      ;
; 34.543 ; PHY_output[52] ; write_IP                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.138     ; 5.308      ;
; 34.547 ; PHY_output[21] ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.283      ;
; 34.550 ; PHY_output[45] ; PC_MAC[11]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.290      ;
; 34.550 ; PHY_output[45] ; PC_MAC[3]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.290      ;
; 34.550 ; PHY_output[45] ; PC_MAC[4]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.290      ;
; 34.562 ; PHY_output[47] ; PC_MAC[41]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.273      ;
; 34.562 ; PHY_output[47] ; PC_MAC[33]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.273      ;
; 34.562 ; PHY_output[47] ; PC_MAC[25]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.273      ;
; 34.562 ; PHY_output[47] ; PC_MAC[17]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.273      ;
; 34.562 ; PHY_output[47] ; PC_MAC[42]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.273      ;
; 34.562 ; PHY_output[47] ; PC_MAC[34]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.273      ;
; 34.562 ; PHY_output[47] ; PC_MAC[26]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.273      ;
; 34.562 ; PHY_output[47] ; PC_MAC[18]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.273      ;
; 34.563 ; PHY_output[47] ; IP_to_write[14]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.263      ;
; 34.564 ; PHY_output[45] ; IP_to_write[6]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.262      ;
; 34.564 ; PHY_output[45] ; IP_to_write[0]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.262      ;
; 34.564 ; PHY_output[45] ; IP_to_write[5]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.262      ;
; 34.564 ; PHY_output[45] ; IP_to_write[7]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.262      ;
; 34.564 ; PHY_output[45] ; IP_to_write[8]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.262      ;
; 34.564 ; PHY_output[45] ; IP_to_write[16]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.262      ;
; 34.565 ; PHY_output[47] ; IP_to_write[31]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.261      ;
; 34.565 ; PHY_output[47] ; IP_to_write[30]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.261      ;
; 34.565 ; PHY_output[47] ; IP_to_write[15]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.261      ;
; 34.565 ; PHY_output[47] ; IP_to_write[13]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.261      ;
; 34.565 ; PHY_output[47] ; IP_to_write[21]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.261      ;
; 34.565 ; PHY_output[47] ; IP_to_write[22]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.261      ;
; 34.565 ; PHY_output[47] ; IP_to_write[23]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.261      ;
; 34.569 ; PHY_output[29] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.261      ;
; 34.586 ; PHY_output[45] ; PC_MAC[41]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.249      ;
; 34.586 ; PHY_output[45] ; PC_MAC[33]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.249      ;
; 34.586 ; PHY_output[45] ; PC_MAC[25]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.249      ;
; 34.586 ; PHY_output[45] ; PC_MAC[17]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.249      ;
; 34.586 ; PHY_output[45] ; PC_MAC[42]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.249      ;
; 34.586 ; PHY_output[45] ; PC_MAC[34]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.249      ;
; 34.586 ; PHY_output[45] ; PC_MAC[26]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.249      ;
; 34.586 ; PHY_output[45] ; PC_MAC[18]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.249      ;
; 34.587 ; PHY_output[45] ; IP_to_write[14]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.239      ;
; 34.589 ; PHY_output[16] ; PHY_Rx_state.GET_TYPE     ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.241      ;
; 34.589 ; PHY_output[45] ; IP_to_write[31]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.237      ;
; 34.589 ; PHY_output[45] ; IP_to_write[30]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.237      ;
; 34.589 ; PHY_output[45] ; IP_to_write[15]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.237      ;
; 34.589 ; PHY_output[45] ; IP_to_write[13]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.237      ;
; 34.589 ; PHY_output[45] ; IP_to_write[21]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.237      ;
; 34.589 ; PHY_output[45] ; IP_to_write[22]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.237      ;
; 34.589 ; PHY_output[45] ; IP_to_write[23]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.237      ;
; 34.592 ; PHY_output[52] ; PC_MAC[11]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.248      ;
; 34.592 ; PHY_output[52] ; PC_MAC[3]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.248      ;
; 34.592 ; PHY_output[52] ; PC_MAC[4]                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.149     ; 5.248      ;
; 34.593 ; PHY_output[46] ; write_IP                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.138     ; 5.258      ;
; 34.598 ; PHY_output[29] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.148     ; 5.243      ;
; 34.606 ; PHY_output[52] ; IP_to_write[6]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.220      ;
; 34.606 ; PHY_output[52] ; IP_to_write[0]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.220      ;
; 34.606 ; PHY_output[52] ; IP_to_write[5]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.220      ;
; 34.606 ; PHY_output[52] ; IP_to_write[7]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.220      ;
; 34.606 ; PHY_output[52] ; IP_to_write[8]            ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.220      ;
; 34.606 ; PHY_output[52] ; IP_to_write[16]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.220      ;
; 34.618 ; PHY_output[16] ; PHY_Rx_state.START        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.148     ; 5.223      ;
; 34.620 ; PHY_output[0]  ; data_match                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.159     ; 5.210      ;
; 34.628 ; PHY_output[52] ; PC_MAC[41]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.207      ;
; 34.628 ; PHY_output[52] ; PC_MAC[33]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.207      ;
; 34.628 ; PHY_output[52] ; PC_MAC[25]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.207      ;
; 34.628 ; PHY_output[52] ; PC_MAC[17]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.207      ;
; 34.628 ; PHY_output[52] ; PC_MAC[42]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.207      ;
; 34.628 ; PHY_output[52] ; PC_MAC[34]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.207      ;
; 34.628 ; PHY_output[52] ; PC_MAC[26]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.207      ;
; 34.628 ; PHY_output[52] ; PC_MAC[18]                ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.154     ; 5.207      ;
; 34.629 ; PHY_output[52] ; IP_to_write[14]           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.163     ; 5.197      ;
+--------+----------------+---------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; 0.318 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.418      ; 0.937      ;
; 0.319 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.418      ; 0.938      ;
; 0.334 ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.130     ; 0.608      ;
; 0.348 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.597      ;
; 0.349 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.597      ;
; 0.351 ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.130     ; 0.625      ;
; 0.373 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.621      ;
; 0.378 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.626      ;
; 0.384 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.633      ;
; 0.386 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.635      ;
; 0.405 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.653      ;
; 0.415 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.663      ;
; 0.491 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.739      ;
; 0.532 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.780      ;
; 0.544 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.793      ;
; 0.544 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.793      ;
; 0.544 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.793      ;
; 0.556 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.805      ;
; 0.578 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.826      ;
; 0.602 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.850      ;
; 0.604 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.852      ;
; 0.608 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.856      ;
; 0.619 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.867      ;
; 0.624 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 1.244      ;
; 0.643 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.891      ;
; 0.649 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.897      ;
; 0.724 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 1.344      ;
; 0.725 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.974      ;
; 0.727 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 1.347      ;
; 0.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.997      ;
; 0.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.997      ;
; 0.777 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.025      ;
; 0.785 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.033      ;
; 0.802 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.073      ; 1.046      ;
; 0.803 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.073      ; 1.047      ;
; 0.804 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.052      ;
; 0.809 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.073      ; 1.053      ;
; 0.818 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 1.438      ;
; 0.831 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.072      ; 1.074      ;
; 0.920 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.168      ;
; 1.001 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.250      ;
; 1.005 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.073      ; 1.249      ;
; 1.022 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.271      ;
; 1.059 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.308      ;
; 1.094 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.342      ;
; 1.125 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.374      ;
; 1.128 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.377      ;
; 1.141 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.389      ;
; 1.142 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.390      ;
; 1.146 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.395      ;
; 1.149 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.398      ;
; 1.158 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.407      ;
; 1.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.426      ;
; 1.203 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.451      ;
; 1.220 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.469      ;
; 1.239 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.488      ;
; 1.255 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 1.875      ;
; 1.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.519      ;
; 1.276 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 1.896      ;
; 1.282 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.531      ;
; 1.285 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.534      ;
; 1.300 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.549      ;
; 1.301 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.550      ;
; 1.304 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.553      ;
; 1.364 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.613      ;
; 1.366 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.615      ;
; 1.387 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.636      ;
; 1.394 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.643      ;
; 1.397 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.646      ;
; 1.399 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.647      ;
; 1.406 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.655      ;
; 1.412 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 2.032      ;
; 1.431 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 2.051      ;
; 1.438 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.687      ;
; 1.441 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.690      ;
; 1.508 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.756      ;
; 1.524 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 2.144      ;
; 1.530 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.779      ;
; 1.533 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.782      ;
; 1.542 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.791      ;
; 1.542 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.791      ;
; 1.542 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.791      ;
; 1.542 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.791      ;
; 1.562 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.811      ;
; 1.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.812      ;
; 1.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.812      ;
; 1.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.812      ;
; 1.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.812      ;
; 1.568 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 2.188      ;
; 1.569 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.817      ;
; 1.632 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.881      ;
; 1.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.884      ;
; 1.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.895      ;
; 1.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.895      ;
; 1.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.895      ;
; 1.646 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.895      ;
; 1.659 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.419      ; 2.279      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.329 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                                                                                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.340 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 0.938      ;
; 0.343 ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                               ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                            ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                                 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                              ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                          ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                               ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                          ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                          ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Led_flash:Flash_LED3|LED                                                                                                                                                                                       ; Led_flash:Flash_LED3|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Led_flash:Flash_LED2|LED                                                                                                                                                                                       ; Led_flash:Flash_LED2|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; Led_flash:Flash_LED6|LED                                                                                                                                                                                       ; Led_flash:Flash_LED6|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; Led_flash:Flash_LED1|LED                                                                                                                                                                                       ; Led_flash:Flash_LED1|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; Led_control:Control_LED0|LED                                                                                                                                                                                   ; Led_control:Control_LED0|LED                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; Led_flash:Flash_LED4|LED                                                                                                                                                                                       ; Led_flash:Flash_LED4|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end_pgwrop_reg                                                                                                               ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end_pgwrop_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                          ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                          ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[2]                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.597      ;
; 0.349 ; sector_erase                                                                                                                                                                                                   ; sector_erase                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; write_enable                                                                                                                                                                                                   ; write_enable                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; state[1]                                                                                                                                                                                                       ; state[1]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; state[0]                                                                                                                                                                                                       ; state[0]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; state[2]                                                                                                                                                                                                       ; state[2]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; state[3]                                                                                                                                                                                                       ; state[3]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; rdreq                                                                                                                                                                                                          ; rdreq                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; shift_bytes                                                                                                                                                                                                    ; shift_bytes                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; write                                                                                                                                                                                                          ; write                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; send_more                                                                                                                                                                                                      ; send_more                                                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; erase_done                                                                                                                                                                                                     ; erase_done                                                                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; erase_ACK                                                                                                                                                                                                      ; erase_ACK                                                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.597      ;
; 0.350 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|add_msb_reg                                                                                                                  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|add_msb_reg                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|ncs_reg                                                                                                                      ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|ncs_reg                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.597      ;
; 0.358 ; PHY_state.00001                                                                                                                                                                                                ; PHY_state.00001                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.608      ;
; 0.359 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.608      ;
; 0.359 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe1                                                                ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe1                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.608      ;
; 0.361 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.608      ;
; 0.361 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.608      ;
; 0.371 ; Reconfigure:Recon_inst|loop[6]                                                                                                                                                                                 ; Reconfigure:Recon_inst|loop[6]                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.624      ;
; 0.371 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 0.969      ;
; 0.374 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 0.972      ;
; 0.376 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.625      ;
; 0.376 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.625      ;
; 0.377 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.624      ;
; 0.379 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.626      ;
; 0.379 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.626      ;
; 0.380 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.634      ;
; 0.381 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe1a1[0]                                                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe1a0[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.634      ;
; 0.382 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                           ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                           ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.635      ;
; 0.383 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; byte_count[8]                                                                                                                                                                                                  ; byte_count[8]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.631      ;
; 0.384 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg2                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                           ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.637      ;
; 0.385 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[10]                                                                                                                 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[11]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.634      ;
; 0.385 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[9]                                                                                                                  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[10]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.634      ;
; 0.386 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                           ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.639      ;
; 0.387 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 0.985      ;
; 0.387 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.637      ;
; 0.387 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[5]                                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[2]                                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[1]                                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.634      ;
; 0.388 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.638      ;
; 0.388 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 0.986      ;
; 0.388 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8] ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.638      ;
; 0.388 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|pgwrbuf_dataout[5]                                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.634      ;
; 0.389 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr5|cntr_h0j:auto_generated|counter_reg_bit[5]                                                          ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr5|cntr_h0j:auto_generated|counter_reg_bit[5]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.642      ;
; 0.389 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr|cntr_bej:auto_generated|counter_reg_bit[8]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr|cntr_bej:auto_generated|counter_reg_bit[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.638      ;
; 0.389 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[1]                                                                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[2]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.636      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.330 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.096      ; 0.597      ;
; 0.332 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.404      ; 0.937      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.404      ; 0.941      ;
; 0.338 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.404      ; 0.943      ;
; 0.342 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.405      ; 0.948      ;
; 0.344 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.082      ; 0.597      ;
; 0.347 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.078      ; 0.597      ;
; 0.349 ; Rx_enable                                                                                                                                                       ; Rx_enable                                                                                                                                                       ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.077      ; 0.597      ;
; 0.353 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.405      ; 0.959      ;
; 0.364 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.404      ; 0.969      ;
; 0.365 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.404      ; 0.970      ;
; 0.366 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.082      ; 0.619      ;
; 0.368 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.404      ; 0.973      ;
; 0.372 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.622      ;
; 0.388 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.639      ;
; 0.388 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.639      ;
; 0.388 ; PHY_output[93]                                                                                                                                                  ; PHY_output[101]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.639      ;
; 0.388 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.639      ;
; 0.389 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; PHY_output[50]                                                                                                                                                  ; PHY_output[58]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.640      ;
; 0.390 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; PHY_output[62]                                                                                                                                                  ; PHY_output[70]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.642      ;
; 0.392 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.643      ;
; 0.393 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.644      ;
; 0.393 ; PHY_output[72]                                                                                                                                                  ; PHY_output[80]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.644      ;
; 0.393 ; PHY_output[42]                                                                                                                                                  ; PHY_output[50]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.644      ;
; 0.393 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.078      ; 0.642      ;
; 0.394 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.645      ;
; 0.394 ; PHY_output[30]                                                                                                                                                  ; PHY_output[38]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.645      ;
; 0.396 ; PHY_output[53]                                                                                                                                                  ; PHY_output[61]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.647      ;
; 0.396 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.647      ;
; 0.398 ; PHY_output[21]                                                                                                                                                  ; PHY_output[29]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.649      ;
; 0.398 ; PHY_output[22]                                                                                                                                                  ; PHY_output[30]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.649      ;
; 0.398 ; PHY_output[9]                                                                                                                                                   ; PHY_output[17]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.649      ;
; 0.399 ; PHY_output[27]                                                                                                                                                  ; PHY_output[35]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.650      ;
; 0.400 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.651      ;
; 0.404 ; PHY_output[48]                                                                                                                                                  ; PHY_output[56]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.655      ;
; 0.404 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.082      ; 0.657      ;
; 0.410 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.661      ;
; 0.410 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.335      ; 0.946      ;
; 0.410 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.082      ; 0.663      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.661      ;
; 0.417 ; PHY_output[6]                                                                                                                                                   ; PHY_output[14]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.668      ;
; 0.421 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.442      ; 1.034      ;
; 0.484 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.082      ; 0.737      ;
; 0.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.736      ;
; 0.510 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.082      ; 0.763      ;
; 0.512 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.762      ;
; 0.513 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.764      ;
; 0.515 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.442      ; 1.128      ;
; 0.515 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.442      ; 1.128      ;
; 0.521 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.772      ;
; 0.523 ; PHY_output[83]                                                                                                                                                  ; PHY_output[91]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.774      ;
; 0.524 ; PHY_output[76]                                                                                                                                                  ; PHY_output[84]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.775      ;
; 0.526 ; PHY_output[84]                                                                                                                                                  ; PHY_output[92]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.777      ;
; 0.527 ; PHY_output[47]                                                                                                                                                  ; PHY_output[55]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.778      ;
; 0.531 ; PHY_output[44]                                                                                                                                                  ; PHY_output[52]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.782      ;
; 0.533 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.784      ;
; 0.538 ; PHY_output[57]                                                                                                                                                  ; PHY_output[65]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.789      ;
; 0.540 ; PHY_output[59]                                                                                                                                                  ; PHY_output[67]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.791      ;
; 0.544 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.079      ; 0.794      ;
; 0.548 ; PHY_output[86]                                                                                                                                                  ; PHY_output[94]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.799      ;
; 0.548 ; PHY_output[85]                                                                                                                                                  ; PHY_output[93]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.799      ;
; 0.548 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.799      ;
; 0.548 ; PHY_output[82]                                                                                                                                                  ; PHY_output[90]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.799      ;
; 0.548 ; PHY_output[54]                                                                                                                                                  ; PHY_output[62]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.799      ;
; 0.549 ; PHY_output[80]                                                                                                                                                  ; PHY_output[88]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.800      ;
; 0.549 ; PHY_output[87]                                                                                                                                                  ; PHY_output[95]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.800      ;
; 0.549 ; PHY_output[43]                                                                                                                                                  ; PHY_output[51]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.800      ;
; 0.550 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.080      ; 0.801      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                    ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.344 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; EEPROM:EEPROM_inst|EEPROM[3]              ; EEPROM:EEPROM_inst|EEPROM[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.597      ;
; 0.347 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|write_done                 ; MDIO:MDIO_inst|write_done                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|write[0]                   ; MDIO:MDIO_inst|write[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.597      ;
; 0.359 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.608      ;
; 0.375 ; MDIO:MDIO_inst|preamble2[5]               ; MDIO:MDIO_inst|preamble2[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.624      ;
; 0.376 ; MDIO:MDIO_inst|preamble[6]                ; MDIO:MDIO_inst|preamble[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.626      ;
; 0.381 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.633      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; EEPROM:EEPROM_inst|EEPROM_read[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; EEPROM:EEPROM_inst|EEPROM_read[1]         ; EEPROM:EEPROM_inst|EEPROM_read[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.631      ;
; 0.383 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; EEPROM:EEPROM_inst|EEPROM_write[32]       ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; EEPROM:EEPROM_inst|EEPROM_write[22]       ; EEPROM:EEPROM_inst|EEPROM_write[23]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; EEPROM:EEPROM_inst|EEPROM_write[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; EEPROM:EEPROM_inst|EEPROM_write[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; EEPROM:EEPROM_inst|EEPROM_write[1]        ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.635      ;
; 0.385 ; MDIO:MDIO_inst|temp_reg_data[3]           ; MDIO:MDIO_inst|temp_reg_data[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.634      ;
; 0.386 ; MDIO:MDIO_inst|temp_reg_data[1]           ; MDIO:MDIO_inst|temp_reg_data[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; MDIO:MDIO_inst|temp_reg_data[0]           ; MDIO:MDIO_inst|temp_reg_data[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.635      ;
; 0.387 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.639      ;
; 0.388 ; EEPROM:EEPROM_inst|This_MAC[5]            ; EEPROM:EEPROM_inst|This_MAC[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.640      ;
; 0.388 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.637      ;
; 0.389 ; EEPROM:EEPROM_inst|This_MAC[15]           ; EEPROM:EEPROM_inst|This_MAC[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.642      ;
; 0.389 ; EEPROM:EEPROM_inst|This_MAC[7]            ; EEPROM:EEPROM_inst|This_MAC[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; EEPROM:EEPROM_inst|This_IP[20]            ; EEPROM:EEPROM_inst|This_IP[21]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; EEPROM:EEPROM_inst|This_IP[18]            ; EEPROM:EEPROM_inst|This_IP[19]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.641      ;
; 0.390 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; EEPROM:EEPROM_inst|This_MAC[28]           ; EEPROM:EEPROM_inst|This_MAC[29]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; EEPROM:EEPROM_inst|This_MAC[23]           ; EEPROM:EEPROM_inst|This_MAC[24]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.643      ;
; 0.390 ; EEPROM:EEPROM_inst|This_MAC[20]           ; EEPROM:EEPROM_inst|This_MAC[21]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; EEPROM:EEPROM_inst|This_IP[17]            ; EEPROM:EEPROM_inst|This_IP[18]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.642      ;
; 0.391 ; EEPROM:EEPROM_inst|This_IP[30]            ; EEPROM:EEPROM_inst|This_IP[31]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.643      ;
; 0.391 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.643      ;
; 0.391 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.643      ;
; 0.391 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|register_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.640      ;
; 0.392 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.644      ;
; 0.392 ; EEPROM:EEPROM_inst|This_IP[25]            ; EEPROM:EEPROM_inst|This_IP[26]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.644      ;
; 0.392 ; EEPROM:EEPROM_inst|This_IP[9]             ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.644      ;
; 0.393 ; EEPROM:EEPROM_inst|This_MAC[17]           ; EEPROM:EEPROM_inst|This_MAC[18]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.645      ;
; 0.394 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.643      ;
; 0.401 ; EEPROM:EEPROM_inst|This_MAC[14]           ; EEPROM:EEPROM_inst|This_MAC[15]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.654      ;
; 0.401 ; EEPROM:EEPROM_inst|This_IP[3]             ; EEPROM:EEPROM_inst|This_IP[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.653      ;
; 0.401 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.654      ;
; 0.402 ; EEPROM:EEPROM_inst|This_MAC[9]            ; EEPROM:EEPROM_inst|This_MAC[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; EEPROM:EEPROM_inst|This_MAC[0]            ; EEPROM:EEPROM_inst|This_MAC[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; EEPROM:EEPROM_inst|This_IP[22]            ; EEPROM:EEPROM_inst|This_IP[23]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; EEPROM:EEPROM_inst|This_MAC[46]           ; EEPROM:EEPROM_inst|This_MAC[47]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.655      ;
; 0.403 ; EEPROM:EEPROM_inst|This_MAC[6]            ; EEPROM:EEPROM_inst|This_MAC[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.655      ;
; 0.403 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.655      ;
; 0.404 ; EEPROM:EEPROM_inst|This_MAC[24]           ; EEPROM:EEPROM_inst|This_MAC[25]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.657      ;
; 0.404 ; EEPROM:EEPROM_inst|This_IP[14]            ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.656      ;
; 0.404 ; EEPROM:EEPROM_inst|This_IP[13]            ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.656      ;
; 0.413 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.662      ;
; 0.416 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.665      ;
; 0.417 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.666      ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                  ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.346 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.597      ;
; 0.357 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.608      ;
; 0.359 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.608      ;
; 0.371 ; CRC32:CRC32_inst|crc[18] ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.624      ;
; 0.374 ; interframe[5]            ; interframe[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.623      ;
; 0.382 ; data_count[10]           ; data_count[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.632      ;
; 0.383 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.633      ;
; 0.384 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.634      ;
; 0.385 ; CRC32:CRC32_inst|crc[17] ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.637      ;
; 0.385 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; temp_MAC[31]             ; temp_MAC[39]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.635      ;
; 0.386 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.636      ;
; 0.387 ; CRC32:CRC32_inst|crc[31] ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.639      ;
; 0.387 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.639      ;
; 0.387 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.637      ;
; 0.387 ; temp_MAC[34]             ; temp_MAC[42]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.637      ;
; 0.388 ; CRC32:CRC32_inst|crc[8]  ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.641      ;
; 0.388 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.638      ;
; 0.388 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.638      ;
; 0.394 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.643      ;
; 0.401 ; speed_1000T              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.652      ;
; 0.409 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.659      ;
; 0.438 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.690      ;
; 0.446 ; start_up[0]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.453 ; start_up[0]              ; read_PHY                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.704      ;
; 0.467 ; start_up[0]              ; speed_1000T              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.718      ;
; 0.467 ; state_Tx.SENDMAC         ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.717      ;
; 0.469 ; start_up[0]              ; speed_100T               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.720      ;
; 0.471 ; state_Tx.SENDMAC         ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.721      ;
; 0.473 ; state_Tx.SENDMAC         ; temp_MAC[19]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.723      ;
; 0.474 ; state_Tx.SENDMAC         ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.724      ;
; 0.474 ; state_Tx.SENDMAC         ; temp_MAC[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.724      ;
; 0.489 ; CRC32:CRC32_inst|crc[13] ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.742      ;
; 0.490 ; CRC32:CRC32_inst|crc[21] ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.743      ;
; 0.492 ; CRC32:CRC32_inst|crc[29] ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.745      ;
; 0.493 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.745      ;
; 0.501 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.751      ;
; 0.501 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.751      ;
; 0.501 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.751      ;
; 0.502 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.502 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.502 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.502 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.502 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.502 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.504 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.754      ;
; 0.506 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.514 ; CRC32:CRC32_inst|crc[2]  ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.767      ;
; 0.522 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.774      ;
; 0.532 ; temp_IP[20]              ; temp_IP[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.782      ;
; 0.533 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.783      ;
; 0.534 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.784      ;
; 0.567 ; CRC32:CRC32_inst|crc[23] ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.571 ; CRC32:CRC32_inst|crc[15] ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.823      ;
; 0.579 ; temp_MAC[36]             ; temp_MAC[44]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.829      ;
; 0.579 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.829      ;
; 0.580 ; temp_MAC[4]              ; temp_MAC[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.830      ;
; 0.580 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.830      ;
; 0.580 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.830      ;
; 0.580 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.830      ;
; 0.580 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.830      ;
; 0.581 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.831      ;
; 0.581 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.831      ;
; 0.581 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.831      ;
; 0.581 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.831      ;
; 0.582 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.832      ;
; 0.582 ; temp_IP[15]              ; temp_IP[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.832      ;
; 0.582 ; temp_IP[17]              ; temp_IP[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.832      ;
; 0.582 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.832      ;
; 0.582 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.832      ;
; 0.582 ; temp_MAC[38]             ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.832      ;
; 0.582 ; temp_MAC[11]             ; temp_MAC[19]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.832      ;
; 0.583 ; temp_MAC[8]              ; temp_MAC[16]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.833      ;
; 0.583 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.833      ;
; 0.583 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.833      ;
; 0.583 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.833      ;
; 0.584 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.834      ;
; 0.584 ; reset_count[3]           ; reset_count[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.834      ;
; 0.584 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.834      ;
; 0.584 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.834      ;
; 0.585 ; reset_count[6]           ; reset_count[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.835      ;
; 0.585 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.835      ;
; 0.585 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.835      ;
; 0.585 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.835      ;
; 0.585 ; data_count[5]            ; data_count[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.835      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_CLK125'                                                                                                 ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; HB_counter[0]               ; HB_counter[0]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.608      ;
; 0.364 ; HB_counter[25]~_Duplicate_1 ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.617      ;
; 0.571 ; HB_counter[12]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.825      ;
; 0.571 ; HB_counter[10]              ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.825      ;
; 0.572 ; HB_counter[8]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.826      ;
; 0.572 ; HB_counter[2]               ; HB_counter[2]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.826      ;
; 0.573 ; HB_counter[24]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.826      ;
; 0.573 ; HB_counter[18]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.826      ;
; 0.573 ; HB_counter[16]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.826      ;
; 0.573 ; HB_counter[3]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.827      ;
; 0.574 ; HB_counter[19]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; HB_counter[14]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; HB_counter[6]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.828      ;
; 0.574 ; HB_counter[4]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.828      ;
; 0.575 ; HB_counter[11]              ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.829      ;
; 0.576 ; HB_counter[22]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.829      ;
; 0.576 ; HB_counter[20]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.829      ;
; 0.576 ; HB_counter[13]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.829      ;
; 0.576 ; HB_counter[9]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.830      ;
; 0.576 ; HB_counter[7]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.830      ;
; 0.576 ; HB_counter[5]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.830      ;
; 0.577 ; HB_counter[17]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; HB_counter[15]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.830      ;
; 0.578 ; HB_counter[23]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.831      ;
; 0.578 ; HB_counter[21]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.831      ;
; 0.591 ; HB_counter[0]               ; HB_counter[1]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.845      ;
; 0.722 ; HB_counter[1]               ; HB_counter[1]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.976      ;
; 0.855 ; HB_counter[12]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.085      ; 1.111      ;
; 0.857 ; HB_counter[10]              ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.111      ;
; 0.858 ; HB_counter[2]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.112      ;
; 0.858 ; HB_counter[8]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.112      ;
; 0.859 ; HB_counter[24]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.112      ;
; 0.859 ; HB_counter[18]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.112      ;
; 0.859 ; HB_counter[16]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.112      ;
; 0.861 ; HB_counter[6]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.115      ;
; 0.861 ; HB_counter[4]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.115      ;
; 0.861 ; HB_counter[14]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.114      ;
; 0.861 ; HB_counter[3]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.115      ;
; 0.862 ; HB_counter[19]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.115      ;
; 0.863 ; HB_counter[22]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.116      ;
; 0.863 ; HB_counter[20]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.116      ;
; 0.863 ; HB_counter[11]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.117      ;
; 0.864 ; HB_counter[9]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.118      ;
; 0.864 ; HB_counter[7]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.118      ;
; 0.864 ; HB_counter[0]               ; HB_counter[2]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.118      ;
; 0.864 ; HB_counter[13]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.117      ;
; 0.864 ; HB_counter[5]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.118      ;
; 0.865 ; HB_counter[17]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.118      ;
; 0.865 ; HB_counter[15]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.118      ;
; 0.866 ; HB_counter[23]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.119      ;
; 0.866 ; HB_counter[21]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.119      ;
; 0.872 ; HB_counter[11]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.085      ; 1.128      ;
; 0.872 ; HB_counter[3]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.126      ;
; 0.873 ; HB_counter[19]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.126      ;
; 0.875 ; HB_counter[9]               ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.129      ;
; 0.875 ; HB_counter[0]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.129      ;
; 0.875 ; HB_counter[7]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.129      ;
; 0.875 ; HB_counter[5]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.129      ;
; 0.875 ; HB_counter[13]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.128      ;
; 0.876 ; HB_counter[17]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.129      ;
; 0.876 ; HB_counter[15]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.129      ;
; 0.877 ; HB_counter[23]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.130      ;
; 0.877 ; HB_counter[21]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.130      ;
; 0.950 ; HB_counter[12]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.085      ; 1.206      ;
; 0.953 ; HB_counter[10]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.207      ;
; 0.954 ; HB_counter[8]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.208      ;
; 0.954 ; HB_counter[2]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.208      ;
; 0.955 ; HB_counter[16]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.208      ;
; 0.955 ; HB_counter[18]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.208      ;
; 0.960 ; HB_counter[6]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.214      ;
; 0.960 ; HB_counter[4]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.214      ;
; 0.960 ; HB_counter[14]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.213      ;
; 0.962 ; HB_counter[22]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.215      ;
; 0.962 ; HB_counter[20]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.215      ;
; 0.965 ; HB_counter[10]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.085      ; 1.221      ;
; 0.965 ; HB_counter[12]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.085      ; 1.221      ;
; 0.968 ; HB_counter[2]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.222      ;
; 0.968 ; HB_counter[8]               ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.222      ;
; 0.969 ; HB_counter[18]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.222      ;
; 0.969 ; HB_counter[16]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.222      ;
; 0.971 ; HB_counter[6]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.225      ;
; 0.971 ; HB_counter[4]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.225      ;
; 0.971 ; HB_counter[14]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.224      ;
; 0.971 ; HB_counter[11]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.085      ; 1.227      ;
; 0.971 ; HB_counter[3]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.225      ;
; 0.972 ; HB_counter[19]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.225      ;
; 0.973 ; HB_counter[22]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.226      ;
; 0.973 ; HB_counter[20]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.226      ;
; 0.974 ; HB_counter[9]               ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.228      ;
; 0.974 ; HB_counter[0]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.228      ;
; 0.974 ; HB_counter[7]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.228      ;
; 0.974 ; HB_counter[5]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.228      ;
; 0.974 ; HB_counter[13]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.227      ;
; 0.975 ; HB_counter[17]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.228      ;
; 0.975 ; HB_counter[15]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.228      ;
; 0.976 ; HB_counter[21]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.229      ;
; 0.982 ; HB_counter[11]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.085      ; 1.238      ;
; 0.982 ; HB_counter[3]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.236      ;
; 0.983 ; HB_counter[9]               ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.085      ; 1.239      ;
; 0.983 ; HB_counter[19]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.236      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                         ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; 8.900 ; MDIO:MDIO_inst|read[2]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.371     ; 3.529      ;
; 9.123 ; MDIO:MDIO_inst|MDIO2    ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.371     ; 3.752      ;
; 9.293 ; MDIO:MDIO_inst|write[3] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.371     ; 3.922      ;
; 9.310 ; MDIO:MDIO_inst|MDIO     ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.369     ; 3.941      ;
; 9.346 ; MDIO:MDIO_inst|read[0]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.367     ; 3.979      ;
; 9.409 ; MDIO:MDIO_inst|write[2] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.371     ; 4.038      ;
; 9.564 ; MDIO:MDIO_inst|write[1] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.371     ; 4.193      ;
; 9.564 ; MDIO:MDIO_inst|write[0] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.371     ; 4.193      ;
; 9.617 ; MDIO:MDIO_inst|read[1]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -5.368     ; 4.249      ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; 12.050 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.820     ; 5.039      ;
; 12.050 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.820     ; 5.039      ;
; 12.050 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.820     ; 5.039      ;
; 12.050 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.820     ; 5.039      ;
; 12.050 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.820     ; 5.039      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.051 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.815     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
; 12.052 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -2.814     ; 5.043      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 34.527 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 5.541      ;
; 34.527 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 5.541      ;
; 34.527 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 5.541      ;
; 34.527 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 5.541      ;
; 34.527 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 5.541      ;
; 34.527 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 5.541      ;
; 34.527 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 5.541      ;
; 34.527 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 5.541      ;
; 34.579 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 5.593      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.117      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.117      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.117      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.113     ; 5.120      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.118      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.118      ;
; 34.766 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.118      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.117     ; 5.115      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.117     ; 5.115      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.112     ; 5.120      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.117      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.117      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.117      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.117      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.117      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.117     ; 5.115      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.117      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.115     ; 5.117      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 34.767 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.116     ; 5.116      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 35.118 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.236      ; 5.117      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.385 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 2.528      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
; 37.516 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 2.392      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.352 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.676      ;
; 38.352 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.676      ;
; 38.352 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.676      ;
; 38.352 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.676      ;
; 38.352 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.676      ;
; 38.352 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.676      ;
; 38.352 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.676      ;
; 38.352 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.676      ;
; 38.376 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.025      ; 1.648      ;
; 38.376 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.025      ; 1.648      ;
; 38.376 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.025      ; 1.648      ;
; 38.376 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.025      ; 1.648      ;
; 38.376 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.025      ; 1.648      ;
; 38.376 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.025      ; 1.648      ;
; 38.376 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.025      ; 1.648      ;
; 38.409 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.028      ; 1.618      ;
; 38.409 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.028      ; 1.618      ;
; 38.409 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.028      ; 1.618      ;
; 38.409 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.028      ; 1.618      ;
; 38.409 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.028      ; 1.618      ;
; 38.409 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.028      ; 1.618      ;
; 38.409 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.028      ; 1.618      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
; 38.444 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.029      ; 1.584      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 74.536 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.161      ; 5.466      ;
; 74.536 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.161      ; 5.466      ;
; 74.536 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.161      ; 5.466      ;
; 74.536 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.161      ; 5.466      ;
; 74.536 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.161      ; 5.466      ;
; 74.536 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.161      ; 5.466      ;
; 74.536 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.161      ; 5.466      ;
; 74.536 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.161      ; 5.466      ;
; 74.588 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.166      ; 5.518      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.025     ; 5.112      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.020     ; 5.117      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.020     ; 5.117      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.020     ; 5.117      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.026     ; 5.111      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.026     ; 5.111      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.025     ; 5.112      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[10]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.020     ; 5.117      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.023     ; 5.114      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.025     ; 5.112      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.024     ; 5.113      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.026     ; 5.111      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.022     ; 5.115      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.021     ; 5.116      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.021     ; 5.116      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.021     ; 5.116      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.021     ; 5.116      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.020     ; 5.117      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.022     ; 5.115      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.019     ; 5.118      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.020     ; 5.117      ;
; 74.772 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.020     ; 5.117      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.095     ; 5.039      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.096     ; 5.038      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.095     ; 5.039      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.095     ; 5.039      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.095     ; 5.039      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.095     ; 5.039      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.094     ; 5.040      ;
; 74.775 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.096     ; 5.038      ;
; 75.119 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.322      ; 5.112      ;
; 75.119 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.322      ; 5.112      ;
; 75.119 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.322      ; 5.112      ;
; 75.119 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.322      ; 5.112      ;
; 75.119 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.322      ; 5.112      ;
; 75.119 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.322      ; 5.112      ;
; 75.119 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.322      ; 5.112      ;
; 75.119 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.322      ; 5.112      ;
; 75.149 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.354      ; 5.114      ;
; 75.149 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.354      ; 5.114      ;
; 75.149 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.354      ; 5.114      ;
; 75.149 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.354      ; 5.114      ;
; 75.149 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.354      ; 5.114      ;
; 75.150 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.352      ; 5.111      ;
; 75.150 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.352      ; 5.111      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.301 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.550      ;
; 1.301 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.550      ;
; 1.301 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.550      ;
; 1.301 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.550      ;
; 1.301 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.550      ;
; 1.301 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.550      ;
; 1.301 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.550      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.329 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.578      ;
; 1.501 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.750      ;
; 1.501 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.750      ;
; 1.501 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.750      ;
; 1.501 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.750      ;
; 1.501 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.750      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.747 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.992      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.891 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.140      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.224      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 2.124 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.372      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 3.957 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.616      ; 4.764      ;
; 4.323 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 4.764      ;
; 4.323 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 4.764      ;
; 4.323 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 4.764      ;
; 4.323 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 4.765      ;
; 4.323 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 4.765      ;
; 4.323 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.251      ; 4.765      ;
; 4.324 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 4.763      ;
; 4.324 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 4.763      ;
; 4.324 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 4.764      ;
; 4.324 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 4.764      ;
+-------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                       ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 3.538 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.973      ; 4.762      ;
; 3.538 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.973      ; 4.762      ;
; 3.538 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.973      ; 4.762      ;
; 3.538 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.973      ; 4.762      ;
; 3.538 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.973      ; 4.762      ;
; 3.539 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.970      ; 4.760      ;
; 3.539 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.970      ; 4.760      ;
; 3.571 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.939      ; 4.761      ;
; 3.571 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.939      ; 4.761      ;
; 3.571 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.939      ; 4.761      ;
; 3.571 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.939      ; 4.761      ;
; 3.571 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.939      ; 4.761      ;
; 3.571 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.939      ; 4.761      ;
; 3.571 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.939      ; 4.761      ;
; 3.571 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.939      ; 4.761      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.583      ; 4.765      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.583      ; 4.765      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.583      ; 4.765      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.583      ; 4.765      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.580      ; 4.762      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.581      ; 4.763      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.582      ; 4.764      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.582      ; 4.764      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.582      ; 4.764      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.582      ; 4.764      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.583      ; 4.765      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.581      ; 4.763      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.584      ; 4.766      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.583      ; 4.765      ;
; 3.931 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.583      ; 4.765      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.578      ; 4.761      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.577      ; 4.760      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.577      ; 4.760      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.578      ; 4.761      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[10]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.578      ; 4.761      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.579      ; 4.762      ;
; 3.932 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.577      ; 4.760      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.505      ; 4.692      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.504      ; 4.691      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.505      ; 4.692      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.505      ; 4.692      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.505      ; 4.692      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.505      ; 4.692      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.506      ; 4.693      ;
; 3.936 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.504      ; 4.691      ;
; 4.018 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.761      ; 5.060      ;
; 4.055 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.756      ; 5.059      ;
; 4.055 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.756      ; 5.059      ;
; 4.055 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.756      ; 5.059      ;
; 4.055 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.756      ; 5.059      ;
; 4.055 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.756      ; 5.059      ;
; 4.055 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.756      ; 5.059      ;
; 4.055 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.756      ; 5.059      ;
; 4.055 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.756      ; 5.059      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                        ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.788 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.695      ;
; 26.789 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.696      ;
; 26.789 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.696      ;
; 26.789 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.344     ; 4.696      ;
; 26.790 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.349     ; 4.692      ;
; 26.790 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.349     ; 4.692      ;
; 26.790 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.349     ; 4.692      ;
; 26.790 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.349     ; 4.692      ;
; 26.790 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -2.349     ; 4.692      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                 ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.136 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.517      ;
; 41.170 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.551      ;
; 41.170 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.551      ;
; 41.170 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.551      ;
; 41.170 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.551      ;
; 41.170 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.551      ;
; 41.170 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.551      ;
; 41.170 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.551      ;
; 41.177 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.187      ; 1.555      ;
; 41.177 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.187      ; 1.555      ;
; 41.177 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.187      ; 1.555      ;
; 41.177 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.187      ; 1.555      ;
; 41.177 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.187      ; 1.555      ;
; 41.177 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.187      ; 1.555      ;
; 41.177 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.187      ; 1.555      ;
; 41.209 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.590      ;
; 41.209 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.590      ;
; 41.209 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.590      ;
; 41.209 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.590      ;
; 41.209 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.590      ;
; 41.209 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.590      ;
; 41.209 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.590      ;
; 41.209 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 1.590      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_CLK125'                                                                                              ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; 3.760 ; 3.916        ; 0.156          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.770 ; 3.956        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.771 ; 3.957        ; 0.186          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1                                    ;
; 3.814 ; 3.814        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 3.814 ; 3.814        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 3.814 ; 3.814        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 3.814 ; 3.814        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1                                    ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.820 ; 4.038        ; 0.218          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.823 ; 3.823        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 3.828 ; 3.828        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|o                                             ;
; 3.829 ; 3.829        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|inclk[0]                               ;
; 3.829 ; 3.829        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|outclk                                 ;
; 3.902 ; 3.902        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]|clk                                             ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]|clk                                              ;
; 3.918 ; 3.918        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]|clk                                              ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]|clk                                             ;
; 3.919 ; 3.919        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1|clk                                ;
; 3.928 ; 4.079        ; 0.151          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; PHY_CLK125 ; Rise       ; PHY_CLK125                                                     ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.078 ; 4.078        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 4.078 ; 4.078        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 4.078 ; 4.078        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 4.078 ; 4.078        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 4.078 ; 4.078        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 4.078 ; 4.078        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 4.078 ; 4.078        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 4.078 ; 4.078        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 9.719  ; 19.920       ; 10.201         ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                      ;
; 9.876  ; 20.077       ; 10.201         ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                      ;
; 15.000 ; 40.000       ; 25.000         ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                      ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                     ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                      ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                      ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                      ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                      ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                      ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                      ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                      ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; 19.629 ; 19.847       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[0]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[10]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[11]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[1]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[2]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[3]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[4]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[5]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[6]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[7]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[8]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[9]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|LED                                                                                                            ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[0]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[10]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[11]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[12]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[13]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[14]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[15]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[16]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[17]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[18]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[19]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[1]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[20]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[21]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[22]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[23]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[2]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[3]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[4]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[5]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[6]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[7]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[8]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[9]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[0]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[10]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[11]                                                                                                    ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[1]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[2]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[3]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[4]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[5]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[6]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[7]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[8]                                                                                                     ;
; 19.640 ; 19.858       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED4|counter[9]                                                                                                     ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|LED                                                                                                            ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[12]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[13]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[14]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[15]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[16]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[17]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[18]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[19]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[20]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[21]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[22]                                                                                                    ;
; 19.641 ; 19.859       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[23]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|LED                                                                                                            ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[0]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[10]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[11]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[12]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[13]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[14]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[15]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[16]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[17]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[18]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[19]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[1]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[20]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[21]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[22]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[23]                                                                                                    ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[2]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[3]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[4]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[5]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[6]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[7]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[8]                                                                                                     ;
; 19.642 ; 19.860       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[9]                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.678 ; 19.911       ; 0.233          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.678 ; 19.911       ; 0.233          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.679 ; 19.912       ; 0.233          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.726 ; 19.944       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ;
; 19.726 ; 19.944       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ;
; 19.726 ; 19.944       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ;
; 19.726 ; 19.944       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ;
; 19.726 ; 19.944       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ;
; 19.726 ; 19.944       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ;
; 19.726 ; 19.944       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ;
; 19.727 ; 19.945       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ;
; 19.728 ; 19.946       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.728 ; 19.946       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.728 ; 19.946       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.728 ; 19.946       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.728 ; 19.946       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.769 ; 19.955       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.821 ; 20.039       ; 0.218          ; High Pulse Width ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|o                                                                                                                                            ;
; 19.829 ; 19.829       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|inclk[0]                                                                                                                              ;
; 19.829 ; 19.829       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|outclk                                                                                                                                ;
; 19.852 ; 20.085       ; 0.233          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.852 ; 20.085       ; 0.233          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.852 ; 20.085       ; 0.233          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.863 ; 20.049       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.863 ; 20.049       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.863 ; 20.049       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.863 ; 20.049       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.863 ; 20.049       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ;
; 19.864 ; 20.050       ; 0.186          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2|clk                                                                                                                                              ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[0]|clk                                                                          ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[1]|clk                                                                          ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[2]|clk                                                                          ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[3]|clk                                                                          ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity8|clk                                                                                ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a0|clk                                                                          ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a1|clk                                                                          ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit[0]|clk                                                                        ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                          ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[4]|clk                                                                          ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]|clk                                                                                       ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]|clk                                                                                       ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]|clk                                                                                       ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]|clk                                                                                       ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]|clk                                                                                       ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]|clk                                                                                       ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]|clk                                                                     ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]|clk                                                                     ;
; 19.919 ; 19.919       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]|clk                                                                               ;
; 19.919 ; 19.919       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]|clk                                                                               ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset                    ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[0]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[1]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[2]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[3]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[4]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[5]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[6]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[7]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[8]           ;
; 39.644 ; 39.862       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[9]           ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[0]  ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[10] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[11] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[12] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[13] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[15] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[16] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[17] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[18] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[19] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[1]  ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[21] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[22] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[25] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[26] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[27] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[29] ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[2]  ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[3]  ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[4]  ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[5]  ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[7]  ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[8]  ;
; 39.645 ; 39.863       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[9]  ;
; 39.646 ; 39.864       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[14] ;
; 39.646 ; 39.864       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[20] ;
; 39.646 ; 39.864       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[23] ;
; 39.646 ; 39.864       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[24] ;
; 39.646 ; 39.864       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[28] ;
; 39.646 ; 39.864       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[30] ;
; 39.646 ; 39.864       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[31] ;
; 39.646 ; 39.864       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[6]  ;
; 39.647 ; 39.865       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; read_PHY                 ;
; 39.647 ; 39.865       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_1000T              ;
; 39.647 ; 39.865       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_100T               ;
; 39.647 ; 39.865       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[0]              ;
; 39.647 ; 39.865       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[1]              ;
; 39.647 ; 39.865       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[2]              ;
; 39.647 ; 39.865       ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; write_PHY                ;
; 39.683 ; 39.869       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; send_more_ACK            ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[0]            ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[1]            ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[2]            ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[3]            ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[4]            ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[5]            ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.CRC             ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.RESET           ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[12]             ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[13]             ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[3]              ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[4]              ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[5]              ;
; 39.688 ; 39.874       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[7]              ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[0]              ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[1]              ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[2]              ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[3]              ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[4]              ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[0]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[1]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[2]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[3]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[4]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[0]               ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[1]               ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[2]               ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[0]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[10]           ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[1]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[2]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[3]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[4]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[5]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[6]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[7]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[8]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[9]            ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; erase_done_ACK           ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[0]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[1]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[2]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[3]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[4]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[5]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[6]             ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[0]                 ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[2]                 ;
; 39.689 ; 39.875       ; 0.186          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reset_CRC                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_RX-CLOCK_2'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 39.656 ; 39.874       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                      ;
; 39.656 ; 39.874       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                       ;
; 39.656 ; 39.874       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                       ;
; 39.656 ; 39.874       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                       ;
; 39.656 ; 39.874       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                       ;
; 39.656 ; 39.874       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                       ;
; 39.656 ; 39.874       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                       ;
; 39.656 ; 39.874       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                       ;
; 39.664 ; 39.882       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;
; 39.664 ; 39.882       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ;
; 39.664 ; 39.882       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ;
; 39.664 ; 39.882       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ;
; 39.664 ; 39.882       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ;
; 39.665 ; 39.883       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ;
; 39.665 ; 39.883       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ;
; 39.676 ; 39.894       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                           ;
; 39.676 ; 39.894       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                           ;
; 39.676 ; 39.894       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                           ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[0]                                                                                                                        ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[102]                                                                                                                      ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[105]                                                                                                                      ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[106]                                                                                                                      ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[110]                                                                                                                      ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[14]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[15]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[16]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[32]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[33]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[34]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[36]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[39]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[5]                                                                                                                        ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[6]                                                                                                                        ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[74]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[75]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[76]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[78]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[7]                                                                                                                        ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[81]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[82]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[86]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[89]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[8]                                                                                                                        ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[90]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[94]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[97]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[98]                                                                                                                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                       ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                          ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                 ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[1]                 ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                 ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                          ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                           ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                           ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                           ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                           ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                           ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                           ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                           ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[10]                                                  ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[2]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                   ;
; 39.677 ; 39.895       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[9]                                                   ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[100]                                                                                                                      ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[104]                                                                                                                      ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[107]                                                                                                                      ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[108]                                                                                                                      ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[10]                                                                                                                       ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[11]                                                                                                                       ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[12]                                                                                                                       ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[13]                                                                                                                       ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[17]                                                                                                                       ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[18]                                                                                                                       ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[19]                                                                                                                       ;
; 39.678 ; 39.896       ; 0.218          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[20]                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                    ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; 199.640 ; 199.858      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|SI                     ;
; 199.642 ; 199.860      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|CS                     ;
; 199.642 ; 199.860      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|SCK                    ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_ready               ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|MAC_ready              ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[31]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[34]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[35]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[36]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[37]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[38]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[39]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[45]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[46]           ;
; 199.643 ; 199.861      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[47]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[14]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[15]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[16]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[23]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[24]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[25]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[27]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[32]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[40]           ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[0]         ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[1]         ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[2]         ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[3]         ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[4]         ;
; 199.644 ; 199.862      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[5]         ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[0]              ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[1]              ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[2]              ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[3]              ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[10]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[11]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[12]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[13]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[17]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[18]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[19]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[1]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[20]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[21]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[22]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[23]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[24]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[25]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[26]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[27]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[29]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[2]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[30]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[32]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[33]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[34]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[35]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[37]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[38]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[39]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[3]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[41]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[42]       ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[4]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[5]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[6]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[7]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[8]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[9]        ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_flag                ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_write_done          ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[12]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[13]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[14]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[15]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[20]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[21]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[22]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[23]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[28]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[29]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[30]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[31]            ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[6]             ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[10]           ;
; 199.645 ; 199.863      ; 0.218          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[11]           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+
; PHY_DV                                                                                                              ; PHY_RX_CLOCK ; 1.599 ; 1.694 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                           ; PHY_RX_CLOCK ; 0.651 ; 0.864 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                          ; PHY_RX_CLOCK ; 0.651 ; 0.864 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                          ; PHY_RX_CLOCK ; 0.632 ; 0.833 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                          ; PHY_RX_CLOCK ; 0.621 ; 0.827 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                          ; PHY_RX_CLOCK ; 0.648 ; 0.851 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_DV                                                                                                              ; PHY_CLK125   ; 4.502 ; 4.883 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SW17                                                                                                                ; PHY_CLK125   ; 4.407 ; 4.557 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.093 ; 0.463 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                              ; PHY_CLK125   ; 4.285 ; 4.304 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                            ; PHY_CLK125   ; 3.991 ; 3.918 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                              ; PHY_RX_CLOCK ; -0.128 ; -0.311 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                           ; PHY_RX_CLOCK ; -0.217 ; -0.422 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                          ; PHY_RX_CLOCK ; -0.245 ; -0.458 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                          ; PHY_RX_CLOCK ; -0.228 ; -0.428 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                          ; PHY_RX_CLOCK ; -0.217 ; -0.422 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                          ; PHY_RX_CLOCK ; -0.242 ; -0.445 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_DV                                                                                                              ; PHY_CLK125   ; -3.259 ; -3.614 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SW17                                                                                                                ; PHY_CLK125   ; -3.444 ; -3.584 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.627  ; 0.273  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                              ; PHY_CLK125   ; -3.382 ; -3.400 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                            ; PHY_CLK125   ; -3.124 ; -3.061 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                         ; PHY_CLK125 ; 5.833  ; 5.784  ; Rise       ; PHY_CLK125                                           ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 8.083  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 12.585 ; 12.425 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                         ; PHY_CLK125 ; 9.221  ; 9.167  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                         ; PHY_CLK125 ; 9.260  ; 9.214  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                         ; PHY_CLK125 ; 9.417  ; 9.318  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                         ; PHY_CLK125 ; 10.373 ; 10.287 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                         ; PHY_CLK125 ; 11.634 ; 11.620 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                         ; PHY_CLK125 ; 11.585 ; 11.550 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                         ; PHY_CLK125 ; 13.592 ; 13.447 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                        ; PHY_CLK125 ; 12.204 ; 12.265 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                          ; PHY_CLK125 ; 11.391 ; 11.205 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                         ; PHY_CLK125 ; 10.061 ; 9.943  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                         ; PHY_CLK125 ; 10.648 ; 10.521 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                         ; PHY_CLK125 ; 10.632 ; 10.499 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                         ; PHY_CLK125 ; 11.391 ; 11.205 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ;        ; 8.168  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                          ; PHY_CLK125 ; 11.970 ; 11.823 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 7.986  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 11.049 ; 11.155 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 12.320 ; 12.133 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                         ; PHY_CLK125 ; 11.211 ; 11.236 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ; 8.006  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                         ; PHY_CLK125 ; 9.145  ; 9.198  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                       ; PHY_CLK125 ; 9.885  ; 9.997  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 9.364  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                                ; PHY_CLK125 ; 10.181 ; 10.102 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                                 ; PHY_CLK125 ; 9.304  ; 9.243  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 10.656 ; 10.585 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                           ; PHY_CLK125 ; 10.236 ; 10.121 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                         ; PHY_CLK125 ; 5.714  ; 5.666  ; Rise       ; PHY_CLK125                                           ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 7.668  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 11.990 ; 11.833 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                         ; PHY_CLK125 ; 8.756  ; 8.703  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                         ; PHY_CLK125 ; 8.794  ; 8.748  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                         ; PHY_CLK125 ; 8.946  ; 8.849  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                         ; PHY_CLK125 ; 9.863  ; 9.778  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                         ; PHY_CLK125 ; 11.072 ; 11.058 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                         ; PHY_CLK125 ; 11.026 ; 10.990 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                         ; PHY_CLK125 ; 11.026 ; 10.941 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                        ; PHY_CLK125 ; 11.465 ; 11.549 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                          ; PHY_CLK125 ; 9.566  ; 9.451  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                         ; PHY_CLK125 ; 9.566  ; 9.451  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                         ; PHY_CLK125 ; 10.128 ; 10.006 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                         ; PHY_CLK125 ; 10.114 ; 9.985  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                         ; PHY_CLK125 ; 10.843 ; 10.663 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ;        ; 7.753  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                          ; PHY_CLK125 ; 11.397 ; 11.254 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 7.576  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 10.515 ; 10.620 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 10.872 ; 10.778 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                         ; PHY_CLK125 ; 10.665 ; 10.690 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ; 7.596  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                         ; PHY_CLK125 ; 8.682  ; 8.734  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                       ; PHY_CLK125 ; 9.395  ; 9.504  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 8.902  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                                ; PHY_CLK125 ; 9.681  ; 9.604  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                                 ; PHY_CLK125 ; 8.839  ; 8.779  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 9.848  ; 8.665  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                           ; PHY_CLK125 ; 9.166  ; 9.123  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 10.501 ; 10.410 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 9.060 ; 8.969 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 10.409    ; 10.500    ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 8.900     ; 8.991     ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 42.638 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                            ; Synchronization Node                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 42.638                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 38.280       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.358        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 42.777                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 39.213       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 3.564        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 42.825                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 39.215       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 3.610        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 42.863                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 38.233       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.630        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 43.059                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 39.215       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 3.844        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 43.100                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 39.040       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 4.060        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 43.190                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 39.214       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 3.976        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 43.317                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 38.633       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 4.684        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 43.393                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 39.038       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 4.355        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 43.427                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 39.074       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 4.353        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 44.054                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 39.091       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 4.963        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.370                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.046       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 37.324       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.544                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.045       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 37.499       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.666                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.221       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 37.445       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.687                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.046       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 37.641       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.218       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 37.585       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.887                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 78.637       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 76.250       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.006                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 78.811       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 76.195       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.142                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 78.635       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 76.507       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.152                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 78.650       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 76.502       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.259                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 78.813       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 76.446       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 155.262                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 78.811       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 76.451       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.418                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 78.637       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 76.781       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.538                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 78.812       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 76.726       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.884                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 78.643       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 77.241       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.979                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 78.614       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 77.365       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.980                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 78.795       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 77.185       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.439                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 78.925       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 77.514       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.526                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 79.070       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 77.456       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.691                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 78.902       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 77.789       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.819                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 79.086       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 77.733       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 157.150                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 79.033       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 78.117       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_RX_CLOCK                                         ; 1.976  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.097  ; 0.000         ;
; PHY_CLK125                                           ; 3.417  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 3.568  ; 0.000         ;
; n/a                                                  ; 7.691  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 16.803 ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 17.720 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PHY_RX-CLOCK_2                                       ; 0.133 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.142 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 0.145 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.174 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.174 ; 0.000         ;
; PHY_CLK125                                           ; 0.180 ; 0.000         ;
; n/a                                                  ; 5.417 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_RX_CLOCK                                         ; 15.659 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 36.752 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.022 ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 76.652 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.683  ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 2.127  ; 0.000         ;
; PHY_RX_CLOCK                                         ; 23.519 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.604 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.317   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.872   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.259  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.742  ; 0.000         ;
; PHY_RX-CLOCK_2                                       ; 39.763  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.740 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.976  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.312      ; 3.325      ;
; 1.976  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.312      ; 3.325      ;
; 1.977  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.314      ; 3.326      ;
; 2.030  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 3.075      ;
; 2.030  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 3.075      ;
; 2.030  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 3.075      ;
; 2.252  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.137      ; 2.852      ;
; 2.252  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.137      ; 2.852      ;
; 2.252  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.137      ; 2.852      ;
; 2.252  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.137      ; 2.852      ;
; 2.289  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 2.816      ;
; 2.289  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 2.816      ;
; 2.289  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 2.816      ;
; 2.289  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 2.816      ;
; 2.342  ; PHY_RX[0]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.314      ; 2.961      ;
; 2.359  ; PHY_RX[1]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.314      ; 2.944      ;
; 2.360  ; PHY_RX[3]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.314      ; 2.943      ;
; 2.374  ; PHY_RX[2]                                                                                                                                                       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.314      ; 2.929      ;
; 2.384  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 2.721      ;
; 2.387  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 2.718      ;
; 2.459  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.137      ; 2.645      ;
; 2.523  ; PHY_DV                                                                                                                                                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                 ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.138      ; 2.582      ;
; 37.949 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 2.187      ;
; 37.949 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 2.187      ;
; 37.950 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 2.188      ;
; 38.003 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.937      ;
; 38.003 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.937      ;
; 38.003 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.937      ;
; 38.225 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.714      ;
; 38.225 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.714      ;
; 38.225 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.714      ;
; 38.225 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.714      ;
; 38.241 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.126      ; 1.894      ;
; 38.241 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.126      ; 1.894      ;
; 38.242 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.128      ; 1.895      ;
; 38.295 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.644      ;
; 38.295 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.644      ;
; 38.295 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.644      ;
; 38.305 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.049     ; 1.633      ;
; 38.327 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.612      ;
; 38.327 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.612      ;
; 38.327 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.612      ;
; 38.327 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.612      ;
; 38.357 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.583      ;
; 38.360 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.580      ;
; 38.400 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.736      ;
; 38.400 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.736      ;
; 38.401 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 1.737      ;
; 38.432 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.507      ;
; 38.453 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.486      ;
; 38.453 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.486      ;
; 38.453 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.486      ;
; 38.453 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.486      ;
; 38.454 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.486      ;
; 38.454 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.486      ;
; 38.454 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.486      ;
; 38.485 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 1.653      ;
; 38.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.650      ;
; 38.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.650      ;
; 38.487 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.452      ;
; 38.507 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.432      ;
; 38.517 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.049     ; 1.421      ;
; 38.517 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.049     ; 1.421      ;
; 38.517 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.049     ; 1.421      ;
; 38.517 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.049     ; 1.421      ;
; 38.522 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.418      ;
; 38.522 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.418      ;
; 38.522 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.418      ;
; 38.522 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.418      ;
; 38.525 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.611      ;
; 38.525 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.611      ;
; 38.526 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 1.612      ;
; 38.537 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.599      ;
; 38.537 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.599      ;
; 38.538 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 1.600      ;
; 38.540 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.400      ;
; 38.540 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.400      ;
; 38.540 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.400      ;
; 38.559 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.380      ;
; 38.561 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.379      ;
; 38.561 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.379      ;
; 38.561 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.379      ;
; 38.561 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.379      ;
; 38.579 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.361      ;
; 38.579 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.361      ;
; 38.579 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.361      ;
; 38.591 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.349      ;
; 38.591 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.349      ;
; 38.591 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.349      ;
; 38.612 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.328      ;
; 38.612 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.328      ;
; 38.612 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.328      ;
; 38.612 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.047     ; 1.328      ;
; 38.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.513      ;
; 38.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.513      ;
; 38.624 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 1.514      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.501      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.127      ; 1.501      ;
; 38.636 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 1.502      ;
; 38.649 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.048     ; 1.290      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.097  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[0] ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 3.104      ; 3.944      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[17]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[20]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[12]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[13]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[14]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[15]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[16]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[18]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[19]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[23]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[21]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.325  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[22]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.791      ;
; 3.518  ; SW17                                                                                                                ; Reconfigure:Recon_inst|ReconfigLine                                                                ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.216      ; 6.635      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|LED                                                                           ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[0]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[1]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[2]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[3]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[4]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[5]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[6]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[7]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[8]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[9]                                                                    ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[10]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 3.563  ; PHY_DV                                                                                                              ; Led_flash:Flash_LED1|counter[11]                                                                   ; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.179      ; 6.553      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.087 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.716      ;
; 15.122 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.681      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.172 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.636      ;
; 15.207 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 4.601      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.351 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.452      ;
; 15.386 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.417      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.393 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.410      ;
; 15.428 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.375      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.374      ;
; 15.464 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]               ; address[14]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.339      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.502 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 4.301      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[11]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[12]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[13]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[15]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[16]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.508 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]               ; address[17]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 4.298      ;
; 15.536 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[18]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.275      ;
; 15.536 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[19]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.275      ;
; 15.536 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[20]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.275      ;
; 15.536 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[23]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.275      ;
; 15.536 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]               ; address[21]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.275      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_CLK125'                                                                                                                           ;
+-------+----------------+-----------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-----------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 3.417 ; HB_counter[25] ; STATUS_LED                  ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -1.721     ; 1.842      ;
; 5.758 ; HB_counter[1]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 2.129      ;
; 5.782 ; HB_counter[2]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 2.105      ;
; 5.826 ; HB_counter[0]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 2.061      ;
; 5.847 ; HB_counter[4]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 2.040      ;
; 5.895 ; HB_counter[3]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.992      ;
; 5.915 ; HB_counter[6]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.972      ;
; 5.963 ; HB_counter[5]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.924      ;
; 5.986 ; HB_counter[8]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.901      ;
; 6.030 ; HB_counter[7]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.857      ;
; 6.054 ; HB_counter[10] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.833      ;
; 6.098 ; HB_counter[9]  ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.789      ;
; 6.123 ; HB_counter[12] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.764      ;
; 6.167 ; HB_counter[11] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.052     ; 1.720      ;
; 6.185 ; HB_counter[14] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.700      ;
; 6.234 ; HB_counter[13] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.651      ;
; 6.255 ; HB_counter[16] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.630      ;
; 6.300 ; HB_counter[15] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.585      ;
; 6.304 ; send_more_ACK  ; DEBUG_LED8                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_CLK125  ; 13.000       ; -3.416     ; 2.180      ;
; 6.323 ; HB_counter[18] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.562      ;
; 6.350 ; HB_counter[1]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.590      ;
; 6.368 ; HB_counter[17] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.517      ;
; 6.374 ; HB_counter[2]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.566      ;
; 6.379 ; HB_counter[1]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.561      ;
; 6.388 ; HB_counter[20] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.497      ;
; 6.418 ; HB_counter[1]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.522      ;
; 6.418 ; HB_counter[0]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.522      ;
; 6.436 ; HB_counter[19] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.449      ;
; 6.438 ; HB_counter[2]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.502      ;
; 6.439 ; HB_counter[4]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.501      ;
; 6.442 ; HB_counter[2]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.498      ;
; 6.444 ; HB_counter[0]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.496      ;
; 6.447 ; HB_counter[1]  ; HB_counter[22]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.493      ;
; 6.456 ; HB_counter[22] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.429      ;
; 6.486 ; HB_counter[1]  ; HB_counter[21]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.454      ;
; 6.486 ; HB_counter[0]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.454      ;
; 6.487 ; HB_counter[3]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.453      ;
; 6.503 ; HB_counter[4]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.437      ;
; 6.504 ; HB_counter[21] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.381      ;
; 6.506 ; HB_counter[2]  ; HB_counter[22]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.434      ;
; 6.507 ; HB_counter[6]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.433      ;
; 6.507 ; HB_counter[4]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.433      ;
; 6.510 ; HB_counter[2]  ; HB_counter[21]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.430      ;
; 6.511 ; HB_counter[3]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.429      ;
; 6.512 ; HB_counter[0]  ; HB_counter[22]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.428      ;
; 6.515 ; HB_counter[1]  ; HB_counter[20]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.425      ;
; 6.527 ; HB_counter[24] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.358      ;
; 6.554 ; HB_counter[1]  ; HB_counter[19]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.386      ;
; 6.554 ; HB_counter[0]  ; HB_counter[21]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.386      ;
; 6.555 ; HB_counter[5]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.385      ;
; 6.555 ; HB_counter[3]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.385      ;
; 6.571 ; HB_counter[6]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.369      ;
; 6.571 ; HB_counter[4]  ; HB_counter[22]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.369      ;
; 6.572 ; HB_counter[23] ; HB_counter[25]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.054     ; 1.313      ;
; 6.574 ; HB_counter[2]  ; HB_counter[20]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.366      ;
; 6.575 ; HB_counter[6]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.365      ;
; 6.575 ; HB_counter[4]  ; HB_counter[21]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.365      ;
; 6.578 ; HB_counter[8]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.362      ;
; 6.578 ; HB_counter[2]  ; HB_counter[19]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.362      ;
; 6.579 ; HB_counter[3]  ; HB_counter[22]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.361      ;
; 6.580 ; HB_counter[5]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.360      ;
; 6.580 ; HB_counter[0]  ; HB_counter[20]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.360      ;
; 6.583 ; HB_counter[1]  ; HB_counter[18]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.357      ;
; 6.622 ; HB_counter[1]  ; HB_counter[17]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.318      ;
; 6.622 ; HB_counter[7]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.318      ;
; 6.622 ; HB_counter[0]  ; HB_counter[19]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.318      ;
; 6.623 ; HB_counter[5]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.317      ;
; 6.623 ; HB_counter[3]  ; HB_counter[21]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.317      ;
; 6.639 ; HB_counter[6]  ; HB_counter[22]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.301      ;
; 6.639 ; HB_counter[4]  ; HB_counter[20]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.301      ;
; 6.642 ; HB_counter[8]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.298      ;
; 6.642 ; HB_counter[2]  ; HB_counter[18]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.298      ;
; 6.643 ; HB_counter[6]  ; HB_counter[21]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.297      ;
; 6.643 ; HB_counter[4]  ; HB_counter[19]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.297      ;
; 6.646 ; HB_counter[10] ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.294      ;
; 6.646 ; HB_counter[8]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.294      ;
; 6.646 ; HB_counter[2]  ; HB_counter[17]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.294      ;
; 6.647 ; HB_counter[7]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.293      ;
; 6.647 ; HB_counter[3]  ; HB_counter[20]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.293      ;
; 6.648 ; HB_counter[5]  ; HB_counter[22]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.292      ;
; 6.648 ; HB_counter[0]  ; HB_counter[18]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.292      ;
; 6.651 ; HB_counter[1]  ; HB_counter[16]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.289      ;
; 6.690 ; HB_counter[1]  ; HB_counter[15]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.250      ;
; 6.690 ; HB_counter[9]  ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.250      ;
; 6.690 ; HB_counter[7]  ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.250      ;
; 6.690 ; HB_counter[0]  ; HB_counter[17]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.250      ;
; 6.691 ; HB_counter[5]  ; HB_counter[21]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.249      ;
; 6.691 ; HB_counter[3]  ; HB_counter[19]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.249      ;
; 6.707 ; HB_counter[6]  ; HB_counter[20]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.233      ;
; 6.707 ; HB_counter[4]  ; HB_counter[18]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.233      ;
; 6.710 ; HB_counter[10] ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.230      ;
; 6.710 ; HB_counter[8]  ; HB_counter[22]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.230      ;
; 6.710 ; HB_counter[2]  ; HB_counter[16]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.230      ;
; 6.711 ; HB_counter[6]  ; HB_counter[19]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.229      ;
; 6.711 ; HB_counter[4]  ; HB_counter[17]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.229      ;
; 6.714 ; HB_counter[10] ; HB_counter[23]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.226      ;
; 6.714 ; HB_counter[8]  ; HB_counter[21]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.226      ;
; 6.714 ; HB_counter[2]  ; HB_counter[15]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.226      ;
; 6.715 ; HB_counter[12] ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.225      ;
; 6.715 ; HB_counter[9]  ; HB_counter[24]              ; PHY_CLK125                                           ; PHY_CLK125  ; 8.000        ; -0.047     ; 1.225      ;
+-------+----------------+-----------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                              ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock   ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+
; 3.568  ; CONFIG    ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 3.192      ; 6.561      ;
; 3.570  ; CONFIG    ; EEPROM:EEPROM_inst|This_MAC[0]            ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 3.192      ; 6.559      ;
; 3.969  ; PHY_MDIO  ; MDIO:MDIO_inst|temp_reg_data[0]           ; PHY_CLK125     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; 3.158      ; 6.126      ;
; 35.909 ; write_IP  ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 3.775      ;
; 36.015 ; read_MAC  ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.236     ; 3.676      ;
; 36.079 ; read_IP   ; EEPROM:EEPROM_inst|SI                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.236     ; 3.612      ;
; 36.364 ; read_MAC  ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.266     ; 3.297      ;
; 36.716 ; read_IP   ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.266     ; 2.945      ;
; 37.240 ; write_IP  ; EEPROM:EEPROM_inst|CS                     ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.273     ; 2.414      ;
; 37.270 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[10]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.414      ;
; 37.270 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[9]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.414      ;
; 37.270 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[19]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.414      ;
; 37.270 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[18]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.414      ;
; 37.270 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[17]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.414      ;
; 37.270 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[26]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.414      ;
; 37.270 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[25]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.414      ;
; 37.371 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[11]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.313      ;
; 37.371 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[8]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.313      ;
; 37.371 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[7]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.313      ;
; 37.371 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[16]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.313      ;
; 37.371 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[27]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.313      ;
; 37.371 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[24]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.313      ;
; 37.382 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[5]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.299      ;
; 37.382 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[4]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.299      ;
; 37.382 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[3]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.299      ;
; 37.382 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[2]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.299      ;
; 37.382 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[1]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.299      ;
; 37.382 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.299      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[12]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[20]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[15]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[14]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[13]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[28]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[23]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[22]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.522 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[21]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.165      ;
; 37.524 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[10]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.160      ;
; 37.524 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[9]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.160      ;
; 37.524 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[19]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.160      ;
; 37.524 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[18]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.160      ;
; 37.524 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[17]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.160      ;
; 37.524 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[26]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.160      ;
; 37.524 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[25]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.160      ;
; 37.538 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[6]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.149      ;
; 37.538 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[29]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.149      ;
; 37.538 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[31]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.149      ;
; 37.538 ; read_MAC  ; EEPROM:EEPROM_inst|This_IP[30]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 2.149      ;
; 37.639 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[11]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.045      ;
; 37.639 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[8]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.045      ;
; 37.639 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[7]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.045      ;
; 37.639 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[16]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.045      ;
; 37.639 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[27]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.045      ;
; 37.639 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[24]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.243     ; 2.045      ;
; 37.644 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.255     ; 2.028      ;
; 37.660 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[5]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.021      ;
; 37.660 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[4]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.021      ;
; 37.660 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[3]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.021      ;
; 37.660 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[2]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.021      ;
; 37.660 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[1]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.021      ;
; 37.660 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[0]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.246     ; 2.021      ;
; 37.678 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.255     ; 1.994      ;
; 37.787 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.248     ; 1.892      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[12]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[20]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[15]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[14]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[13]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[28]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[23]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[22]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.797 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[21]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.890      ;
; 37.802 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.248     ; 1.877      ;
; 37.815 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[6]             ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.872      ;
; 37.815 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[29]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.872      ;
; 37.815 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[31]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.872      ;
; 37.815 ; read_IP   ; EEPROM:EEPROM_inst|This_IP[30]            ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.240     ; 1.872      ;
; 37.843 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.248     ; 1.836      ;
; 37.846 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 1.829      ;
; 37.846 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 1.829      ;
; 37.846 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 1.829      ;
; 37.846 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 1.829      ;
; 37.846 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 1.829      ;
; 37.846 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 1.829      ;
; 37.846 ; write_IP  ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 1.829      ;
; 37.869 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.248     ; 1.810      ;
; 37.936 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.746      ;
; 37.936 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.746      ;
; 37.936 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.746      ;
; 37.936 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.746      ;
; 37.936 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.746      ;
; 37.936 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.746      ;
; 37.936 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.746      ;
; 37.956 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM[0]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.248     ; 1.723      ;
; 37.990 ; read_MAC  ; EEPROM:EEPROM_inst|EEPROM[0]              ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.248     ; 1.689      ;
; 38.003 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.679      ;
; 38.003 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.679      ;
; 38.003 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.679      ;
; 38.003 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.679      ;
; 38.003 ; read_IP   ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX-CLOCK_2 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.245     ; 1.679      ;
+--------+-----------+-------------------------------------------+----------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                        ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; 7.691 ; MDIO:MDIO_inst|write[1] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.385     ; 2.924      ;
; 7.694 ; MDIO:MDIO_inst|write[0] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.385     ; 2.921      ;
; 7.766 ; MDIO:MDIO_inst|read[1]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.382     ; 2.852      ;
; 7.782 ; MDIO:MDIO_inst|write[2] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.385     ; 2.833      ;
; 7.856 ; MDIO:MDIO_inst|write[3] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.385     ; 2.759      ;
; 7.951 ; MDIO:MDIO_inst|read[0]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.380     ; 2.669      ;
; 8.019 ; MDIO:MDIO_inst|MDIO     ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.383     ; 2.598      ;
; 8.156 ; MDIO:MDIO_inst|MDIO2    ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.385     ; 2.459      ;
; 8.193 ; MDIO:MDIO_inst|read[2]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 14.000       ; -3.385     ; 2.422      ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                        ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.803 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.133      ;
; 16.803 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.133      ;
; 16.803 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.133      ;
; 16.803 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.133      ;
; 16.803 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.133      ;
; 16.903 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 3.034      ;
; 16.903 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 3.034      ;
; 16.903 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 3.034      ;
; 16.903 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 3.034      ;
; 16.903 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 3.034      ;
; 16.903 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 3.034      ;
; 16.903 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 3.034      ;
; 16.915 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.020      ;
; 16.915 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.020      ;
; 16.915 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.020      ;
; 16.915 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.020      ;
; 16.915 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.020      ;
; 16.915 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 3.020      ;
; 16.930 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.930 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 3.006      ;
; 16.957 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.977      ;
; 16.957 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.977      ;
; 16.957 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.977      ;
; 16.957 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.977      ;
; 16.957 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.977      ;
; 16.957 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.977      ;
; 16.957 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.977      ;
; 16.957 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.977      ;
; 17.037 ; send_more  ; temp_IP[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.894      ;
; 17.037 ; send_more  ; temp_IP[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.894      ;
; 17.037 ; send_more  ; temp_IP[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.894      ;
; 17.037 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.894      ;
; 17.037 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.894      ;
; 17.037 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.894      ;
; 17.123 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.123 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.810      ;
; 17.151 ; send_more  ; temp_IP[28]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.783      ;
; 17.151 ; send_more  ; temp_IP[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.783      ;
; 17.151 ; send_more  ; temp_IP[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.783      ;
; 17.151 ; send_more  ; temp_IP[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.783      ;
; 17.151 ; send_more  ; temp_IP[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.783      ;
; 17.151 ; send_more  ; temp_IP[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.783      ;
; 17.151 ; send_more  ; temp_IP[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.783      ;
; 17.151 ; send_more  ; temp_IP[26]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[29]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[21]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[31]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.056     ; 2.780      ;
; 17.151 ; send_more  ; temp_IP[30]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.151 ; send_more  ; temp_IP[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.782      ;
; 17.376 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.560      ;
; 17.376 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.560      ;
; 17.376 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.560      ;
; 17.376 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.560      ;
; 17.376 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.560      ;
; 17.476 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 2.461      ;
; 17.476 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 2.461      ;
; 17.476 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 2.461      ;
; 17.476 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 2.461      ;
; 17.476 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 2.461      ;
; 17.476 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 2.461      ;
; 17.476 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.050     ; 2.461      ;
; 17.488 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 2.447      ;
; 17.488 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 2.447      ;
; 17.488 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 2.447      ;
; 17.488 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 2.447      ;
; 17.488 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 2.447      ;
; 17.488 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.052     ; 2.447      ;
; 17.503 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.433      ;
; 17.503 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 2.433      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                               ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                         ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 17.720 ; erase_ACK      ; PHY_Rx_state.READMAC                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.052     ; 2.125      ;
; 17.722 ; erase_ACK      ; PHY_Rx_state.READIP                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.052     ; 2.123      ;
; 17.892 ; erase_ACK      ; PHY_Rx_state.WRITEIP                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.066     ; 1.939      ;
; 17.898 ; erase_ACK      ; PHY_Rx_state.SEND_TO_FIFO                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.066     ; 1.933      ;
; 18.034 ; erase_ACK      ; PHY_Rx_state.ERASE                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.066     ; 1.797      ;
; 18.076 ; erase_ACK      ; PHY_Rx_state.START                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.066     ; 1.755      ;
; 18.671 ; erase_ACK      ; erase                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2 ; 20.000       ; -0.060     ; 1.166      ;
; 36.795 ; PHY_output[14] ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 3.139      ;
; 36.830 ; PHY_output[15] ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 3.104      ;
; 36.844 ; PHY_output[4]  ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.027     ; 3.106      ;
; 36.865 ; PHY_output[24] ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.044     ; 3.068      ;
; 36.883 ; PHY_output[14] ; PHY_Rx_state.GET_TYPE                                                                                           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 3.051      ;
; 36.897 ; PHY_output[14] ; PHY_Rx_state.START                                                                                              ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.036     ; 3.044      ;
; 36.918 ; PHY_output[15] ; PHY_Rx_state.GET_TYPE                                                                                           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 3.016      ;
; 36.932 ; PHY_output[4]  ; PHY_Rx_state.GET_TYPE                                                                                           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.027     ; 3.018      ;
; 36.932 ; PHY_output[15] ; PHY_Rx_state.START                                                                                              ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.036     ; 3.009      ;
; 36.933 ; PHY_output[29] ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.044     ; 3.000      ;
; 36.946 ; PHY_output[4]  ; PHY_Rx_state.START                                                                                              ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.020     ; 3.011      ;
; 36.953 ; PHY_output[24] ; PHY_Rx_state.GET_TYPE                                                                                           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.044     ; 2.980      ;
; 36.967 ; PHY_output[24] ; PHY_Rx_state.START                                                                                              ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.973      ;
; 36.989 ; PHY_output[52] ; write_IP                                                                                                        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.027     ; 2.961      ;
; 36.991 ; PHY_output[16] ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 2.943      ;
; 37.004 ; PHY_output[47] ; write_IP                                                                                                        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.027     ; 2.946      ;
; 37.021 ; PHY_output[29] ; PHY_Rx_state.GET_TYPE                                                                                           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.044     ; 2.912      ;
; 37.033 ; PHY_output[45] ; write_IP                                                                                                        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.027     ; 2.917      ;
; 37.035 ; PHY_output[29] ; PHY_Rx_state.START                                                                                              ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.905      ;
; 37.048 ; PHY_output[3]  ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.038     ; 2.891      ;
; 37.053 ; PHY_output[2]  ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.038     ; 2.886      ;
; 37.057 ; PHY_output[52] ; IP_to_write[6]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.869      ;
; 37.057 ; PHY_output[52] ; IP_to_write[0]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.869      ;
; 37.057 ; PHY_output[52] ; IP_to_write[5]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.869      ;
; 37.057 ; PHY_output[52] ; IP_to_write[7]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.869      ;
; 37.057 ; PHY_output[52] ; IP_to_write[8]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.869      ;
; 37.057 ; PHY_output[52] ; IP_to_write[16]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.869      ;
; 37.066 ; PHY_output[58] ; write_IP                                                                                                        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.027     ; 2.884      ;
; 37.067 ; PHY_output[46] ; write_IP                                                                                                        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.027     ; 2.883      ;
; 37.072 ; PHY_output[47] ; IP_to_write[6]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.854      ;
; 37.072 ; PHY_output[47] ; IP_to_write[0]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.854      ;
; 37.072 ; PHY_output[47] ; IP_to_write[5]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.854      ;
; 37.072 ; PHY_output[47] ; IP_to_write[7]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.854      ;
; 37.072 ; PHY_output[47] ; IP_to_write[8]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.854      ;
; 37.072 ; PHY_output[47] ; IP_to_write[16]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.854      ;
; 37.072 ; PHY_output[54] ; write_IP                                                                                                        ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.027     ; 2.878      ;
; 37.077 ; PHY_output[52] ; PC_MAC[11]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.863      ;
; 37.077 ; PHY_output[52] ; PC_MAC[3]                                                                                                       ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.863      ;
; 37.077 ; PHY_output[52] ; PC_MAC[4]                                                                                                       ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.863      ;
; 37.078 ; PHY_output[52] ; IP_to_write[14]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.848      ;
; 37.079 ; PHY_output[16] ; PHY_Rx_state.GET_TYPE                                                                                           ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 2.855      ;
; 37.080 ; PHY_output[52] ; IP_to_write[31]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.846      ;
; 37.080 ; PHY_output[52] ; IP_to_write[30]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.846      ;
; 37.080 ; PHY_output[52] ; IP_to_write[15]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.846      ;
; 37.080 ; PHY_output[52] ; IP_to_write[13]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.846      ;
; 37.080 ; PHY_output[52] ; IP_to_write[21]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.846      ;
; 37.080 ; PHY_output[52] ; IP_to_write[22]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.846      ;
; 37.080 ; PHY_output[52] ; IP_to_write[23]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.846      ;
; 37.092 ; PHY_output[47] ; PC_MAC[11]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.848      ;
; 37.092 ; PHY_output[47] ; PC_MAC[3]                                                                                                       ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.848      ;
; 37.092 ; PHY_output[47] ; PC_MAC[4]                                                                                                       ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.848      ;
; 37.093 ; PHY_output[16] ; PHY_Rx_state.START                                                                                              ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.036     ; 2.848      ;
; 37.093 ; PHY_output[47] ; IP_to_write[14]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.833      ;
; 37.094 ; PHY_output[21] ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.044     ; 2.839      ;
; 37.095 ; PHY_output[47] ; IP_to_write[31]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.831      ;
; 37.095 ; PHY_output[47] ; IP_to_write[30]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.831      ;
; 37.095 ; PHY_output[47] ; IP_to_write[15]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.831      ;
; 37.095 ; PHY_output[47] ; IP_to_write[13]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.831      ;
; 37.095 ; PHY_output[47] ; IP_to_write[21]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.831      ;
; 37.095 ; PHY_output[47] ; IP_to_write[22]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.831      ;
; 37.095 ; PHY_output[47] ; IP_to_write[23]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.831      ;
; 37.100 ; PHY_output[0]  ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 2.834      ;
; 37.101 ; PHY_output[45] ; IP_to_write[6]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.825      ;
; 37.101 ; PHY_output[45] ; IP_to_write[0]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.825      ;
; 37.101 ; PHY_output[45] ; IP_to_write[5]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.825      ;
; 37.101 ; PHY_output[45] ; IP_to_write[7]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.825      ;
; 37.101 ; PHY_output[45] ; IP_to_write[8]                                                                                                  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.825      ;
; 37.101 ; PHY_output[45] ; IP_to_write[16]                                                                                                 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.051     ; 2.825      ;
; 37.102 ; PHY_output[52] ; PC_MAC[41]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.833      ;
; 37.102 ; PHY_output[52] ; PC_MAC[33]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.833      ;
; 37.102 ; PHY_output[52] ; PC_MAC[25]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.833      ;
; 37.102 ; PHY_output[52] ; PC_MAC[17]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.833      ;
; 37.102 ; PHY_output[52] ; PC_MAC[42]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.833      ;
; 37.102 ; PHY_output[52] ; PC_MAC[34]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.833      ;
; 37.102 ; PHY_output[52] ; PC_MAC[26]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.833      ;
; 37.102 ; PHY_output[52] ; PC_MAC[18]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.833      ;
; 37.107 ; Rx_enable      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10 ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; 0.152      ; 3.022      ;
; 37.107 ; Rx_enable      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; 0.152      ; 3.022      ;
; 37.110 ; PHY_output[37] ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.044     ; 2.823      ;
; 37.112 ; Rx_enable      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8  ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; 0.152      ; 3.017      ;
; 37.117 ; PHY_output[5]  ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 2.817      ;
; 37.117 ; PHY_output[47] ; PC_MAC[41]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.818      ;
; 37.117 ; PHY_output[47] ; PC_MAC[33]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.818      ;
; 37.117 ; PHY_output[47] ; PC_MAC[25]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.818      ;
; 37.117 ; PHY_output[47] ; PC_MAC[17]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.818      ;
; 37.117 ; PHY_output[47] ; PC_MAC[42]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.818      ;
; 37.117 ; PHY_output[47] ; PC_MAC[34]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.818      ;
; 37.117 ; PHY_output[47] ; PC_MAC[26]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.818      ;
; 37.117 ; PHY_output[47] ; PC_MAC[18]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.042     ; 2.818      ;
; 37.119 ; PHY_output[8]  ; data_match                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.043     ; 2.815      ;
; 37.121 ; PHY_output[45] ; PC_MAC[11]                                                                                                      ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.819      ;
; 37.121 ; PHY_output[45] ; PC_MAC[3]                                                                                                       ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.819      ;
; 37.121 ; PHY_output[45] ; PC_MAC[4]                                                                                                       ; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2 ; 40.000       ; -0.037     ; 2.819      ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.133 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.236      ; 0.473      ;
; 0.138 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.236      ; 0.478      ;
; 0.140 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.236      ; 0.480      ;
; 0.146 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.237      ; 0.487      ;
; 0.146 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.237      ; 0.487      ;
; 0.151 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.236      ; 0.491      ;
; 0.151 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.236      ; 0.491      ;
; 0.152 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.236      ; 0.492      ;
; 0.167 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.056      ; 0.307      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Rx_enable                                                                                                                                                       ; Rx_enable                                                                                                                                                       ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.307      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.045      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.314      ;
; 0.184 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.316      ;
; 0.185 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; PHY_output[93]                                                                                                                                                  ; PHY_output[101]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.317      ;
; 0.186 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; PHY_output[62]                                                                                                                                                  ; PHY_output[70]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; PHY_output[50]                                                                                                                                                  ; PHY_output[58]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.317      ;
; 0.187 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.317      ;
; 0.188 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.320      ;
; 0.188 ; PHY_output[72]                                                                                                                                                  ; PHY_output[80]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.320      ;
; 0.188 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.319      ;
; 0.189 ; PHY_output[42]                                                                                                                                                  ; PHY_output[50]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.320      ;
; 0.189 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.320      ;
; 0.189 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.320      ;
; 0.189 ; PHY_output[30]                                                                                                                                                  ; PHY_output[38]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.320      ;
; 0.190 ; PHY_output[53]                                                                                                                                                  ; PHY_output[61]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.321      ;
; 0.191 ; PHY_output[9]                                                                                                                                                   ; PHY_output[17]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.322      ;
; 0.191 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.191      ; 0.486      ;
; 0.192 ; PHY_output[27]                                                                                                                                                  ; PHY_output[35]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.323      ;
; 0.192 ; PHY_output[22]                                                                                                                                                  ; PHY_output[30]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.323      ;
; 0.193 ; PHY_output[21]                                                                                                                                                  ; PHY_output[29]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.324      ;
; 0.194 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.325      ;
; 0.195 ; PHY_output[48]                                                                                                                                                  ; PHY_output[56]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.326      ;
; 0.197 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.234      ; 0.515      ;
; 0.197 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.329      ;
; 0.198 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.329      ;
; 0.203 ; PHY_output[6]                                                                                                                                                   ; PHY_output[14]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.334      ;
; 0.203 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.336      ;
; 0.210 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.343      ;
; 0.212 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.342      ;
; 0.243 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.376      ;
; 0.244 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.374      ;
; 0.246 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.376      ;
; 0.247 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.378      ;
; 0.248 ; PHY_output[83]                                                                                                                                                  ; PHY_output[91]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.380      ;
; 0.249 ; PHY_output[76]                                                                                                                                                  ; PHY_output[84]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.381      ;
; 0.249 ; PHY_output[47]                                                                                                                                                  ; PHY_output[55]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.380      ;
; 0.250 ; PHY_output[84]                                                                                                                                                  ; PHY_output[92]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.382      ;
; 0.251 ; PHY_output[44]                                                                                                                                                  ; PHY_output[52]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.382      ;
; 0.251 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.381      ;
; 0.254 ; PHY_output[57]                                                                                                                                                  ; PHY_output[65]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.385      ;
; 0.254 ; PHY_output[59]                                                                                                                                                  ; PHY_output[67]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.385      ;
; 0.257 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.049      ; 0.390      ;
; 0.259 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.046      ; 0.390      ;
; 0.261 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.392      ;
; 0.261 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.393      ;
; 0.261 ; PHY_output[82]                                                                                                                                                  ; PHY_output[90]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.393      ;
; 0.261 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.393      ;
; 0.261 ; PHY_output[41]                                                                                                                                                  ; PHY_output[49]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.392      ;
; 0.262 ; PHY_output[86]                                                                                                                                                  ; PHY_output[94]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.393      ;
; 0.262 ; PHY_output[80]                                                                                                                                                  ; PHY_output[88]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.048      ; 0.394      ;
; 0.262 ; PHY_output[85]                                                                                                                                                  ; PHY_output[93]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.393      ;
; 0.262 ; PHY_output[66]                                                                                                                                                  ; PHY_output[74]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.393      ;
; 0.262 ; PHY_output[60]                                                                                                                                                  ; PHY_output[68]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.393      ;
; 0.263 ; PHY_output[87]                                                                                                                                                  ; PHY_output[95]                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX-CLOCK_2 ; 0.000        ; 0.047      ; 0.394      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.142 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.155 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.487      ;
; 0.156 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.488      ;
; 0.162 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.494      ;
; 0.163 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3]                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.495      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                                                                                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                            ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                                 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                              ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                          ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                               ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                          ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                          ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Led_flash:Flash_LED3|LED                                                                                                                                                                                       ; Led_flash:Flash_LED3|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Led_flash:Flash_LED2|LED                                                                                                                                                                                       ; Led_flash:Flash_LED2|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                                                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Led_flash:Flash_LED6|LED                                                                                                                                                                                       ; Led_flash:Flash_LED6|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                               ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; Led_flash:Flash_LED4|LED                                                                                                                                                                                       ; Led_flash:Flash_LED4|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Led_flash:Flash_LED1|LED                                                                                                                                                                                       ; Led_flash:Flash_LED1|LED                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sector_erase                                                                                                                                                                                                   ; sector_erase                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; state[2]                                                                                                                                                                                                       ; state[2]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; state[3]                                                                                                                                                                                                       ; state[3]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; write                                                                                                                                                                                                          ; write                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; send_more                                                                                                                                                                                                      ; send_more                                                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; Led_control:Control_LED0|LED                                                                                                                                                                                   ; Led_control:Control_LED0|LED                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end_pgwrop_reg                                                                                                               ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end_pgwrop_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|add_msb_reg                                                                                                                  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|add_msb_reg                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                        ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; write_enable                                                                                                                                                                                                   ; write_enable                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; state[1]                                                                                                                                                                                                       ; state[1]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; state[0]                                                                                                                                                                                                       ; state[0]                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; rdreq                                                                                                                                                                                                          ; rdreq                                                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; shift_bytes                                                                                                                                                                                                    ; shift_bytes                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; erase_done                                                                                                                                                                                                     ; erase_done                                                                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; erase_ACK                                                                                                                                                                                                      ; erase_ACK                                                                                                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                          ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                          ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[2]                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|ncs_reg                                                                                                                      ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|ncs_reg                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe1a1[0]                                                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe1a0[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                           ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; PHY_state.00001                                                                                                                                                                                                ; PHY_state.00001                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.315      ;
; 0.184 ; Reconfigure:Recon_inst|loop[6]                                                                                                                                                                                 ; Reconfigure:Recon_inst|loop[6]                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.317      ;
; 0.184 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[10]                                                                                                                 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[11]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[9]                                                                                                                  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|addr_reg[10]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg2                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[2]                                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[1]                                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|pgwrbuf_dataout[5]                                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe1                                                                ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_33h:auto_generated|dffe1                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[5]                                                                                                           ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[1]                                                                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[2]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.315      ;
; 0.186 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[2]                                                                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[3]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.316      ;
; 0.188 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe1                                                              ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[0]                                                                                                             ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_dout_reg[1]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_23h:auto_generated|dffe2a[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.318      ;
; 0.189 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.319      ;
; 0.189 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe1                                                            ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_33h:auto_generated|dffe2a[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.319      ;
; 0.190 ; byte_count[8]                                                                                                                                                                                                  ; byte_count[8]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.321      ;
; 0.191 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.324      ;
; 0.191 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                           ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.324      ;
; 0.192 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                           ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.325      ;
; 0.194 ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8] ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.324      ;
; 0.194 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                           ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.327      ;
; 0.195 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr5|cntr_h0j:auto_generated|counter_reg_bit[5]                                                          ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|lpm_counter:cntr5|cntr_h0j:auto_generated|counter_reg_bit[5]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.327      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; 0.145 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.224      ; 0.473      ;
; 0.148 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.224      ; 0.476      ;
; 0.160 ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.055     ; 0.314      ;
; 0.169 ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX_CLOCK_2                                                                                                                                                  ; PHY_RX-CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.055     ; 0.323      ;
; 0.175 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.307      ;
; 0.180 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.312      ;
; 0.182 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.314      ;
; 0.184 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.316      ;
; 0.191 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.323      ;
; 0.202 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.334      ;
; 0.208 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.340      ;
; 0.245 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.377      ;
; 0.257 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.389      ;
; 0.258 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.390      ;
; 0.258 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.390      ;
; 0.261 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.394      ;
; 0.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.402      ;
; 0.275 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.407      ;
; 0.299 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.431      ;
; 0.302 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.434      ;
; 0.308 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 0.637      ;
; 0.309 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.441      ;
; 0.320 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.452      ;
; 0.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.457      ;
; 0.337 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.469      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 0.668      ;
; 0.345 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.047      ; 0.476      ;
; 0.345 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 0.674      ;
; 0.346 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.047      ; 0.477      ;
; 0.373 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.505      ;
; 0.384 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.047      ; 0.515      ;
; 0.395 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.047      ; 0.526      ;
; 0.407 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.535      ;
; 0.407 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.535      ;
; 0.410 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.538      ;
; 0.414 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 0.743      ;
; 0.421 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.548      ;
; 0.488 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.620      ;
; 0.491 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.619      ;
; 0.512 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.644      ;
; 0.519 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.651      ;
; 0.524 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.656      ;
; 0.543 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.676      ;
; 0.569 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.701      ;
; 0.575 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.708      ;
; 0.577 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.710      ;
; 0.582 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.715      ;
; 0.584 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.717      ;
; 0.585 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.717      ;
; 0.591 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.723      ;
; 0.595 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.727      ;
; 0.617 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.750      ;
; 0.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.756      ;
; 0.630 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.762      ;
; 0.642 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.774      ;
; 0.648 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.781      ;
; 0.650 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.783      ;
; 0.652 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.784      ;
; 0.654 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.787      ;
; 0.656 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.789      ;
; 0.689 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.822      ;
; 0.695 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.827      ;
; 0.699 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.832      ;
; 0.705 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.838      ;
; 0.706 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.839      ;
; 0.707 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.840      ;
; 0.712 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.047      ; 0.843      ;
; 0.715 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.848      ;
; 0.716 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 1.045      ;
; 0.717 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.850      ;
; 0.723 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 1.052      ;
; 0.758 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.891      ;
; 0.760 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.893      ;
; 0.777 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.909      ;
; 0.782 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.047      ; 0.913      ;
; 0.789 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 1.118      ;
; 0.795 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 1.124      ;
; 0.796 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.928      ;
; 0.796 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.928      ;
; 0.796 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.928      ;
; 0.796 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.928      ;
; 0.803 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.935      ;
; 0.803 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.935      ;
; 0.803 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.935      ;
; 0.803 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.048      ; 0.935      ;
; 0.809 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.942      ;
; 0.810 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.047      ; 0.941      ;
; 0.829 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.962      ;
; 0.840 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.973      ;
; 0.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.974      ;
; 0.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.974      ;
; 0.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.974      ;
; 0.841 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.974      ;
; 0.842 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 0.975      ;
; 0.846 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.225      ; 1.175      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                  ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.174 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.176 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.312      ;
; 0.180 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; temp_MAC[31]             ; temp_MAC[39]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; temp_MAC[34]             ; temp_MAC[42]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.316      ;
; 0.183 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; interframe[5]            ; interframe[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.185 ; CRC32:CRC32_inst|crc[18] ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.317      ;
; 0.187 ; data_count[10]           ; data_count[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.321      ;
; 0.191 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.324      ;
; 0.193 ; CRC32:CRC32_inst|crc[31] ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.326      ;
; 0.193 ; CRC32:CRC32_inst|crc[17] ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.325      ;
; 0.194 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.326      ;
; 0.194 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.325      ;
; 0.195 ; CRC32:CRC32_inst|crc[8]  ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.327      ;
; 0.201 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.334      ;
; 0.203 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.336      ;
; 0.207 ; speed_1000T              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.338      ;
; 0.225 ; start_up[0]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.356      ;
; 0.227 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.359      ;
; 0.232 ; start_up[0]              ; speed_1000T              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.363      ;
; 0.233 ; start_up[0]              ; speed_100T               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.364      ;
; 0.235 ; state_Tx.SENDMAC         ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.368      ;
; 0.237 ; start_up[0]              ; read_PHY                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.368      ;
; 0.239 ; state_Tx.SENDMAC         ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.372      ;
; 0.241 ; state_Tx.SENDMAC         ; temp_MAC[19]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.374      ;
; 0.242 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.242 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.242 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.376      ;
; 0.242 ; state_Tx.SENDMAC         ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.242 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.242 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.242 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.242 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.375      ;
; 0.243 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.376      ;
; 0.243 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.376      ;
; 0.245 ; CRC32:CRC32_inst|crc[13] ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.377      ;
; 0.245 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.378      ;
; 0.246 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.378      ;
; 0.246 ; CRC32:CRC32_inst|crc[21] ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.378      ;
; 0.246 ; state_Tx.SENDMAC         ; temp_MAC[6]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.379      ;
; 0.248 ; CRC32:CRC32_inst|crc[29] ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.380      ;
; 0.248 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.380      ;
; 0.248 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.381      ;
; 0.248 ; temp_IP[20]              ; temp_IP[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.381      ;
; 0.249 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.382      ;
; 0.256 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.388      ;
; 0.262 ; CRC32:CRC32_inst|crc[2]  ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.394      ;
; 0.268 ; CRC32:CRC32_inst|crc[23] ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.400      ;
; 0.271 ; CRC32:CRC32_inst|crc[15] ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.403      ;
; 0.285 ; temp_MAC[36]             ; temp_MAC[44]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; temp_MAC[4]              ; temp_MAC[12]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.419      ;
; 0.286 ; temp_MAC[8]              ; temp_MAC[16]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; temp_MAC[11]             ; temp_MAC[19]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.419      ;
; 0.287 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.420      ;
; 0.287 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.421      ;
; 0.287 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.420      ;
; 0.287 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.421      ;
; 0.287 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.421      ;
; 0.287 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.420      ;
; 0.287 ; temp_MAC[38]             ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.420      ;
; 0.288 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.421      ;
; 0.288 ; temp_IP[15]              ; temp_IP[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.421      ;
; 0.288 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.421      ;
; 0.288 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.421      ;
; 0.288 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.421      ;
; 0.288 ; data_count[9]            ; data_count[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; data_count[7]            ; data_count[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.289 ; temp_IP[17]              ; temp_IP[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.289 ; data_count[8]            ; data_count[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; data_count[5]            ; data_count[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.423      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                    ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.174 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; EEPROM:EEPROM_inst|EEPROM[3]              ; EEPROM:EEPROM_inst|EEPROM[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|write_done                 ; MDIO:MDIO_inst|write_done                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|write[0]                   ; MDIO:MDIO_inst|write[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.177 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.046      ; 0.307      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; MDIO:MDIO_inst|temp_reg_data[3]           ; MDIO:MDIO_inst|temp_reg_data[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; EEPROM:EEPROM_inst|EEPROM_write[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; EEPROM:EEPROM_inst|EEPROM_read[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_read[1]         ; EEPROM:EEPROM_inst|EEPROM_read[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; MDIO:MDIO_inst|temp_reg_data[1]           ; MDIO:MDIO_inst|temp_reg_data[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; MDIO:MDIO_inst|temp_reg_data[0]           ; MDIO:MDIO_inst|temp_reg_data[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[22]       ; EEPROM:EEPROM_inst|EEPROM_write[23]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[1]        ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.316      ;
; 0.184 ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; EEPROM:EEPROM_inst|EEPROM_write[32]       ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; EEPROM:EEPROM_inst|EEPROM_write[21]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; EEPROM:EEPROM_inst|This_MAC[5]            ; EEPROM:EEPROM_inst|This_MAC[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.317      ;
; 0.184 ; MDIO:MDIO_inst|preamble[6]                ; MDIO:MDIO_inst|preamble[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.317      ;
; 0.184 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.316      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[28]           ; EEPROM:EEPROM_inst|This_MAC[29]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[7]            ; EEPROM:EEPROM_inst|This_MAC[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.318      ;
; 0.185 ; EEPROM:EEPROM_inst|This_IP[20]            ; EEPROM:EEPROM_inst|This_IP[21]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; EEPROM:EEPROM_inst|This_IP[18]            ; EEPROM:EEPROM_inst|This_IP[19]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; MDIO:MDIO_inst|preamble2[5]               ; MDIO:MDIO_inst|preamble2[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.317      ;
; 0.186 ; EEPROM:EEPROM_inst|This_MAC[15]           ; EEPROM:EEPROM_inst|This_MAC[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; EEPROM:EEPROM_inst|This_IP[17]            ; EEPROM:EEPROM_inst|This_IP[18]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|register_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.318      ;
; 0.187 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; EEPROM:EEPROM_inst|This_MAC[23]           ; EEPROM:EEPROM_inst|This_MAC[24]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; EEPROM:EEPROM_inst|This_MAC[20]           ; EEPROM:EEPROM_inst|This_MAC[21]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.320      ;
; 0.187 ; EEPROM:EEPROM_inst|This_IP[25]            ; EEPROM:EEPROM_inst|This_IP[26]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.319      ;
; 0.188 ; EEPROM:EEPROM_inst|This_IP[30]            ; EEPROM:EEPROM_inst|This_IP[31]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.320      ;
; 0.188 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.320      ;
; 0.188 ; EEPROM:EEPROM_inst|This_IP[9]             ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.320      ;
; 0.188 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.320      ;
; 0.189 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.321      ;
; 0.189 ; EEPROM:EEPROM_inst|This_MAC[17]           ; EEPROM:EEPROM_inst|This_MAC[18]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.321      ;
; 0.189 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.321      ;
; 0.192 ; EEPROM:EEPROM_inst|This_MAC[9]            ; EEPROM:EEPROM_inst|This_MAC[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.325      ;
; 0.192 ; EEPROM:EEPROM_inst|This_MAC[6]            ; EEPROM:EEPROM_inst|This_MAC[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.325      ;
; 0.193 ; EEPROM:EEPROM_inst|This_MAC[14]           ; EEPROM:EEPROM_inst|This_MAC[15]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; EEPROM:EEPROM_inst|This_MAC[0]            ; EEPROM:EEPROM_inst|This_MAC[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; EEPROM:EEPROM_inst|This_IP[22]            ; EEPROM:EEPROM_inst|This_IP[23]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; EEPROM:EEPROM_inst|This_IP[3]             ; EEPROM:EEPROM_inst|This_IP[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.325      ;
; 0.194 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.326      ;
; 0.194 ; EEPROM:EEPROM_inst|This_MAC[46]           ; EEPROM:EEPROM_inst|This_MAC[47]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.326      ;
; 0.194 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.326      ;
; 0.195 ; EEPROM:EEPROM_inst|This_MAC[24]           ; EEPROM:EEPROM_inst|This_MAC[25]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.327      ;
; 0.195 ; EEPROM:EEPROM_inst|This_IP[14]            ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.327      ;
; 0.195 ; EEPROM:EEPROM_inst|This_IP[13]            ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.327      ;
; 0.206 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.338      ;
; 0.210 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.342      ;
; 0.211 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.343      ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_CLK125'                                                                                                 ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; HB_counter[25]~_Duplicate_1 ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; HB_counter[0]               ; HB_counter[0]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.314      ;
; 0.283 ; HB_counter[12]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.416      ;
; 0.284 ; HB_counter[20]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[18]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[16]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[14]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[13]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[11]              ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[10]              ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[8]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[6]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[4]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; HB_counter[2]               ; HB_counter[2]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.417      ;
; 0.285 ; HB_counter[24]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; HB_counter[22]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; HB_counter[21]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; HB_counter[19]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; HB_counter[15]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; HB_counter[9]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; HB_counter[7]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; HB_counter[5]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; HB_counter[3]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.418      ;
; 0.286 ; HB_counter[23]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; HB_counter[17]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.419      ;
; 0.290 ; HB_counter[0]               ; HB_counter[1]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.423      ;
; 0.352 ; HB_counter[1]               ; HB_counter[1]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.485      ;
; 0.430 ; HB_counter[12]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.051      ; 0.565      ;
; 0.433 ; HB_counter[10]              ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; HB_counter[20]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; HB_counter[18]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; HB_counter[14]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; HB_counter[8]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; HB_counter[6]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; HB_counter[4]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; HB_counter[2]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.433 ; HB_counter[16]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.566      ;
; 0.434 ; HB_counter[24]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.567      ;
; 0.434 ; HB_counter[22]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.567      ;
; 0.442 ; HB_counter[11]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.575      ;
; 0.442 ; HB_counter[13]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.575      ;
; 0.443 ; HB_counter[19]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; HB_counter[15]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; HB_counter[9]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; HB_counter[7]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; HB_counter[5]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; HB_counter[3]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; HB_counter[0]               ; HB_counter[2]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; HB_counter[21]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.576      ;
; 0.443 ; HB_counter[11]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.051      ; 0.578      ;
; 0.444 ; HB_counter[17]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.577      ;
; 0.444 ; HB_counter[23]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.577      ;
; 0.445 ; HB_counter[13]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.578      ;
; 0.446 ; HB_counter[9]               ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; HB_counter[19]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; HB_counter[7]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; HB_counter[5]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; HB_counter[3]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; HB_counter[0]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; HB_counter[15]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.579      ;
; 0.446 ; HB_counter[21]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.579      ;
; 0.447 ; HB_counter[17]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.580      ;
; 0.447 ; HB_counter[23]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.580      ;
; 0.493 ; HB_counter[12]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.051      ; 0.628      ;
; 0.496 ; HB_counter[10]              ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[18]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[14]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[8]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[6]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[4]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[2]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[20]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[16]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.629      ;
; 0.496 ; HB_counter[12]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.051      ; 0.631      ;
; 0.497 ; HB_counter[10]              ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.051      ; 0.632      ;
; 0.497 ; HB_counter[22]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.630      ;
; 0.499 ; HB_counter[8]               ; HB_counter[11]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.632      ;
; 0.499 ; HB_counter[18]              ; HB_counter[21]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.632      ;
; 0.499 ; HB_counter[6]               ; HB_counter[9]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.632      ;
; 0.499 ; HB_counter[4]               ; HB_counter[7]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.632      ;
; 0.499 ; HB_counter[2]               ; HB_counter[5]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.632      ;
; 0.499 ; HB_counter[14]              ; HB_counter[17]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.632      ;
; 0.499 ; HB_counter[20]              ; HB_counter[23]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.632      ;
; 0.499 ; HB_counter[16]              ; HB_counter[19]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.632      ;
; 0.500 ; HB_counter[22]              ; HB_counter[25]~_Duplicate_1 ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.633      ;
; 0.504 ; HB_counter[1]               ; HB_counter[2]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.637      ;
; 0.506 ; HB_counter[11]              ; HB_counter[14]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.051      ; 0.641      ;
; 0.507 ; HB_counter[1]               ; HB_counter[3]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.640      ;
; 0.508 ; HB_counter[13]              ; HB_counter[16]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.641      ;
; 0.509 ; HB_counter[9]               ; HB_counter[12]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.642      ;
; 0.509 ; HB_counter[7]               ; HB_counter[10]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.642      ;
; 0.509 ; HB_counter[5]               ; HB_counter[8]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.642      ;
; 0.509 ; HB_counter[3]               ; HB_counter[6]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.642      ;
; 0.509 ; HB_counter[0]               ; HB_counter[4]               ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.642      ;
; 0.509 ; HB_counter[19]              ; HB_counter[22]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.642      ;
; 0.509 ; HB_counter[15]              ; HB_counter[18]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.642      ;
; 0.509 ; HB_counter[11]              ; HB_counter[15]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.051      ; 0.644      ;
; 0.509 ; HB_counter[21]              ; HB_counter[24]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.642      ;
; 0.510 ; HB_counter[17]              ; HB_counter[20]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.049      ; 0.643      ;
; 0.510 ; HB_counter[9]               ; HB_counter[13]              ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.051      ; 0.645      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                         ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node  ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+
; 5.417 ; MDIO:MDIO_inst|read[2]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.167     ; 2.250      ;
; 5.492 ; MDIO:MDIO_inst|MDIO2    ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.167     ; 2.325      ;
; 5.600 ; MDIO:MDIO_inst|MDIO     ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.165     ; 2.435      ;
; 5.602 ; MDIO:MDIO_inst|write[3] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.167     ; 2.435      ;
; 5.624 ; MDIO:MDIO_inst|read[0]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.162     ; 2.462      ;
; 5.663 ; MDIO:MDIO_inst|write[2] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.167     ; 2.496      ;
; 5.747 ; MDIO:MDIO_inst|write[0] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.167     ; 2.580      ;
; 5.749 ; MDIO:MDIO_inst|write[1] ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.167     ; 2.582      ;
; 5.784 ; MDIO:MDIO_inst|read[1]  ; PHY_MDIO ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; n/a         ; 0.000        ; -3.164     ; 2.620      ;
+-------+-------------------------+----------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.242     ; 2.996      ;
; 15.659 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.241     ; 2.997      ;
; 15.660 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.245     ; 2.992      ;
; 15.660 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.245     ; 2.992      ;
; 15.660 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.245     ; 2.992      ;
; 15.660 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.245     ; 2.992      ;
; 15.660 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; 20.000       ; -1.245     ; 2.992      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 36.752 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.297      ;
; 36.752 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.297      ;
; 36.752 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.297      ;
; 36.752 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.297      ;
; 36.752 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.297      ;
; 36.752 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.297      ;
; 36.752 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.297      ;
; 36.752 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.297      ;
; 36.815 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.094      ; 3.288      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.066      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.066      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.066      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 3.064      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 3.064      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.069      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 3.064      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.066      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.066      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.065      ;
; 36.872 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.066      ;
; 36.873 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.065      ;
; 36.873 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.065      ;
; 36.873 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.065      ;
; 36.873 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.065      ;
; 36.873 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.065      ;
; 36.873 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.065      ;
; 36.873 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.065      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 37.053 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.132      ; 3.066      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.538 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.395      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
; 38.607 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 1.322      ;
+--------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 39.022 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.942      ;
; 39.022 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.942      ;
; 39.022 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.942      ;
; 39.022 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.942      ;
; 39.022 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.942      ;
; 39.022 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.942      ;
; 39.022 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.942      ;
; 39.022 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.942      ;
; 39.028 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 0.932      ;
; 39.028 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 0.932      ;
; 39.028 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 0.932      ;
; 39.028 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 0.932      ;
; 39.028 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 0.932      ;
; 39.028 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 0.932      ;
; 39.028 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 0.932      ;
; 39.063 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.901      ;
; 39.063 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.901      ;
; 39.063 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.901      ;
; 39.063 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.901      ;
; 39.063 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.901      ;
; 39.063 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.901      ;
; 39.063 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.901      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
; 39.087 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 0.877      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 76.652 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.228      ;
; 76.652 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.228      ;
; 76.652 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.228      ;
; 76.652 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.228      ;
; 76.652 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.228      ;
; 76.652 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.228      ;
; 76.652 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.228      ;
; 76.652 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.228      ;
; 76.715 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.015      ; 3.219      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.067     ; 3.060      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.067     ; 3.060      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.067     ; 3.060      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.063     ; 3.064      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.062     ; 3.065      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.062     ; 3.065      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.062     ; 3.065      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.062     ; 3.065      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.063     ; 3.064      ;
; 76.770 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.061     ; 3.066      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.066     ; 3.060      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.061     ; 3.065      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.061     ; 3.065      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.061     ; 3.065      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.066     ; 3.060      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[10]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.061     ; 3.065      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.064     ; 3.062      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.066     ; 3.060      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.065     ; 3.061      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.061     ; 3.065      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.061     ; 3.065      ;
; 76.771 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.061     ; 3.065      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.773 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.993      ;
; 76.774 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.992      ;
; 76.774 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.132     ; 2.991      ;
; 76.774 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.992      ;
; 76.774 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.992      ;
; 76.774 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.992      ;
; 76.774 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.131     ; 2.992      ;
; 76.774 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; -0.132     ; 2.991      ;
; 76.950 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.113      ; 3.060      ;
; 76.950 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.113      ; 3.060      ;
; 76.950 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.113      ; 3.060      ;
; 76.950 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.113      ; 3.060      ;
; 76.950 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.113      ; 3.060      ;
; 76.950 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.113      ; 3.060      ;
; 76.950 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.113      ; 3.060      ;
; 76.950 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.113      ; 3.060      ;
; 76.963 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.126      ; 3.060      ;
; 76.963 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.126      ; 3.060      ;
; 76.964 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.129      ; 3.062      ;
; 76.964 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.129      ; 3.062      ;
; 76.964 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.129      ; 3.062      ;
; 76.964 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.129      ; 3.062      ;
; 76.964 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 80.000       ; 0.129      ; 3.062      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.683 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.811      ;
; 0.683 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.811      ;
; 0.683 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.811      ;
; 0.683 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.811      ;
; 0.683 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.811      ;
; 0.683 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.811      ;
; 0.683 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.811      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.696 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.824      ;
; 0.782 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.910      ;
; 0.782 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.910      ;
; 0.782 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.910      ;
; 0.782 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.910      ;
; 0.782 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.910      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.919 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.042      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 0.973 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.100      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.043 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.166      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 1.097 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.224      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a6                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a7                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a8                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a10                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a9                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a5                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.328 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 2.794      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|counter5a2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 2.794      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|sub_parity7a[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_0b7:rdptr_g1p|parity6                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
; 2.517 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 2.797      ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                                                                       ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+
; 2.127 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.500      ; 2.791      ;
; 2.127 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.500      ; 2.791      ;
; 2.127 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.497      ; 2.788      ;
; 2.127 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.497      ; 2.788      ;
; 2.127 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.500      ; 2.791      ;
; 2.127 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.500      ; 2.791      ;
; 2.127 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.500      ; 2.791      ;
; 2.142 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a3                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 2.789      ;
; 2.142 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a4                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 2.789      ;
; 2.142 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a5                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 2.789      ;
; 2.142 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a6                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 2.789      ;
; 2.142 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a7                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 2.789      ;
; 2.142 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a8                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 2.789      ;
; 2.142 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a10                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 2.789      ;
; 2.142 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a9                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.483      ; 2.789      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.302      ; 2.794      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.302      ; 2.794      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.302      ; 2.794      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.296      ; 2.788      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.296      ; 2.788      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.302      ; 2.794      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.299      ; 2.791      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.296      ; 2.788      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.300      ; 2.792      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.302      ; 2.794      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.300      ; 2.792      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.302      ; 2.794      ;
; 2.328 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.302      ; 2.794      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a2                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.296      ; 2.789      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|parity9                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a0                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|counter8a1                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[4]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.296      ; 2.789      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[10]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.296      ; 2.789      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.298      ; 2.791      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.301      ; 2.794      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.301      ; 2.794      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.301      ; 2.794      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.301      ; 2.794      ;
; 2.329 ; reset     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.302      ; 2.795      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.227      ; 2.722      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.229      ; 2.724      ;
; 2.331 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.227      ; 2.722      ;
; 2.358 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.373      ; 2.901      ;
; 2.358 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.373      ; 2.901      ;
; 2.358 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.373      ; 2.901      ;
; 2.358 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.373      ; 2.901      ;
; 2.358 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[4]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.373      ; 2.901      ;
; 2.358 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.373      ; 2.901      ;
; 2.358 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[6]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.373      ; 2.901      ;
; 2.358 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[7]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.373      ; 2.901      ;
; 2.361 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2 ; 0.000        ; 0.374      ; 2.919      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                        ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                         ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.956     ; 2.727      ;
; 23.519 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.955     ; 2.728      ;
; 23.520 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.960     ; 2.724      ;
; 23.520 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.960     ; 2.724      ;
; 23.520 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.960     ; 2.724      ;
; 23.520 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.960     ; 2.724      ;
; 23.520 ; reset     ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK ; -20.000      ; -0.960     ; 2.724      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                 ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.604 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.782      ;
; 40.622 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.800      ;
; 40.622 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.800      ;
; 40.622 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.800      ;
; 40.622 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.800      ;
; 40.622 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.800      ;
; 40.622 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.800      ;
; 40.622 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.074      ; 0.800      ;
; 40.644 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.070      ; 0.818      ;
; 40.644 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.070      ; 0.818      ;
; 40.644 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.070      ; 0.818      ;
; 40.644 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.070      ; 0.818      ;
; 40.644 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.070      ; 0.818      ;
; 40.644 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.070      ; 0.818      ;
; 40.644 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.070      ; 0.818      ;
; 40.646 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.075      ; 0.825      ;
; 40.646 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.075      ; 0.825      ;
; 40.646 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.075      ; 0.825      ;
; 40.646 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.075      ; 0.825      ;
; 40.646 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.075      ; 0.825      ;
; 40.646 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.075      ; 0.825      ;
; 40.646 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.075      ; 0.825      ;
; 40.646 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.075      ; 0.825      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_CLK125'                                                                                              ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.317 ; 3.501        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1                                    ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.318 ; 3.502        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.322 ; 3.477        ; 0.155          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.449 ; 3.449        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|o                                             ;
; 3.451 ; 3.451        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 3.464 ; 3.464        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|inclk[0]                               ;
; 3.464 ; 3.464        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|outclk                                 ;
; 3.484 ; 3.484        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]|clk                                             ;
; 3.496 ; 3.496        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1|clk                                ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]|clk                                              ;
; 3.497 ; 3.497        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]|clk                                              ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; PHY_CLK125 ; Rise       ; PHY_CLK125                                                     ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 4.281 ; 4.497        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 4.282 ; 4.498        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]~_Duplicate_1                                    ;
; 4.373 ; 4.523        ; 0.150          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 4.502 ; 4.502        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 4.502 ; 4.502        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 4.502 ; 4.502        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 4.502 ; 4.502        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 4.502 ; 4.502        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[1]|clk                                              ;
; 4.502 ; 4.502        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[2]|clk                                              ;
; 4.502 ; 4.502        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[3]|clk                                              ;
; 4.502 ; 4.502        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[4]|clk                                              ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.872  ; 19.972       ; 10.100         ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                                                                                                               ;
; 9.927  ; 20.027       ; 10.100         ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                                                                                                               ;
; 15.000 ; 40.000       ; 25.000         ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|sd4~0                                                                                                                               ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]                                            ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]                                            ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]                                            ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3]                                            ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                                            ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5]                                            ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]                                            ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]                                            ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                                            ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|LED                                                                                                                                                                                                     ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[0]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[10]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[11]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[1]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[2]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[3]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[4]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[5]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[6]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[7]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[8]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[9]                                                                                                                                                                                              ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|LED                                                                                                                                                                                                     ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[12]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[13]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[14]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[15]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[16]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[17]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[18]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[19]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[20]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[21]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[22]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED3|counter[23]                                                                                                                                                                                             ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[0]~reg0                                                                                                                                                                                                               ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[1]~reg0                                                                                                                                                                                                               ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[2]~reg0                                                                                                                                                                                                               ;
; 19.740 ; 19.956       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[3]~reg0                                                                                                                                                                                                               ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[0]                                                                                                                      ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[1]                                                                                                                      ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[2]                                                                                                                      ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[3]                                                                                                                      ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[4]                                                                                                                      ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[5]                                                                                                                      ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[6]                                                                                                                      ;
; 19.740 ; 19.970       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|q_b[7]                                                                                                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end1_cyc_reg2                                                                                                                              ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end_op_reg                                                                                                                                 ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|end_pgwrop_reg                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|read_bufdly_reg                                                                                                                            ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[0]                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[1]                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[2]                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[3]                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[4]                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[5]                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[6]                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[7]                                      ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|cntr_urb:rd_ptr_count|counter_reg_bit[8]                                      ;
; 19.741 ; 19.971       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 19.741 ; 19.971       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_thm:auto_generated|a_dpfifo_4fs:dpfifo|dpram_iqt:FIFOram|altsyncram_m4k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|stage3_dly_reg                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg                                                                                                                           ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|start_wrpoll_reg2                                                                                                                          ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[12]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[13]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[14]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[15]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[17]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[18]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[19]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[20]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[21]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[22]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_control:Control_LED0|counter[23]                                                                                                                                                                                         ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[12]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[13]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[14]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[15]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[16]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[17]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[18]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[19]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[20]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[21]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[22]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[23]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|LED                                                                                                                                                                                                     ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[0]                                                                                                                                                                                              ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[10]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[11]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[12]                                                                                                                                                                                             ;
; 19.741 ; 19.957       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[13]                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.259 ; 19.489       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.259 ; 19.489       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.259 ; 19.489       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[0]                                                  ;
; 19.271 ; 19.487       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[3]                                                  ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ;
; 19.272 ; 19.488       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ;
; 19.315 ; 19.499       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.449 ; 19.449       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|o                                                                                                                                            ;
; 19.464 ; 19.464       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|inclk[0]                                                                                                                              ;
; 19.464 ; 19.464       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|outclk                                                                                                                                ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2|clk                                                                                                                                              ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit[0]|clk                                                                        ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]|clk                                                                               ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]|clk                                                                               ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]|clk                                                                               ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]|clk                                                                               ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]|clk                                                                               ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                          ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[0]|clk                                                                          ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[1]|clk                                                                          ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[2]|clk                                                                          ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[3]|clk                                                                          ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity8|clk                                                                                ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a0|clk                                                                          ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a1|clk                                                                          ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]|clk                                                                                       ;
; 19.493 ; 19.493       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]|clk                                                                                       ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[4]|clk                                                                          ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]|clk                                                                                       ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]|clk                                                                                       ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]|clk                                                                                       ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]|clk                                                                                       ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]|clk                                                                     ;
; 19.494 ; 19.494       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]|clk                                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|i                                                                                                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|i                                                                                                                                            ;
; 20.275 ; 20.505       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 20.275 ; 20.505       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 20.275 ; 20.505       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 20.285 ; 20.501       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[4]                   ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[1]                                                  ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[2]                                                  ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[4]                                                  ;
; 20.326 ; 20.510       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|wrptr_g[5]                                                  ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[0]                   ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[1]                   ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[2]                   ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|counter10a[3]                   ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|parity8                         ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a0                   ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_enc:wrptr_g1p|sub_parity9a1                   ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|cntr_v7e:cntr_b|counter_reg_bit[0]                          ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 20.327 ; 20.511       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; 39.742 ; 39.958       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; read_PHY                 ;
; 39.742 ; 39.958       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_1000T              ;
; 39.742 ; 39.958       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_100T               ;
; 39.742 ; 39.958       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[0]              ;
; 39.742 ; 39.958       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[1]              ;
; 39.742 ; 39.958       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[2]              ;
; 39.742 ; 39.958       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; write_PHY                ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[0]  ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[11] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[12] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[14] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[15] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[16] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[17] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[19] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[1]  ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[20] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[22] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[23] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[24] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[25] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[26] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[27] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[28] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[30] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[31] ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[3]  ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[4]  ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[6]  ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[7]  ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[8]  ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[9]  ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset                    ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[0]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[1]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[2]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[3]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[4]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[5]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[6]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[7]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[8]           ;
; 39.743 ; 39.959       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[9]           ;
; 39.744 ; 39.960       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[10] ;
; 39.744 ; 39.960       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[13] ;
; 39.744 ; 39.960       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[18] ;
; 39.744 ; 39.960       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[21] ;
; 39.744 ; 39.960       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[29] ;
; 39.744 ; 39.960       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[2]  ;
; 39.744 ; 39.960       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[5]  ;
; 39.781 ; 39.965       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; send_more_ACK            ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[0]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[1]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[2]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[3]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[4]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[0]             ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[1]             ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[2]             ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[3]             ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[4]             ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[3]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[4]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[5]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[6]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[7]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.SENDMAC         ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[11]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[12]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[14]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[16]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[17]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[19]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[20]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[22]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[23]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[24]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[25]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[27]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[28]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[30]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[31]           ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[8]            ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[0]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[10]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[15]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[16]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[17]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[18]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[1]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[23]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[24]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[25]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[26]              ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[2]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[7]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[8]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[9]               ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[11]             ;
; 39.784 ; 39.968       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[14]             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_RX-CLOCK_2'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.763 ; 39.993       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_address_reg0                               ;
; 39.763 ; 39.993       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_we_reg                                     ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[0]                             ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[1]                             ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[2]                             ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[3]                             ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[4]                             ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[5]                             ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[6]                             ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[7]                             ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 39.765 ; 39.995       ; 0.230          ; Low Pulse Width  ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|altsyncram_an31:fifo_ram|ram_block11a0~porta_datain_reg0                                ;
; 39.770 ; 40.000       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[0]                             ;
; 39.770 ; 40.000       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[1]                             ;
; 39.770 ; 40.000       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[2]                             ;
; 39.770 ; 40.000       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[3]                             ;
; 39.770 ; 40.000       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[4]                             ;
; 39.770 ; 40.000       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[5]                             ;
; 39.770 ; 40.000       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[6]                             ;
; 39.770 ; 40.000       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|q_b[7]                             ;
; 39.771 ; 40.001       ; 0.230          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|altsyncram_dk31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[102]                                                                                                                                                 ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[110]                                                                                                                                                 ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[32]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[33]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[34]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[36]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[39]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[40]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[41]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[42]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[43]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[44]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[45]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[46]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[47]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[48]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[49]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[50]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[51]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[52]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[53]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[54]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[55]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[56]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[57]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[58]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[59]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[60]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[61]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[62]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[63]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[65]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[66]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[67]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[68]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[70]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[71]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[74]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[78]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[81]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[86]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_output[94]                                                                                                                                                  ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|a_graycounter_soc:wrptr_g1p|sub_parity10a[1]                                            ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                                                      ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                                                      ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                                                      ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[5]                                                                              ;
; 39.771 ; 39.987       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|wrptr_g[6]                                                                              ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a0                      ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a1                      ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a2                      ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a3                      ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|counter5a4                      ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|parity6                         ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[0]                 ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|a_graycounter_j97:rdptr_g1p|sub_parity7a[1]                 ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;
; 39.772 ; 39.988       ; 0.216          ; High Pulse Width ; PHY_RX-CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                    ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; 199.740 ; 199.956      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|CS                     ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_ready               ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|MAC_ready              ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|SCK                    ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|SI                     ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[12]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[13]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[14]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[15]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[20]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[21]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[22]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[23]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[28]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[29]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[30]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[31]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[6]             ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[14]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[15]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[16]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[17]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[18]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[19]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[20]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[21]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[22]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[23]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[24]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[25]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[26]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[27]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[28]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[29]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[30]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[31]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[32]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[34]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[35]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[36]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[37]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[38]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[39]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[3]            ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[40]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[43]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[44]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[45]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[46]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[47]           ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[0]         ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[1]         ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[2]         ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[3]         ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[4]         ;
; 199.742 ; 199.958      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|shift_count[5]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[10]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[11]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[12]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[13]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[14]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[15]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[1]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[2]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[3]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[4]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[5]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[6]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[7]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[8]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[9]         ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[0]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[10]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[11]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[12]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[13]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[1]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[2]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[3]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[43]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[44]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[4]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[5]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[6]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[7]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[8]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[9]        ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ;
; 199.743 ; 199.959      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_flag                ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                           ; Clock Port   ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+
; PHY_DV                                                                                                              ; PHY_RX_CLOCK ; 0.234  ; 0.984 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                           ; PHY_RX_CLOCK ; -0.203 ; 0.618 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                          ; PHY_RX_CLOCK ; -0.203 ; 0.618 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                          ; PHY_RX_CLOCK ; -0.210 ; 0.601 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                          ; PHY_RX_CLOCK ; -0.225 ; 0.586 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                          ; PHY_RX_CLOCK ; -0.218 ; 0.600 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_DV                                                                                                              ; PHY_CLK125   ; 2.391  ; 3.605 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SW17                                                                                                                ; PHY_CLK125   ; 2.221  ; 3.412 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; -0.055 ; 0.833 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                              ; PHY_CLK125   ; 2.201  ; 3.362 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                            ; PHY_CLK125   ; 1.917  ; 2.961 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                              ; PHY_RX_CLOCK ; 0.566  ; -0.186 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                           ; PHY_RX_CLOCK ; 0.450  ; -0.353 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                          ; PHY_RX_CLOCK ; 0.429  ; -0.384 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                          ; PHY_RX_CLOCK ; 0.435  ; -0.368 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                          ; PHY_RX_CLOCK ; 0.450  ; -0.353 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                          ; PHY_RX_CLOCK ; 0.444  ; -0.366 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_DV                                                                                                              ; PHY_CLK125   ; -1.688 ; -2.840 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SW17                                                                                                                ; PHY_CLK125   ; -1.681 ; -2.835 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.470  ; -0.402 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                              ; PHY_CLK125   ; -1.688 ; -2.822 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                            ; PHY_CLK125   ; -1.424 ; -2.452 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                         ; PHY_CLK125 ; 3.563 ; 3.554 ; Rise       ; PHY_CLK125                                           ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 4.905 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 7.248 ; 7.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                         ; PHY_CLK125 ; 5.487 ; 5.537 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                         ; PHY_CLK125 ; 5.535 ; 5.586 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                         ; PHY_CLK125 ; 5.608 ; 5.650 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                         ; PHY_CLK125 ; 6.123 ; 6.255 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                         ; PHY_CLK125 ; 6.851 ; 7.110 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                         ; PHY_CLK125 ; 6.844 ; 7.098 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                         ; PHY_CLK125 ; 7.884 ; 8.146 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                        ; PHY_CLK125 ; 7.429 ; 7.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                          ; PHY_CLK125 ; 6.681 ; 6.884 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                         ; PHY_CLK125 ; 5.983 ; 6.076 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                         ; PHY_CLK125 ; 6.287 ; 6.441 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                         ; PHY_CLK125 ; 6.290 ; 6.435 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                         ; PHY_CLK125 ; 6.681 ; 6.884 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ;       ; 4.951 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                          ; PHY_CLK125 ; 6.965 ; 7.240 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;       ; 4.918 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 6.804 ; 6.592 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 7.134 ; 7.405 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                         ; PHY_CLK125 ; 6.898 ; 6.661 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ; 4.938 ;       ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                         ; PHY_CLK125 ; 5.596 ; 5.542 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                       ; PHY_CLK125 ; 6.024 ; 5.927 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 5.582 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                                ; PHY_CLK125 ; 6.030 ; 6.148 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                                 ; PHY_CLK125 ; 5.573 ; 5.620 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 6.286 ; 6.409 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                           ; PHY_CLK125 ; 6.122 ; 6.140 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                         ; PHY_CLK125 ; 3.493 ; 3.483 ; Rise       ; PHY_CLK125                                           ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 4.658 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 6.908 ; 7.201 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                         ; PHY_CLK125 ; 5.213 ; 5.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                         ; PHY_CLK125 ; 5.260 ; 5.308 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                         ; PHY_CLK125 ; 5.330 ; 5.371 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                         ; PHY_CLK125 ; 5.824 ; 5.951 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                         ; PHY_CLK125 ; 6.524 ; 6.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                         ; PHY_CLK125 ; 6.517 ; 6.760 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                         ; PHY_CLK125 ; 6.490 ; 6.688 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                        ; PHY_CLK125 ; 6.999 ; 6.729 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                          ; PHY_CLK125 ; 5.692 ; 5.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                         ; PHY_CLK125 ; 5.692 ; 5.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                         ; PHY_CLK125 ; 5.983 ; 6.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                         ; PHY_CLK125 ; 5.987 ; 6.126 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                         ; PHY_CLK125 ; 6.362 ; 6.556 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ;       ; 4.705 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                          ; PHY_CLK125 ; 6.635 ; 6.899 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;       ; 4.671 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 6.483 ; 6.279 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 6.387 ; 6.595 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                         ; PHY_CLK125 ; 6.568 ; 6.340 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ; 4.692 ;       ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                         ; PHY_CLK125 ; 5.318 ; 5.266 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                       ; PHY_CLK125 ; 5.731 ; 5.638 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 5.314 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                                ; PHY_CLK125 ; 5.738 ; 5.851 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                                 ; PHY_CLK125 ; 5.299 ; 5.344 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 5.831 ; 5.334 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                           ; PHY_CLK125 ; 5.492 ; 5.559 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 6.206 ; 6.179 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 5.444 ; 5.417 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 6.282     ; 6.309     ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 5.444     ; 5.471     ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 48.418 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                            ; Synchronization Node                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 39.064       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 9.354        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.467                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 39.564       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 8.903        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.498                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 39.566       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 8.932        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.536                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 39.034       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 9.502        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.618                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 39.566       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 9.052        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.683                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 39.499       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 9.184        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 48.720                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 39.566       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 9.154        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.786                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 39.263       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 9.523        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.826                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 39.489       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 9.337        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 48.845                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 39.497       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 9.348        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 49.171                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 39.500       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 9.671        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.501       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 38.537       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.136                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.501       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.635       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.191                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.568       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 38.623       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.219                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.501       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 38.718       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.271                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.567       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.704       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.253                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 79.287       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 77.966       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.307                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 79.353       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 77.954       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.333                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 79.256       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 78.077       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.371                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 79.286       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 78.085       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.418                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 79.355       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 78.063       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 157.427                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 79.355       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 78.072       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.524                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 79.288       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 78.236       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.579                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 79.355       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 78.224       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.750                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 79.250       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 78.500       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.792                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 79.306       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 78.486       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.808                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 79.236       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_ksm1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 78.572       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.079                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 79.426       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 78.653       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.121                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 79.483       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 78.638       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.220                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 79.413       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 78.807       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.287                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 79.493       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 78.794       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.469                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX-CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 79.492       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ikj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 78.977       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.456  ; 0.133 ; 11.206   ; 0.683   ; 3.317               ;
;  PHY_CLK125                                           ; 0.456  ; 0.180 ; N/A      ; N/A     ; 3.317               ;
;  PHY_RX-CLOCK_2                                       ; 15.596 ; 0.133 ; 73.980   ; 2.127   ; 39.656              ;
;  PHY_RX_CLOCK                                         ; 1.068  ; 0.145 ; 11.206   ; 23.519  ; 19.259              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.387  ; 0.142 ; 33.979   ; 0.683   ; 9.610               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 13.736 ; 0.174 ; 38.154   ; 40.604  ; 39.633              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.045  ; 0.174 ; N/A      ; N/A     ; 199.631             ;
;  n/a                                                  ; 2.251  ; 5.417 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PHY_CLK125                                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX-CLOCK_2                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PHY_RX_CLOCK                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                  ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+
; PHY_DV                                                                                                              ; PHY_RX_CLOCK ; 1.656 ; 1.892 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                           ; PHY_RX_CLOCK ; 0.651 ; 0.941 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                          ; PHY_RX_CLOCK ; 0.651 ; 0.941 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                          ; PHY_RX_CLOCK ; 0.632 ; 0.904 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                          ; PHY_RX_CLOCK ; 0.621 ; 0.903 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                          ; PHY_RX_CLOCK ; 0.648 ; 0.929 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_DV                                                                                                              ; PHY_CLK125   ; 4.817 ; 5.543 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SW17                                                                                                                ; PHY_CLK125   ; 4.703 ; 5.222 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.093 ; 0.833 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                              ; PHY_CLK125   ; 4.607 ; 4.885 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                            ; PHY_CLK125   ; 4.267 ; 4.458 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                              ; PHY_RX_CLOCK ; 0.566  ; -0.186 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                           ; PHY_RX_CLOCK ; 0.450  ; -0.353 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                          ; PHY_RX_CLOCK ; 0.429  ; -0.384 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                          ; PHY_RX_CLOCK ; 0.435  ; -0.368 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                          ; PHY_RX_CLOCK ; 0.450  ; -0.353 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                          ; PHY_RX_CLOCK ; 0.444  ; -0.366 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_DV                                                                                                              ; PHY_CLK125   ; -1.688 ; -2.840 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SW17                                                                                                                ; PHY_CLK125   ; -1.681 ; -2.835 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.720  ; 0.273  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                              ; PHY_CLK125   ; -1.688 ; -2.822 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                            ; PHY_CLK125   ; -1.424 ; -2.452 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                         ; PHY_CLK125 ; 6.524  ; 6.481  ; Rise       ; PHY_CLK125                                           ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 8.981  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.877 ; 13.908 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                         ; PHY_CLK125 ; 10.271 ; 10.253 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                         ; PHY_CLK125 ; 10.312 ; 10.299 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                         ; PHY_CLK125 ; 10.469 ; 10.415 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                         ; PHY_CLK125 ; 11.508 ; 11.507 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                         ; PHY_CLK125 ; 12.851 ; 13.000 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                         ; PHY_CLK125 ; 12.792 ; 12.906 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                         ; PHY_CLK125 ; 14.960 ; 15.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                        ; PHY_CLK125 ; 13.649 ; 13.528 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                          ; PHY_CLK125 ; 12.578 ; 12.522 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                         ; PHY_CLK125 ; 11.161 ; 11.110 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                         ; PHY_CLK125 ; 11.788 ; 11.759 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                         ; PHY_CLK125 ; 11.774 ; 11.735 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                         ; PHY_CLK125 ; 12.578 ; 12.522 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ;        ; 9.123  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                          ; PHY_CLK125 ; 13.198 ; 13.221 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 8.889  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 12.372 ; 12.350 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.604 ; 13.592 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                         ; PHY_CLK125 ; 12.550 ; 12.433 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ; 8.980  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                         ; PHY_CLK125 ; 10.237 ; 10.250 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                       ; PHY_CLK125 ; 11.050 ; 11.100 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 10.417 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                                ; PHY_CLK125 ; 11.290 ; 11.297 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                                 ; PHY_CLK125 ; 10.351 ; 10.327 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 11.830 ; 11.849 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                           ; PHY_CLK125 ; 11.414 ; 11.327 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                         ; PHY_CLK125 ; 3.493 ; 3.483 ; Rise       ; PHY_CLK125                                           ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 4.658 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 6.908 ; 7.201 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                         ; PHY_CLK125 ; 5.213 ; 5.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                         ; PHY_CLK125 ; 5.260 ; 5.308 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                         ; PHY_CLK125 ; 5.330 ; 5.371 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                         ; PHY_CLK125 ; 5.824 ; 5.951 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                         ; PHY_CLK125 ; 6.524 ; 6.772 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                         ; PHY_CLK125 ; 6.517 ; 6.760 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                         ; PHY_CLK125 ; 6.490 ; 6.688 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                        ; PHY_CLK125 ; 6.999 ; 6.729 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                          ; PHY_CLK125 ; 5.692 ; 5.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                         ; PHY_CLK125 ; 5.692 ; 5.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                         ; PHY_CLK125 ; 5.983 ; 6.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                         ; PHY_CLK125 ; 5.987 ; 6.126 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                         ; PHY_CLK125 ; 6.362 ; 6.556 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ;       ; 4.705 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                          ; PHY_CLK125 ; 6.635 ; 6.899 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;       ; 4.671 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 6.483 ; 6.279 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI2:ASMI_inst|ASMI2_altasmi_parallel_smm2:ASMI2_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 6.387 ; 6.595 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                         ; PHY_CLK125 ; 6.568 ; 6.340 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                       ; PHY_CLK125 ; 4.692 ;       ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                         ; PHY_CLK125 ; 5.318 ; 5.266 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                       ; PHY_CLK125 ; 5.731 ; 5.638 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 5.314 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                                ; PHY_CLK125 ; 5.738 ; 5.851 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                                 ; PHY_CLK125 ; 5.299 ; 5.344 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                            ; PHY_CLK125 ; 5.831 ; 5.334 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                           ; PHY_CLK125 ; 5.492 ; 5.559 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; STATUS_LED                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[0]                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[1]                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[2]                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[3]                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_CLOCK                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_EN                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NCONFIG                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDC                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_RESET_N                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK                              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SI                               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NODE_ADDR_CS                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED5                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED6                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED7                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED8                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED9                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED10                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDIO                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; SW18                              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_MDIO                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_CLK125                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_DV                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW17                              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX_CLOCK                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[0]                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[1]                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[2]                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[3]                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CONFIG                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; NCONFIG                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SCK                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SI                               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED2                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED3                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED4                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED5                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED6                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED7                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED8                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED9                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED10                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.16e-09 V                   ; 3.18 V              ; -0.174 V            ; 0.153 V                              ; 0.27 V                               ; 2.78e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.16e-09 V                  ; 3.18 V             ; -0.174 V           ; 0.153 V                             ; 0.27 V                              ; 2.78e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.59e-08 V                   ; 3.09 V              ; -0.0263 V           ; 0.078 V                              ; 0.172 V                              ; 1.07e-09 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.59e-08 V                  ; 3.09 V             ; -0.0263 V          ; 0.078 V                             ; 0.172 V                             ; 1.07e-09 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.59e-08 V                   ; 3.09 V              ; -0.0263 V           ; 0.078 V                              ; 0.172 V                              ; 1.07e-09 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.59e-08 V                  ; 3.09 V             ; -0.0263 V          ; 0.078 V                             ; 0.172 V                             ; 1.07e-09 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; PHY_MDIO                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; NCONFIG                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SCK                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SI                               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED2                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED3                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED4                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED5                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED6                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED7                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED8                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED9                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED10                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.74e-07 V                   ; 3.13 V              ; -0.11 V             ; 0.165 V                              ; 0.141 V                              ; 3.1e-10 s                   ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 9.74e-07 V                  ; 3.13 V             ; -0.11 V            ; 0.165 V                             ; 0.141 V                             ; 3.1e-10 s                  ; 4.05e-10 s                 ; Yes                       ; No                        ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.31e-06 V                   ; 3.09 V              ; -0.0133 V           ; 0.037 V                              ; 0.226 V                              ; 1.3e-09 s                   ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.31e-06 V                  ; 3.09 V             ; -0.0133 V          ; 0.037 V                             ; 0.226 V                             ; 1.3e-09 s                  ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.31e-06 V                   ; 3.09 V              ; -0.0133 V           ; 0.037 V                              ; 0.226 V                              ; 1.3e-09 s                   ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.31e-06 V                  ; 3.09 V             ; -0.0133 V          ; 0.037 V                             ; 0.226 V                             ; 1.3e-09 s                  ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_TX[0]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_TX[1]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_TX[2]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_TX[3]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_TX_CLOCK                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_TX_EN                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; NCONFIG                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_MDC                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_RESET_N                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SCK                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SI                               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; NODE_ADDR_CS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED1                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED5                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED6                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED7                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED8                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED9                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED10                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 9.73e-08 V                   ; 3.65 V              ; -0.259 V            ; 0.44 V                               ; 0.331 V                              ; 1.65e-10 s                  ; 2.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 9.73e-08 V                  ; 3.65 V             ; -0.259 V           ; 0.44 V                              ; 0.331 V                             ; 1.65e-10 s                 ; 2.21e-10 s                 ; No                        ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.19e-07 V                   ; 3.5 V               ; -0.0428 V           ; 0.281 V                              ; 0.251 V                              ; 8.73e-10 s                  ; 8.55e-10 s                  ; Yes                        ; No                         ; 3.46 V                      ; 4.19e-07 V                  ; 3.5 V              ; -0.0428 V          ; 0.281 V                             ; 0.251 V                             ; 8.73e-10 s                 ; 8.55e-10 s                 ; Yes                       ; No                        ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.19e-07 V                   ; 3.5 V               ; -0.0428 V           ; 0.281 V                              ; 0.251 V                              ; 8.73e-10 s                  ; 8.55e-10 s                  ; Yes                        ; No                         ; 3.46 V                      ; 4.19e-07 V                  ; 3.5 V              ; -0.0428 V          ; 0.281 V                             ; 0.251 V                             ; 8.73e-10 s                 ; 8.55e-10 s                 ; Yes                       ; No                        ;
; PHY_MDIO                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_NCEO~                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; 378      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125                                           ; 39       ; 11       ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_CLK125                                           ; 0        ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125                                           ; 4        ; 8        ; 0        ; 0        ;
; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2                                       ; 1183     ; 30       ; 2888     ; 1422     ;
; PHY_RX_CLOCK                                         ; PHY_RX-CLOCK_2                                       ; 0        ; 5        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2                                       ; 11       ; 0        ; 0        ; 7        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2                                       ; 0        ; 0        ; 0        ; 14       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_RX-CLOCK_2                                       ; 0        ; 0        ; 11       ; 0        ;
; PHY_CLK125                                           ; PHY_RX_CLOCK                                         ; 0        ; 0        ; 23       ; 0        ;
; PHY_RX-CLOCK_2                                       ; PHY_RX_CLOCK                                         ; 1        ; 1        ; 5        ; 0        ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; 0        ; 0        ; 0        ; 247      ;
; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 50       ; 0        ; 1        ; 0        ;
; PHY_RX-CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 11       ; 98       ; 0        ; 5        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8554     ; 723      ; 2610     ; 836      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 53       ; 50       ; 0        ; 16       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 49       ; 0        ; 0        ; 0        ;
; PHY_RX-CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 0        ; 0        ; 170      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 0        ; 0        ; 177      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 417      ; 136      ; 121      ; 6360     ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 25       ; 80       ; 0        ;
; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2        ; 0        ; 1        ; 0        ;
; PHY_RX-CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 169      ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 42       ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1913     ; 0        ; 0        ; 1183     ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; 378      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125                                           ; 39       ; 11       ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_CLK125                                           ; 0        ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_CLK125                                           ; 4        ; 8        ; 0        ; 0        ;
; PHY_RX-CLOCK_2                                       ; PHY_RX-CLOCK_2                                       ; 1183     ; 30       ; 2888     ; 1422     ;
; PHY_RX_CLOCK                                         ; PHY_RX-CLOCK_2                                       ; 0        ; 5        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX-CLOCK_2                                       ; 11       ; 0        ; 0        ; 7        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2                                       ; 0        ; 0        ; 0        ; 14       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_RX-CLOCK_2                                       ; 0        ; 0        ; 11       ; 0        ;
; PHY_CLK125                                           ; PHY_RX_CLOCK                                         ; 0        ; 0        ; 23       ; 0        ;
; PHY_RX-CLOCK_2                                       ; PHY_RX_CLOCK                                         ; 1        ; 1        ; 5        ; 0        ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; 0        ; 0        ; 0        ; 247      ;
; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 50       ; 0        ; 1        ; 0        ;
; PHY_RX-CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 11       ; 98       ; 0        ; 5        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8554     ; 723      ; 2610     ; 836      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 53       ; 50       ; 0        ; 16       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 49       ; 0        ; 0        ; 0        ;
; PHY_RX-CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 0        ; 0        ; 170      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 0        ; 0        ; 177      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 417      ; 136      ; 121      ; 6360     ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 25       ; 80       ; 0        ;
; PHY_CLK125                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2        ; 0        ; 1        ; 0        ;
; PHY_RX-CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 169      ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 42       ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1913     ; 0        ; 0        ; 1183     ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2                                       ; 91       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK                                         ; 0        ; 0        ; 30       ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 80       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 77       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX-CLOCK_2                                       ; 91       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK                                         ; 0        ; 0        ; 30       ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 80       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 77       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Mar 05 08:30:45 2015
Info: Command: quartus_sta Bootloader -c Bootloader
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "Angelia" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Angelia -section_id Top was ignored
Warning (20013): Ignored assignments for entity "Mercury" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Mercury -section_id "Root Region" was ignored
Warning (20013): Ignored assignments for entity "OzyII" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS IF_clk -to IF_clk -entity OzyII was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS Tx_clock_2 -to Tx_clock_2 -entity OzyII was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity OzyII -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_ikj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_ksm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'Bootloader.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 PHY_CLK125 
    Info (332119):     1.068               0.000 PHY_RX_CLOCK 
    Info (332119):     1.387               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.045               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.251               0.000 n/a 
    Info (332119):    13.736               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    15.596               0.000 PHY_RX-CLOCK_2 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 PHY_RX_CLOCK 
    Info (332119):     0.327               0.000 PHY_RX-CLOCK_2 
    Info (332119):     0.339               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.393               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.394               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.397               0.000 PHY_CLK125 
    Info (332119):     9.979               0.000 n/a 
Info (332146): Worst-case recovery slack is 11.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.206               0.000 PHY_RX_CLOCK 
    Info (332119):    33.979               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.154               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    73.980               0.000 PHY_RX-CLOCK_2 
Info (332146): Worst-case removal slack is 1.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.417               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.997               0.000 PHY_RX-CLOCK_2 
    Info (332119):    27.599               0.000 PHY_RX_CLOCK 
    Info (332119):    41.248               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.760               0.000 PHY_CLK125 
    Info (332119):     9.610               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.680               0.000 PHY_RX_CLOCK 
    Info (332119):    39.633               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    39.671               0.000 PHY_RX-CLOCK_2 
    Info (332119):   199.631               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 41.062 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.147               0.000 PHY_CLK125 
    Info (332119):     1.266               0.000 PHY_RX_CLOCK 
    Info (332119):     2.047               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.626               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.499               0.000 n/a 
    Info (332119):    14.262               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    15.963               0.000 PHY_RX-CLOCK_2 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 PHY_RX_CLOCK 
    Info (332119):     0.329               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.330               0.000 PHY_RX-CLOCK_2 
    Info (332119):     0.344               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.346               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.354               0.000 PHY_CLK125 
    Info (332119):     8.900               0.000 n/a 
Info (332146): Worst-case recovery slack is 12.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.050               0.000 PHY_RX_CLOCK 
    Info (332119):    34.527               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.352               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    74.536               0.000 PHY_RX-CLOCK_2 
Info (332146): Worst-case removal slack is 1.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.301               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.538               0.000 PHY_RX-CLOCK_2 
    Info (332119):    26.788               0.000 PHY_RX_CLOCK 
    Info (332119):    41.136               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.760               0.000 PHY_CLK125 
    Info (332119):     9.719               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.678               0.000 PHY_RX_CLOCK 
    Info (332119):    39.644               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    39.656               0.000 PHY_RX-CLOCK_2 
    Info (332119):   199.640               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 42.638 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.976
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.976               0.000 PHY_RX_CLOCK 
    Info (332119):     2.097               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.417               0.000 PHY_CLK125 
    Info (332119):     3.568               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     7.691               0.000 n/a 
    Info (332119):    16.803               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.720               0.000 PHY_RX-CLOCK_2 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 PHY_RX-CLOCK_2 
    Info (332119):     0.142               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.145               0.000 PHY_RX_CLOCK 
    Info (332119):     0.174               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.174               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.180               0.000 PHY_CLK125 
    Info (332119):     5.417               0.000 n/a 
Info (332146): Worst-case recovery slack is 15.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.659               0.000 PHY_RX_CLOCK 
    Info (332119):    36.752               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.022               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    76.652               0.000 PHY_RX-CLOCK_2 
Info (332146): Worst-case removal slack is 0.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.683               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.127               0.000 PHY_RX-CLOCK_2 
    Info (332119):    23.519               0.000 PHY_RX_CLOCK 
    Info (332119):    40.604               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.317               0.000 PHY_CLK125 
    Info (332119):     9.872               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.259               0.000 PHY_RX_CLOCK 
    Info (332119):    39.742               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    39.763               0.000 PHY_RX-CLOCK_2 
    Info (332119):   199.740               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 48.418 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 663 megabytes
    Info: Processing ended: Thu Mar 05 08:30:49 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


