glabel sramTransferSRAM
/* 088E18 8008E3B8 7C0802A6 */  mflr    r0
/* 088E1C 8008E3BC 90010004 */  stw     r0, 4(r1)
/* 088E20 8008E3C0 9421FFD8 */  stwu    r1, -0x28(r1)
/* 088E24 8008E3C4 93E10024 */  stw     r31, 0x24(r1)
/* 088E28 8008E3C8 7CBF2B78 */  mr      r31, r5
/* 088E2C 8008E3CC 38A40000 */  addi    r5, r4, 0
/* 088E30 8008E3D0 90C10014 */  stw     r6, 0x14(r1)
/* 088E34 8008E3D4 38810018 */  addi    r4, r1, 0x18
/* 088E38 8008E3D8 38C10014 */  addi    r6, r1, 0x14
/* 088E3C 8008E3DC 80630000 */  lwz     r3, 0(r3)
/* 088E40 8008E3E0 8063002C */  lwz     r3, 0x2c(r3)
/* 088E44 8008E3E4 4BFDECBD */  bl      ramGetBuffer
/* 088E48 8008E3E8 2C030000 */  cmpwi   r3, 0
/* 088E4C 8008E3EC 4082000C */  bne     lbl_8008E3F8
/* 088E50 8008E3F0 38600000 */  li      r3, 0
/* 088E54 8008E3F4 48000028 */  b       lbl_8008E41C
lbl_8008E3F8:
/* 088E58 8008E3F8 80810018 */  lwz     r4, 0x18(r1)
/* 088E5C 8008E3FC 57E3047E */  clrlwi  r3, r31, 0x11
/* 088E60 8008E400 80A10014 */  lwz     r5, 0x14(r1)
/* 088E64 8008E404 4BF7AA71 */  bl      simulatorWriteSRAM
/* 088E68 8008E408 2C030000 */  cmpwi   r3, 0
/* 088E6C 8008E40C 4082000C */  bne     lbl_8008E418
/* 088E70 8008E410 38600000 */  li      r3, 0
/* 088E74 8008E414 48000008 */  b       lbl_8008E41C
lbl_8008E418:
/* 088E78 8008E418 38600001 */  li      r3, 1
lbl_8008E41C:
/* 088E7C 8008E41C 8001002C */  lwz     r0, 0x2c(r1)
/* 088E80 8008E420 83E10024 */  lwz     r31, 0x24(r1)
/* 088E84 8008E424 38210028 */  addi    r1, r1, 0x28
/* 088E88 8008E428 7C0803A6 */  mtlr    r0
/* 088E8C 8008E42C 4E800020 */  blr     
