<stg><name>compute_Pipeline_VITIS_LOOP_139_1</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %ret

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln139 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %add_ln139 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln139 = br i1 %icmp_ln139, void %fpga_resource_limit_hint.for.inc.1_begin, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:4 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:5 %zext_ln144 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:6 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:7 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:8 %trunc_ln144 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:9 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:10 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:24 %store_ln139 = store i7 %add_ln139, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:9 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:10 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:11 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln144

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:12 %bitcast_ln10 = bitcast i16 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln10"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:13 %trunc_ln1497 = trunc i16 %bitcast_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln1497"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:0 %ret_load = load i16 %ret

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:14 %zext_ln12 = zext i15 %trunc_ln1497

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:15 %val1 = bitcast i16 %zext_ln12

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:17 %ret_1 = hadd i16 %ret_load, i16 %val1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %ret_load_1 = load i16 %ret

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.halfP0A, i16 %ret_out, i16 %ret_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:1 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:2 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:3 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:16 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:17 %ret_1 = hadd i16 %ret_load, i16 %val1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:18 %specfucore_ln143 = specfucore void @_ssdm_op_SpecFUCore, i16 %ret_1, i64 534, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln143"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:19 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:20 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_13, void @empty_6, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:21 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:22 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:23 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:25 %store_ln139 = store i16 %ret_1, i16 %ret

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.1_begin:26 %br_ln139 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="ret_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ret_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="ret" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_69" to="i" fromId="69" toId="8">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="74" from="reg_file_2_1" to="specmemcore_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="82" from="reg_file_2_0" to="specmemcore_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="i" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="ret" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="92" from="i" to="i_7" fromId="8" toId="14">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specpipeline_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="102" from="p_str" to="specpipeline_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="103" from="i_7" to="icmp_ln139" fromId="14" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln139" fromId="104" toId="16">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="106" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="empty" fromId="108" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_108" to="empty" fromId="108" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_108" to="empty" fromId="108" toId="17">
</dataflow>
<dataflow id="112" from="i_7" to="add_ln139" fromId="14" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln139" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="icmp_ln139" to="br_ln139" fromId="16" toId="19">
</dataflow>
<dataflow id="117" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="i_7" to="lshr_ln" fromId="14" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_69" to="lshr_ln" fromId="69" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_120" to="lshr_ln" fromId="120" toId="20">
</dataflow>
<dataflow id="122" from="lshr_ln" to="zext_ln144" fromId="20" toId="21">
</dataflow>
<dataflow id="123" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="66" toId="22">
</dataflow>
<dataflow id="125" from="StgValue_124" to="reg_file_2_0_addr" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="zext_ln144" to="reg_file_2_0_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="127" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="67" toId="23">
</dataflow>
<dataflow id="128" from="StgValue_124" to="reg_file_2_1_addr" fromId="124" toId="23">
</dataflow>
<dataflow id="129" from="zext_ln144" to="reg_file_2_1_addr" fromId="21" toId="23">
</dataflow>
<dataflow id="130" from="i_7" to="trunc_ln144" fromId="14" toId="24">
</dataflow>
<dataflow id="131" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="22" toId="25">
</dataflow>
<dataflow id="132" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="23" toId="26">
</dataflow>
<dataflow id="133" from="add_ln139" to="store_ln139" fromId="18" toId="27">
</dataflow>
<dataflow id="134" from="i" to="store_ln139" fromId="8" toId="27">
</dataflow>
<dataflow id="135" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="22" toId="28">
</dataflow>
<dataflow id="136" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="23" toId="29">
</dataflow>
<dataflow id="138" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="137" toId="30">
</dataflow>
<dataflow id="139" from="reg_file_2_0_load" to="tmp" fromId="28" toId="30">
</dataflow>
<dataflow id="140" from="reg_file_2_1_load" to="tmp" fromId="29" toId="30">
</dataflow>
<dataflow id="141" from="trunc_ln144" to="tmp" fromId="24" toId="30">
</dataflow>
<dataflow id="142" from="tmp" to="bitcast_ln10" fromId="30" toId="31">
</dataflow>
<dataflow id="143" from="bitcast_ln10" to="trunc_ln1497" fromId="31" toId="32">
</dataflow>
<dataflow id="144" from="ret" to="ret_load" fromId="7" toId="33">
</dataflow>
<dataflow id="145" from="trunc_ln1497" to="zext_ln12" fromId="32" toId="34">
</dataflow>
<dataflow id="146" from="zext_ln12" to="val1" fromId="34" toId="35">
</dataflow>
<dataflow id="147" from="ret_load" to="ret_1" fromId="33" toId="36">
</dataflow>
<dataflow id="148" from="val1" to="ret_1" fromId="35" toId="36">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecLoopName" to="specloopname_ln136" fromId="149" toId="37">
</dataflow>
<dataflow id="152" from="empty_19" to="specloopname_ln136" fromId="151" toId="37">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="153" toId="38">
</dataflow>
<dataflow id="156" from="empty_7" to="rbegin1" fromId="155" toId="38">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="153" toId="39">
</dataflow>
<dataflow id="159" from="empty_15" to="rbegin3" fromId="158" toId="39">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="153" toId="40">
</dataflow>
<dataflow id="162" from="empty" to="rbegin" fromId="161" toId="40">
</dataflow>
<dataflow id="163" from="ret_load" to="ret_1" fromId="33" toId="41">
</dataflow>
<dataflow id="164" from="val1" to="ret_1" fromId="35" toId="41">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecFUCore" to="specfucore_ln143" fromId="165" toId="42">
</dataflow>
<dataflow id="167" from="ret_1" to="specfucore_ln143" fromId="41" toId="42">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specfucore_ln143" fromId="168" toId="42">
</dataflow>
<dataflow id="171" from="StgValue_170" to="specfucore_ln143" fromId="170" toId="42">
</dataflow>
<dataflow id="172" from="StgValue_79" to="specfucore_ln143" fromId="79" toId="42">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="173" toId="43">
</dataflow>
<dataflow id="175" from="empty" to="rend" fromId="161" toId="43">
</dataflow>
<dataflow id="176" from="rbegin" to="rend" fromId="40" toId="43">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln146" fromId="177" toId="44">
</dataflow>
<dataflow id="180" from="StgValue_179" to="specresourcelimit_ln146" fromId="179" toId="44">
</dataflow>
<dataflow id="182" from="empty_13" to="specresourcelimit_ln146" fromId="181" toId="44">
</dataflow>
<dataflow id="184" from="empty_6" to="specresourcelimit_ln146" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="empty_6" to="specresourcelimit_ln146" fromId="183" toId="44">
</dataflow>
<dataflow id="186" from="empty_6" to="specresourcelimit_ln146" fromId="183" toId="44">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="173" toId="45">
</dataflow>
<dataflow id="188" from="empty_15" to="rend4" fromId="158" toId="45">
</dataflow>
<dataflow id="189" from="rbegin3" to="rend4" fromId="39" toId="45">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln146" fromId="177" toId="46">
</dataflow>
<dataflow id="191" from="StgValue_179" to="specresourcelimit_ln146" fromId="179" toId="46">
</dataflow>
<dataflow id="193" from="empty_8" to="specresourcelimit_ln146" fromId="192" toId="46">
</dataflow>
<dataflow id="194" from="empty_6" to="specresourcelimit_ln146" fromId="183" toId="46">
</dataflow>
<dataflow id="195" from="empty_6" to="specresourcelimit_ln146" fromId="183" toId="46">
</dataflow>
<dataflow id="196" from="empty_6" to="specresourcelimit_ln146" fromId="183" toId="46">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="173" toId="47">
</dataflow>
<dataflow id="198" from="empty_7" to="rend2" fromId="155" toId="47">
</dataflow>
<dataflow id="199" from="rbegin1" to="rend2" fromId="38" toId="47">
</dataflow>
<dataflow id="200" from="ret_1" to="store_ln139" fromId="41" toId="48">
</dataflow>
<dataflow id="201" from="ret" to="store_ln139" fromId="7" toId="48">
</dataflow>
<dataflow id="202" from="ret" to="ret_load_1" fromId="7" toId="50">
</dataflow>
<dataflow id="204" from="_ssdm_op_Write.ap_auto.halfP0A" to="write_ln0" fromId="203" toId="51">
</dataflow>
<dataflow id="205" from="ret_out" to="write_ln0" fromId="68" toId="51">
</dataflow>
<dataflow id="206" from="ret_load_1" to="write_ln0" fromId="50" toId="51">
</dataflow>
<dataflow id="207" from="icmp_ln139" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="208" from="icmp_ln139" to="StgValue_4" fromId="16" toId="4">
</dataflow>
</dataflows>


</stg>
