
#####==========stderr_mid==========#####:
clang version 3.5.0 (tags/RELEASE_350/final)
Target: dsp
Thread model: posix
 "D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\clang.exe" -cc1 -triple dsp -emit-llvm -disable-free -main-file-name fixup_bumpbeforecmp.c -mrelocation-model static -mdisable-fp-elim -fmath-errno -no-integrated-as -mconstructor-aliases -v -dwarf-column-info -coverage-file "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test\\./testcase_8slots/2/fixup_bumpbeforecmp.ll" -resource-dir "D:\\ppp\\lee_han-dsp_compiler-master\\dsp_compiler_old\\build-x64\\Debug\\bin\\..\\lib\\clang\\3.5.0" -I ./include -O0 -fno-dwarf-directory-asm -fdebug-compilation-dir "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test" -ferror-limit 19 -fmessage-length 0 -mstackrealign -fobjc-runtime=gcc -fdiagnostics-show-option -o ./testcase_8slots/2/fixup_bumpbeforecmp.ll -x c ./testcase_8slots/2/fixup_bumpbeforecmp.c
clang -cc1 version 3.5.0 based upon LLVM 3.5.0svn default target x86_64-pc-windows-msvc
ignoring nonexistent directory "/usr/local/include"
ignoring nonexistent directory "/usr/include"
#include "..." search starts here:
#include <...> search starts here:
 ./include
 D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\..\lib\clang\3.5.0\include
End of search list.
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function add: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg0
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %do.body
    Predecessors according to CFG: BB#0 BB#4
	%vreg1<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg1
	%vreg2<def> = ADDiu %vreg1, 1; CPURegs:%vreg2,%vreg1
	ST %vreg2<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg2
	%vreg3<def> = MovGR %ZERO, 256; CPURegs:%vreg3
	%vreg4<def> = LT %vreg1, %vreg3<kill>; CPURegs:%vreg4,%vreg1,%vreg3
	JC %vreg4<kill>, <BB#3>; CPURegs:%vreg4
	Jmp <BB#2>
    Successors according to CFG: BB#2(4) BB#3(124)

BB#2: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#1
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#3: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#1
	%vreg5<def> = MovGR %ZERO, 2; CPURegs:%vreg5
	%vreg6<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg6
	%vreg7<def> = SHL %vreg6<kill>, %vreg5<kill>; CPURegs:%vreg7,%vreg6,%vreg5
	%vreg8<def> = MovIGH %ZERO, <ga:@a>[TF=3]; CPURegs:%vreg8
	%vreg9<def,tied1> = MovIGL %vreg8<tied0>, <ga:@a>[TF=4]; CPURegs:%vreg9,%vreg8
	%vreg10<def> = ADDu %vreg7<kill>, %vreg9<kill>; CPURegs:%vreg10,%vreg7,%vreg9
	%vreg11<def> = LD %vreg10<kill>, -4; mem:LD4[%arrayidx] CPURegs:%vreg11,%vreg10
	%vreg12<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg12
	%vreg13<def,tied1> = MovIGL %vreg12<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg13,%vreg12
	%vreg14<def> = LD %vreg13, 0; mem:LD4[@sum] CPURegs:%vreg14,%vreg13
	%vreg15<def> = ADDu %vreg14<kill>, %vreg11<kill>; CPURegs:%vreg15,%vreg14,%vreg11
	ST %vreg15<kill>, %vreg13, 0; mem:ST4[@sum] CPURegs:%vreg15,%vreg13
	Jmp <BB#4>
    Successors according to CFG: BB#4

BB#4: derived from LLVM BB %do.cond
    Predecessors according to CFG: BB#3
	%vreg16<def> = MovGR %ZERO, 1; CPURegs:%vreg16
	JC %vreg16<kill>, <BB#1>; CPURegs:%vreg16
	Jmp <BB#5>
    Successors according to CFG: BB#1(124) BB#5(4)

BB#5: derived from LLVM BB %do.end
    Predecessors according to CFG: BB#4 BB#2
	%vreg17<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg17
	%vreg18<def,tied1> = MovIGL %vreg17<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg18,%vreg17
	%vreg19<def> = LD %vreg18<kill>, 0; mem:LD4[@sum] CPURegs:%vreg19,%vreg18
	%V0<def> = COPY %vreg19; CPURegs:%vreg19
	RetLR %V0<imp-use>

# End machine code for function add.


#####==========stderr_obj==========#####:
# Machine code for function add: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg0
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %do.body
    Predecessors according to CFG: BB#0 BB#4
	%vreg1<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg1
	%vreg2<def> = ADDiu %vreg1, 1; CPURegs:%vreg2,%vreg1
	ST %vreg2<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg2
	%vreg3<def> = MovGR %ZERO, 256; CPURegs:%vreg3
	%vreg4<def> = LT %vreg1, %vreg3<kill>; CPURegs:%vreg4,%vreg1,%vreg3
	JC %vreg4<kill>, <BB#3>; CPURegs:%vreg4
	Jmp <BB#2>
    Successors according to CFG: BB#2(4) BB#3(124)

BB#2: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#1
	Jmp <BB#5>
    Successors according to CFG: BB#5

BB#3: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#1
	%vreg5<def> = MovGR %ZERO, 2; CPURegs:%vreg5
	%vreg6<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg6
	%vreg7<def> = SHL %vreg6<kill>, %vreg5<kill>; CPURegs:%vreg7,%vreg6,%vreg5
	%vreg8<def> = MovIGH %ZERO, <ga:@a>[TF=3]; CPURegs:%vreg8
	%vreg9<def,tied1> = MovIGL %vreg8<tied0>, <ga:@a>[TF=4]; CPURegs:%vreg9,%vreg8
	%vreg10<def> = ADDu %vreg7<kill>, %vreg9<kill>; CPURegs:%vreg10,%vreg7,%vreg9
	%vreg11<def> = LD %vreg10<kill>, -4; mem:LD4[%arrayidx] CPURegs:%vreg11,%vreg10
	%vreg12<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg12
	%vreg13<def,tied1> = MovIGL %vreg12<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg13,%vreg12
	%vreg14<def> = LD %vreg13, 0; mem:LD4[@sum] CPURegs:%vreg14,%vreg13
	%vreg15<def> = ADDu %vreg14<kill>, %vreg11<kill>; CPURegs:%vreg15,%vreg14,%vreg11
	ST %vreg15<kill>, %vreg13, 0; mem:ST4[@sum] CPURegs:%vreg15,%vreg13
	Jmp <BB#4>
    Successors according to CFG: BB#4

BB#4: derived from LLVM BB %do.cond
    Predecessors according to CFG: BB#3
	%vreg16<def> = MovGR %ZERO, 1; CPURegs:%vreg16
	JC %vreg16<kill>, <BB#1>; CPURegs:%vreg16
	Jmp <BB#5>
    Successors according to CFG: BB#1(124) BB#5(4)

BB#5: derived from LLVM BB %do.end
    Predecessors according to CFG: BB#4 BB#2
	%vreg17<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg17
	%vreg18<def,tied1> = MovIGL %vreg17<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg18,%vreg17
	%vreg19<def> = LD %vreg18<kill>, 0; mem:LD4[@sum] CPURegs:%vreg19,%vreg18
	%V0<def> = COPY %vreg19; CPURegs:%vreg19
	RetLR %V0<imp-use>

# End machine code for function add.

