

================================================================
== Vitis HLS Report for 'simulatedAnnealingTop_Pipeline_2'
================================================================
* Date:           Tue Mar 19 21:35:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.281 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      674|      674|  2.106 us|  2.106 us|  674|  674|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      672|      672|        74|          1|          1|   600|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 74


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 74, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%phi_urem11 = alloca i32 1"   --->   Operation 77 'alloca' 'phi_urem11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%phi_mul9 = alloca i32 1"   --->   Operation 78 'alloca' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shiftreg14 = alloca i32 1"   --->   Operation 79 'alloca' 'shiftreg14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%loop_index6 = alloca i32 1"   --->   Operation 80 'alloca' 'loop_index6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_12, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%c2n_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %c2n_cast"   --->   Operation 82 'read' 'c2n_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%c2n_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c2n"   --->   Operation 83 'read' 'c2n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %loop_index6"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln0 = store i56 0, i56 %shiftreg14"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 0, i20 %phi_mul9"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %phi_urem11"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop5"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%loop_index6_load = load i10 %loop_index6"   --->   Operation 89 'load' 'loop_index6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.60ns)   --->   "%exitcond26 = icmp_eq  i10 %loop_index6_load, i10 600"   --->   Operation 92 'icmp' 'exitcond26' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 93 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.72ns)   --->   "%empty_67 = add i10 %loop_index6_load, i10 1"   --->   Operation 94 'add' 'empty_67' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond26, void %load-store-loop5.split, void %memcpy-split4.exitStub"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_74 = trunc i10 %loop_index6_load"   --->   Operation 96 'trunc' 'empty_74' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %loop_index6_load, i32 3, i32 9"   --->   Operation 97 'partselect' 'tmp_s' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 0"   --->   Operation 98 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast22 = zext i10 %tmp_10"   --->   Operation 99 'zext' 'p_cast22' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.49ns)   --->   "%empty_75 = icmp_eq  i3 %empty_74, i3 0"   --->   Operation 100 'icmp' 'empty_75' <Predicate = (!exitcond26)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %loop_index6_load, i32 3"   --->   Operation 101 'bitselect' 'tmp' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.14ns)   --->   "%empty_76 = add i64 %p_cast22, i64 %c2n_read"   --->   Operation 102 'add' 'empty_76' <Predicate = (!exitcond26 & empty_75)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_76, i32 4, i32 63"   --->   Operation 103 'partselect' 'p_cast6' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 %empty_67, i10 %loop_index6"   --->   Operation 104 'store' 'store_ln0' <Predicate = (!exitcond26)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast6_cast = sext i60 %p_cast6"   --->   Operation 105 'sext' 'p_cast6_cast' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %p_cast6_cast"   --->   Operation 106 'getelementptr' 'gmem_addr' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.00>
ST_2 : Operation 107 [70/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 107 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 108 [69/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 108 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 109 [68/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 109 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.28>
ST_5 : Operation 110 [67/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 110 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.28>
ST_6 : Operation 111 [66/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 111 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.28>
ST_7 : Operation 112 [65/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 112 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.28>
ST_8 : Operation 113 [64/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 113 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.28>
ST_9 : Operation 114 [63/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 114 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.28>
ST_10 : Operation 115 [62/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 115 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.28>
ST_11 : Operation 116 [61/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 116 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 117 [60/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 117 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.28>
ST_13 : Operation 118 [59/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 118 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.28>
ST_14 : Operation 119 [58/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 119 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.28>
ST_15 : Operation 120 [57/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 120 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.28>
ST_16 : Operation 121 [56/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 121 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.28>
ST_17 : Operation 122 [55/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 122 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.28>
ST_18 : Operation 123 [54/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 123 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.28>
ST_19 : Operation 124 [53/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 124 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.28>
ST_20 : Operation 125 [52/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 125 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.28>
ST_21 : Operation 126 [51/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 126 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.28>
ST_22 : Operation 127 [50/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 127 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.28>
ST_23 : Operation 128 [49/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 128 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.28>
ST_24 : Operation 129 [48/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 129 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.28>
ST_25 : Operation 130 [47/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 130 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.28>
ST_26 : Operation 131 [46/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.28>
ST_27 : Operation 132 [45/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 132 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.28>
ST_28 : Operation 133 [44/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 133 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.28>
ST_29 : Operation 134 [43/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 134 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.28>
ST_30 : Operation 135 [42/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 135 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.28>
ST_31 : Operation 136 [41/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 136 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.28>
ST_32 : Operation 137 [40/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.28>
ST_33 : Operation 138 [39/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 138 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.28>
ST_34 : Operation 139 [38/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 139 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.28>
ST_35 : Operation 140 [37/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 140 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.28>
ST_36 : Operation 141 [36/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 141 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.28>
ST_37 : Operation 142 [35/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 142 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.28>
ST_38 : Operation 143 [34/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 143 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.28>
ST_39 : Operation 144 [33/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 144 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.28>
ST_40 : Operation 145 [32/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 145 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.28>
ST_41 : Operation 146 [31/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.28>
ST_42 : Operation 147 [30/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.28>
ST_43 : Operation 148 [29/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.28>
ST_44 : Operation 149 [28/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 149 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.28>
ST_45 : Operation 150 [27/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.28>
ST_46 : Operation 151 [26/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 151 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.28>
ST_47 : Operation 152 [25/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 152 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.28>
ST_48 : Operation 153 [24/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 153 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.28>
ST_49 : Operation 154 [23/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 154 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.28>
ST_50 : Operation 155 [22/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 155 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.28>
ST_51 : Operation 156 [21/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.28>
ST_52 : Operation 157 [20/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 157 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.28>
ST_53 : Operation 158 [19/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.28>
ST_54 : Operation 159 [18/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 159 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.28>
ST_55 : Operation 160 [17/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 160 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.28>
ST_56 : Operation 161 [16/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 161 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.28>
ST_57 : Operation 162 [15/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 162 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.28>
ST_58 : Operation 163 [14/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.28>
ST_59 : Operation 164 [13/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 164 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.28>
ST_60 : Operation 165 [12/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 165 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.28>
ST_61 : Operation 166 [11/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 166 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.28>
ST_62 : Operation 167 [10/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 167 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.28>
ST_63 : Operation 168 [9/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 168 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.28>
ST_64 : Operation 169 [8/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 169 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.28>
ST_65 : Operation 170 [7/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 170 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.28>
ST_66 : Operation 171 [6/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 171 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.28>
ST_67 : Operation 172 [5/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 172 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.28>
ST_68 : Operation 173 [4/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 173 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.28>
ST_69 : Operation 174 [3/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 174 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.28>
ST_70 : Operation 175 [2/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 175 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.28>
ST_71 : Operation 176 [1/70] (2.28ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 176 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.28>
ST_72 : Operation 177 [1/1] (2.28ns)   --->   "%gmem_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %gmem_addr"   --->   Operation 177 'read' 'gmem_addr_read' <Predicate = (!exitcond26 & empty_75)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 1.88>
ST_73 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp, i3 0"   --->   Operation 178 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.00>
ST_73 : Operation 179 [1/1] (0.70ns)   --->   "%empty_77 = add i4 %tmp_11, i4 %c2n_cast_read"   --->   Operation 179 'add' 'empty_77' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_77, i3 0"   --->   Operation 180 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.00>
ST_73 : Operation 181 [1/1] (0.00ns)   --->   "%p_cast23 = zext i7 %tmp_12"   --->   Operation 181 'zext' 'p_cast23' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.00>
ST_73 : Operation 182 [1/1] (1.17ns)   --->   "%empty_78 = lshr i128 %gmem_addr_read, i128 %p_cast23"   --->   Operation 182 'lshr' 'empty_78' <Predicate = (!exitcond26 & empty_75)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 183 [1/1] (0.00ns)   --->   "%empty_79 = trunc i128 %empty_78"   --->   Operation 183 'trunc' 'empty_79' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.00>
ST_73 : Operation 184 [1/1] (0.38ns)   --->   "%br_ln0 = br void %load-store-loop5.split._crit_edge"   --->   Operation 184 'br' 'br_ln0' <Predicate = (!exitcond26 & empty_75)> <Delay = 0.38>
ST_73 : Operation 212 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 212 'ret' 'ret_ln0' <Predicate = (exitcond26)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 2.01>
ST_74 : Operation 185 [1/1] (0.00ns)   --->   "%shiftreg14_load = load i56 %shiftreg14"   --->   Operation 185 'load' 'shiftreg14_load' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_74 : Operation 186 [1/1] (0.00ns)   --->   "%shiftreg14_cast = zext i56 %shiftreg14_load"   --->   Operation 186 'zext' 'shiftreg14_cast' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_74 : Operation 187 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %empty_75, void %load-store-loop5.split._crit_edge, void"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!exitcond26)> <Delay = 0.38>
ST_74 : Operation 188 [1/1] (0.00ns)   --->   "%empty_68 = phi i64 %empty_79, void, i64 %shiftreg14_cast, void %load-store-loop5.split"   --->   Operation 188 'phi' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 189 [1/1] (0.00ns)   --->   "%phi_urem11_load = load i10 %phi_urem11"   --->   Operation 189 'load' 'phi_urem11_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 190 [1/1] (0.00ns)   --->   "%phi_mul9_load = load i20 %phi_mul9"   --->   Operation 190 'load' 'phi_mul9_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 191 [1/1] (0.72ns)   --->   "%next_urem12 = add i10 %phi_urem11_load, i10 1"   --->   Operation 191 'add' 'next_urem12' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 192 [1/1] (0.60ns)   --->   "%empty_69 = icmp_ult  i10 %next_urem12, i10 6"   --->   Operation 192 'icmp' 'empty_69' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 193 [1/1] (0.30ns)   --->   "%idx_urem13 = select i1 %empty_69, i10 %next_urem12, i10 0"   --->   Operation 193 'select' 'idx_urem13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 194 [1/1] (0.00ns)   --->   "%empty_70 = trunc i64 %empty_68"   --->   Operation 194 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 195 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %empty_68, i32 8, i32 63"   --->   Operation 195 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 196 [1/1] (0.80ns)   --->   "%next_mul10 = add i20 %phi_mul9_load, i20 1366"   --->   Operation 196 'add' 'next_mul10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %phi_mul9_load, i32 13, i32 19"   --->   Operation 197 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_13, i3 0"   --->   Operation 198 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast25 = zext i10 %phi_urem11_load"   --->   Operation 199 'zext' 'p_cast25' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 200 [1/1] (0.00ns)   --->   "%c2n_l_V_addr = getelementptr i800 %c2n_l_V, i64 0, i64 %p_cast25"   --->   Operation 200 'getelementptr' 'c2n_l_V_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 201 [1/1] (0.00ns)   --->   "%empty_71 = zext i10 %tmp_14"   --->   Operation 201 'zext' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 202 [1/1] (0.00ns)   --->   "%empty_72 = zext i8 %empty_70"   --->   Operation 202 'zext' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 203 [1/1] (0.74ns)   --->   "%empty_73 = shl i800 %empty_72, i800 %empty_71"   --->   Operation 203 'shl' 'empty_73' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 204 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %c2n_l_V"   --->   Operation 204 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 205 [1/1] (0.00ns)   --->   "%udiv24_cast = zext i7 %tmp_13"   --->   Operation 205 'zext' 'udiv24_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 206 [1/1] (0.66ns)   --->   "%mask25 = shl i100 1, i100 %udiv24_cast"   --->   Operation 206 'shl' 'mask25' <Predicate = true> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 207 [1/1] (0.74ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i800, i3 %c2n_l_V_addr, i800 %empty_73, i100 %mask25"   --->   Operation 207 'store' 'store_ln0' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_74 : Operation 208 [1/1] (0.38ns)   --->   "%store_ln0 = store i56 %p_cast2, i56 %shiftreg14"   --->   Operation 208 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_74 : Operation 209 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %next_mul10, i20 %phi_mul9"   --->   Operation 209 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_74 : Operation 210 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 %idx_urem13, i10 %phi_urem11"   --->   Operation 210 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_74 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop5"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.12ns, clock uncertainty: 0.844ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	'alloca' operation ('loop_index6') [8]  (0 ns)
	'load' operation ('loop_index6_load') on local variable 'loop_index6' [18]  (0 ns)
	'add' operation ('empty_76') [37]  (1.15 ns)

 <State 2>: 2.28ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [40]  (0 ns)
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 3>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 4>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 5>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 6>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 7>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 8>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 9>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 10>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 11>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 12>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 13>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 14>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 15>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 16>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 17>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 18>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 19>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 20>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 21>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 22>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 23>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 24>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 25>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 26>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 27>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 28>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 29>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 30>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 31>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 32>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 33>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 34>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 35>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 36>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 37>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 38>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 39>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 40>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 41>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 42>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 43>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 44>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 45>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 46>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 47>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 48>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 49>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 50>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 51>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 52>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 53>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 54>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 55>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 56>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 57>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 58>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 59>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 60>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 61>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 62>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 63>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 64>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 65>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 66>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 67>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 68>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 69>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 70>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 71>: 2.28ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req') on port 'gmem' [41]  (2.28 ns)

 <State 72>: 2.28ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [42]  (2.28 ns)

 <State 73>: 1.88ns
The critical path consists of the following:
	'add' operation ('empty_77') [43]  (0.708 ns)
	'lshr' operation ('empty_78') [46]  (1.18 ns)

 <State 74>: 2.02ns
The critical path consists of the following:
	'load' operation ('phi_urem11_load') on local variable 'phi_urem11' [51]  (0 ns)
	'add' operation ('next_urem12') [53]  (0.725 ns)
	'icmp' operation ('empty_69') [54]  (0.605 ns)
	'select' operation ('idx_urem13') [55]  (0.303 ns)
	'store' operation ('store_ln0') of variable 'idx_urem13' on local variable 'phi_urem11' [73]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
