#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun  9 08:23:12 2023
# Process ID: 15100
# Current directory: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19084 C:\Users\tisha\OneDrive\Desktop\Xilinx\Lab 9_10\Nano_Proc.xpr
# Log file: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/vivado.log
# Journal file: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 882.320 ; gain = 143.191
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock_Register
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.773 ; gain = 24.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1616.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1625.227 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 08:38:06 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 08:38:06 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NANO_PROC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROC_7_seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock_Register
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1639.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.168 ; gain = 1.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.078 ; gain = 1.609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NANO_PROC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1644.301 ; gain = 0.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROC_7_seg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PROC_7_seg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NANO_PROC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9dd496c2151f489ebc951b996982ea1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROC_7_seg_TB_behav xil_defaultlib.PROC_7_seg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_3Bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter_Unit [programcounter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock_Register [slow_clock_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank_4bit [registerbank_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2Way_4Bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8Way_4Bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.NANO_PROC [nano_proc_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_7_seg [proc_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_7_seg_tb
Built simulation snapshot PROC_7_seg_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROC_7_seg_TB_behav -key {Behavioral:sim_1:Functional:PROC_7_seg_TB} -tclbatch {PROC_7_seg_TB.tcl} -view {{C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROC_7_seg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1647.492 ; gain = 3.055
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 08:57:00 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 08:57:00 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/synth_2

launch_runs impl_2 -jobs 4
[Fri Jun  9 09:02:59 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 09:02:59 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
close_hw
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 09:05:41 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 09:09:53 2023...
