verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/shifter_unit_28.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/compare_unit_27.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/boolean_unit_30.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/adder_unit_29.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_8.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_21.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_19.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_17.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/pipeline_7.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/multiplexer_23.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/digit_lut_lsb_26.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/digit_lut_25.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/alu16_unit_24.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_lives_5.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/edge_detector_3.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/button_conditioner_2.v"
verilog work "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/mojo_top_0.v"
