<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-06-19T02:23:05Z</updated>
  <subtitle>Weekly Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>pulp-platform/snitch</title>
    <updated>2022-06-19T02:23:05Z</updated>
    <id>tag:github.com,2022-06-19:/pulp-platform/snitch</id>
    <link href="https://github.com/pulp-platform/snitch" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Lean but mean RISC-V system!&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>lowRISC/muntjac</title>
    <updated>2022-06-19T02:23:05Z</updated>
    <id>tag:github.com,2022-06-19:/lowRISC/muntjac</id>
    <link href="https://github.com/lowRISC/muntjac" rel="alternate"></link>
    <summary type="html">&lt;p&gt;64-bit multicore RISC-V processor&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>syntacore/scr1</title>
    <updated>2022-06-19T02:23:05Z</updated>
    <id>tag:github.com,2022-06-19:/syntacore/scr1</id>
    <link href="https://github.com/syntacore/scr1" rel="alternate"></link>
    <summary type="html">&lt;p&gt;SCR1 is a high-quality open-source RISC-V MCU core in Verilog&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>