// Seed: 2767016945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output id_17;
  output id_16;
  input id_15;
  output id_14;
  output id_13;
  input id_12;
  input id_11;
  output id_10;
  output id_9;
  input id_8;
  input id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  type_20(
      1'b0, id_16, 1
  );
  reg   id_17 = id_8 - id_2;
  logic id_18;
  logic id_19;
  always @(posedge id_8, posedge "" - id_15) begin
    id_13 <= 1;
    SystemTFIdentifier(id_12);
    id_13 <= 1;
    if (id_12) id_17 <= #1 1;
    else begin
      id_10 <= id_17;
      SystemTFIdentifier(1);
      id_4[1] <= (1);
    end
  end
  assign id_2 = id_5;
endmodule
