{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682372657694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682372657697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 22:44:17 2023 " "Processing started: Mon Apr 24 22:44:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682372657697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372657697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult -c mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult -c mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372657698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682372658503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682372658503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../rtl/mult/adder.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682372672738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372672738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multer " "Found entity 1: multer" {  } { { "../../rtl/mult/multer.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682372672743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372672743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/datatypes.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/datatypes.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datatypes (SystemVerilog) " "Found design unit 1: datatypes (SystemVerilog)" {  } { { "../../rtl/mult/datatypes.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/datatypes.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682372672746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372672746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sfixed_adder " "Found entity 1: sfixed_adder" {  } { { "../../rtl/mult/sfixed_adder.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682372672749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372672749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_mult_9x9_x3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_mult_9x9_x3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sfixed_mult_9x9_x3 " "Found entity 1: sfixed_mult_9x9_x3" {  } { { "../../rtl/mult/sfixed_mult_9x9_x3.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_mult_9x9_x3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682372672753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372672753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../../rtl/mult/mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682372672756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372672756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult " "Elaborating entity \"mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682372672973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multer multer:multer0 " "Elaborating entity \"multer\" for hierarchy \"multer:multer0\"" {  } { { "../../rtl/mult/mult.sv" "multer0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372672977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult multer:multer0\|lpm_mult:m0 " "Elaborating entity \"lpm_mult\" for hierarchy \"multer:multer0\|lpm_mult:m0\"" {  } { { "../../rtl/mult/multer.sv" "m0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372673048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multer:multer0\|lpm_mult:m0 " "Elaborated megafunction instantiation \"multer:multer0\|lpm_mult:m0\"" {  } { { "../../rtl/mult/multer.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv" 27 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372673049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multer:multer0\|lpm_mult:m0 " "Instantiated megafunction \"multer:multer0\|lpm_mult:m0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=0 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673050 ""}  } { { "../../rtl/mult/multer.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv" 27 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682372673050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ihq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ihq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ihq " "Found entity 1: mult_ihq" {  } { { "db/mult_ihq.v" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/db/mult_ihq.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682372673099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372673099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ihq multer:multer0\|lpm_mult:m0\|mult_ihq:auto_generated " "Elaborating entity \"mult_ihq\" for hierarchy \"multer:multer0\|lpm_mult:m0\|mult_ihq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372673099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder0 " "Elaborating entity \"adder\" for hierarchy \"adder:adder0\"" {  } { { "../../rtl/mult/mult.sv" "adder0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372673106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub adder:adder0\|lpm_add_sub:a1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"adder:adder0\|lpm_add_sub:a1\"" {  } { { "../../rtl/mult/adder.sv" "a1" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372673120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder:adder0\|lpm_add_sub:a1 " "Elaborated megafunction instantiation \"adder:adder0\|lpm_add_sub:a1\"" {  } { { "../../rtl/mult/adder.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv" 17 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372673122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder:adder0\|lpm_add_sub:a1 " "Instantiated megafunction \"adder:adder0\|lpm_add_sub:a1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682372673122 ""}  } { { "../../rtl/mult/adder.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv" 17 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682372673122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dah " "Found entity 1: add_sub_dah" {  } { { "db/add_sub_dah.tdf" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/db/add_sub_dah.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682372673167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372673167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dah adder:adder0\|lpm_add_sub:a1\|add_sub_dah:auto_generated " "Elaborating entity \"add_sub_dah\" for hierarchy \"adder:adder0\|lpm_add_sub:a1\|add_sub_dah:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372673167 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1682372673275 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "multer:multer0 " "Partition \"multer:multer0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1682372673275 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1682372673275 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "adder:adder0 " "Partition \"adder:adder0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1682372673275 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1682372673275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682372674323 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1682372674332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372674459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682372674693 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682372674693 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "2 " "Implemented 2 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1682372674693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682372674693 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "multer:multer0 " "Starting Logic Optimization and Technology Mapping for Partition multer:multer0" {  } { { "../../rtl/mult/mult.sv" "multer0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv" 19 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372674702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "multer:multer0 " "Timing-Driven Synthesis is running on partition \"multer:multer0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682372674792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682372675042 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682372675042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682372675042 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682372675042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682372675042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1217 " "Peak virtual memory: 1217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682372675235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 22:44:35 2023 " "Processing ended: Mon Apr 24 22:44:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682372675235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682372675235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682372675235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682372675235 ""}
