TimeQuest Timing Analyzer report for letreiro
Thu Apr 20 14:06:13 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'divisorComJK:inst|FFJK:inst24|q'
 12. Setup: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'
 13. Setup: 'divisorComJK:inst|FFJK:inst12|q'
 14. Setup: 'divisorComJK:inst|FFJK:inst18|q'
 15. Setup: 'divisorComJK:inst|FFJK:inst1|q'
 16. Setup: 'divisorComJK:inst|FFJK:inst6|q'
 17. Setup: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'
 18. Setup: 'divisorComJK:inst|FFJK:inst10|q'
 19. Setup: 'divisorComJK:inst|FFJK:inst14|q'
 20. Setup: 'divisorComJK:inst|FFJK:inst16|q'
 21. Setup: 'divisorComJK:inst|FFJK:inst20|q'
 22. Setup: 'divisorComJK:inst|FFJK:inst22|q'
 23. Setup: 'divisorComJK:inst|FFJK:inst3|q'
 24. Setup: 'divisorComJK:inst|FFJK:inst8|q'
 25. Setup: 'divisorComJK:inst|FFJK:inst15|q'
 26. Setup: 'divisorComJK:inst|FFJK:inst21|q'
 27. Setup: 'divisorComJK:inst|FFJK:inst9|q'
 28. Setup: 'divisorComJK:inst|FFJK:inst19|q'
 29. Setup: 'divisorComJK:inst|FFJK:inst2|q'
 30. Setup: 'divisorComJK:inst|FFJK:inst7|q'
 31. Setup: 'divisorComJK:inst|FFJK:inst13|q'
 32. Setup: 'divisorComJK:inst|FFJK:inst4|q'
 33. Setup: 'divisorComJK:inst|FFJK:inst17|q'
 34. Setup: 'divisorComJK:inst|FFJK:inst11|q'
 35. Setup: 'divisorComJK:inst|FFJK:inst23|q'
 36. Setup: 'divisorComJK:inst|FFJK:inst5|q'
 37. Setup: 'CLK'
 38. Hold: 'CLK'
 39. Hold: 'divisorComJK:inst|FFJK:inst5|q'
 40. Hold: 'divisorComJK:inst|FFJK:inst23|q'
 41. Hold: 'divisorComJK:inst|FFJK:inst11|q'
 42. Hold: 'divisorComJK:inst|FFJK:inst17|q'
 43. Hold: 'divisorComJK:inst|FFJK:inst4|q'
 44. Hold: 'divisorComJK:inst|FFJK:inst13|q'
 45. Hold: 'divisorComJK:inst|FFJK:inst19|q'
 46. Hold: 'divisorComJK:inst|FFJK:inst2|q'
 47. Hold: 'divisorComJK:inst|FFJK:inst7|q'
 48. Hold: 'divisorComJK:inst|FFJK:inst21|q'
 49. Hold: 'divisorComJK:inst|FFJK:inst9|q'
 50. Hold: 'divisorComJK:inst|FFJK:inst15|q'
 51. Hold: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'
 52. Hold: 'divisorComJK:inst|FFJK:inst10|q'
 53. Hold: 'divisorComJK:inst|FFJK:inst14|q'
 54. Hold: 'divisorComJK:inst|FFJK:inst16|q'
 55. Hold: 'divisorComJK:inst|FFJK:inst20|q'
 56. Hold: 'divisorComJK:inst|FFJK:inst22|q'
 57. Hold: 'divisorComJK:inst|FFJK:inst3|q'
 58. Hold: 'divisorComJK:inst|FFJK:inst8|q'
 59. Hold: 'divisorComJK:inst|FFJK:inst12|q'
 60. Hold: 'divisorComJK:inst|FFJK:inst18|q'
 61. Hold: 'divisorComJK:inst|FFJK:inst1|q'
 62. Hold: 'divisorComJK:inst|FFJK:inst6|q'
 63. Hold: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'
 64. Hold: 'divisorComJK:inst|FFJK:inst24|q'
 65. Minimum Pulse Width: 'CLK'
 66. Minimum Pulse Width: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'
 67. Minimum Pulse Width: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'
 68. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst10|q'
 69. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst11|q'
 70. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst12|q'
 71. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst13|q'
 72. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst14|q'
 73. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst15|q'
 74. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst16|q'
 75. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst17|q'
 76. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst18|q'
 77. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst19|q'
 78. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst1|q'
 79. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst20|q'
 80. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst21|q'
 81. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst22|q'
 82. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst23|q'
 83. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst24|q'
 84. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst2|q'
 85. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst3|q'
 86. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst4|q'
 87. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst5|q'
 88. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst6|q'
 89. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst7|q'
 90. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst8|q'
 91. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst9|q'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Propagation Delay
 97. Minimum Propagation Delay
 98. Setup Transfers
 99. Hold Transfers
100. Report TCCS
101. Report RSKM
102. Unconstrained Paths
103. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; letreiro                                           ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM240T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; CLK                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                 ;
; divisorComJK:inst|FFJK:inst1|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst1|q }                      ;
; divisorComJK:inst|FFJK:inst2|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst2|q }                      ;
; divisorComJK:inst|FFJK:inst3|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst3|q }                      ;
; divisorComJK:inst|FFJK:inst4|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst4|q }                      ;
; divisorComJK:inst|FFJK:inst5|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst5|q }                      ;
; divisorComJK:inst|FFJK:inst6|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst6|q }                      ;
; divisorComJK:inst|FFJK:inst7|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst7|q }                      ;
; divisorComJK:inst|FFJK:inst8|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst8|q }                      ;
; divisorComJK:inst|FFJK:inst9|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst9|q }                      ;
; divisorComJK:inst|FFJK:inst10|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst10|q }                     ;
; divisorComJK:inst|FFJK:inst11|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst11|q }                     ;
; divisorComJK:inst|FFJK:inst12|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst12|q }                     ;
; divisorComJK:inst|FFJK:inst13|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst13|q }                     ;
; divisorComJK:inst|FFJK:inst14|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst14|q }                     ;
; divisorComJK:inst|FFJK:inst15|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst15|q }                     ;
; divisorComJK:inst|FFJK:inst16|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst16|q }                     ;
; divisorComJK:inst|FFJK:inst17|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst17|q }                     ;
; divisorComJK:inst|FFJK:inst18|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst18|q }                     ;
; divisorComJK:inst|FFJK:inst19|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst19|q }                     ;
; divisorComJK:inst|FFJK:inst20|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst20|q }                     ;
; divisorComJK:inst|FFJK:inst21|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst21|q }                     ;
; divisorComJK:inst|FFJK:inst22|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst22|q }                     ;
; divisorComJK:inst|FFJK:inst23|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst23|q }                     ;
; divisorComJK:inst|FFJK:inst24|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst24|q }                     ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q } ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q } ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Fmax Summary                                                                              ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 296.38 MHz ; 296.38 MHz      ; divisorComJK:inst|FFJK:inst24|q                     ;      ;
; 456.0 MHz  ; 456.0 MHz       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Setup Summary                                                                ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; divisorComJK:inst|FFJK:inst24|q                     ; -2.374 ; -107.687      ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; -1.193 ; -1.193        ;
; divisorComJK:inst|FFJK:inst12|q                     ; 0.466  ; 0.000         ;
; divisorComJK:inst|FFJK:inst18|q                     ; 0.466  ; 0.000         ;
; divisorComJK:inst|FFJK:inst1|q                      ; 0.466  ; 0.000         ;
; divisorComJK:inst|FFJK:inst6|q                      ; 0.466  ; 0.000         ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst10|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst14|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst16|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst20|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst22|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst3|q                      ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst8|q                      ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst15|q                     ; 0.808  ; 0.000         ;
; divisorComJK:inst|FFJK:inst21|q                     ; 0.818  ; 0.000         ;
; divisorComJK:inst|FFJK:inst9|q                      ; 0.818  ; 0.000         ;
; divisorComJK:inst|FFJK:inst19|q                     ; 0.825  ; 0.000         ;
; divisorComJK:inst|FFJK:inst2|q                      ; 0.825  ; 0.000         ;
; divisorComJK:inst|FFJK:inst7|q                      ; 0.825  ; 0.000         ;
; divisorComJK:inst|FFJK:inst13|q                     ; 0.833  ; 0.000         ;
; divisorComJK:inst|FFJK:inst4|q                      ; 0.836  ; 0.000         ;
; divisorComJK:inst|FFJK:inst17|q                     ; 1.089  ; 0.000         ;
; divisorComJK:inst|FFJK:inst11|q                     ; 1.397  ; 0.000         ;
; divisorComJK:inst|FFJK:inst23|q                     ; 1.401  ; 0.000         ;
; divisorComJK:inst|FFJK:inst5|q                      ; 2.071  ; 0.000         ;
; CLK                                                 ; 2.197  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Hold Summary                                                                 ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK                                                 ; -2.251 ; -2.251        ;
; divisorComJK:inst|FFJK:inst5|q                      ; -2.125 ; -4.250        ;
; divisorComJK:inst|FFJK:inst23|q                     ; -1.455 ; -1.455        ;
; divisorComJK:inst|FFJK:inst11|q                     ; -1.451 ; -1.451        ;
; divisorComJK:inst|FFJK:inst17|q                     ; -1.143 ; -1.143        ;
; divisorComJK:inst|FFJK:inst4|q                      ; -0.890 ; -0.890        ;
; divisorComJK:inst|FFJK:inst13|q                     ; -0.887 ; -0.887        ;
; divisorComJK:inst|FFJK:inst19|q                     ; -0.879 ; -0.879        ;
; divisorComJK:inst|FFJK:inst2|q                      ; -0.879 ; -0.879        ;
; divisorComJK:inst|FFJK:inst7|q                      ; -0.879 ; -0.879        ;
; divisorComJK:inst|FFJK:inst21|q                     ; -0.872 ; -0.872        ;
; divisorComJK:inst|FFJK:inst9|q                      ; -0.872 ; -0.872        ;
; divisorComJK:inst|FFJK:inst15|q                     ; -0.862 ; -0.862        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst10|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst14|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst16|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst20|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst22|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst3|q                      ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst8|q                      ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst12|q                     ; -0.520 ; -0.520        ;
; divisorComJK:inst|FFJK:inst18|q                     ; -0.520 ; -0.520        ;
; divisorComJK:inst|FFJK:inst1|q                      ; -0.520 ; -0.520        ;
; divisorComJK:inst|FFJK:inst6|q                      ; -0.520 ; -0.520        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 1.639  ; 0.000         ;
; divisorComJK:inst|FFJK:inst24|q                     ; 1.645  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                  ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK                                                 ; -2.289 ; -2.289        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0.234  ; 0.000         ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst10|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst11|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst12|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst13|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst14|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst15|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst16|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst17|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst18|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst19|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst1|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst20|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst21|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst22|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst23|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst24|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst2|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst3|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst4|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst5|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst6|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst7|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst8|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst9|q                      ; 0.234  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst24|q'                                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.374 ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 3.041      ;
; -2.319 ; RegistradorL2:instL2|FlipflopD:inst12|Q ; RegistradorL2:instL2|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.986      ;
; -2.218 ; RegistradorL2:instL2|FlipflopD:inst13|Q ; RegistradorL2:instL2|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.885      ;
; -2.176 ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.843      ;
; -2.172 ; RegistradorL2:instL2|FlipflopD:inst14|Q ; RegistradorL2:instL2|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.839      ;
; -2.152 ; RegistradorL2:instL2|FlipflopD:inst13|Q ; RegistradorL2:instL2|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.819      ;
; -2.094 ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.761      ;
; -1.866 ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.533      ;
; -1.859 ; RegistradorL5:instL5|FlipflopD:inst14|Q ; RegistradorL5:instL5|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.526      ;
; -1.859 ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.526      ;
; -1.826 ; RegistradorL2:instL2|FlipflopD:inst15|Q ; RegistradorL2:instL2|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.493      ;
; -1.826 ; RegistradorL2:instL2|FlipflopD:inst16|Q ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.493      ;
; -1.824 ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.491      ;
; -1.818 ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.485      ;
; -1.818 ; RegistradorL4:instL4|FlipflopD:inst16|Q ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.485      ;
; -1.817 ; RegistradorL2:instL2|FlipflopD:inst16|Q ; RegistradorL2:instL2|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.484      ;
; -1.816 ; RegistradorL2:instL2|FlipflopD:inst15|Q ; RegistradorL2:instL2|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.483      ;
; -1.814 ; RegistradorL5:instL5|FlipflopD:inst15|Q ; RegistradorL5:instL5|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.481      ;
; -1.814 ; RegistradorL4:instL4|FlipflopD:inst15|Q ; RegistradorL4:instL4|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.481      ;
; -1.811 ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.478      ;
; -1.811 ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.478      ;
; -1.809 ; RegistradorL1:instL1|FlipflopD:inst10|Q ; RegistradorL1:instL1|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.476      ;
; -1.806 ; RegistradorL5:instL5|FlipflopD:inst13|Q ; RegistradorL5:instL5|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.473      ;
; -1.804 ; RegistradorL4:instL4|FlipflopD:inst11|Q ; RegistradorL4:instL4|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.471      ;
; -1.796 ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.463      ;
; -1.788 ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.455      ;
; -1.730 ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.397      ;
; -1.724 ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.391      ;
; -1.723 ; RegistradorL4:instL4|FlipflopD:inst14|Q ; RegistradorL4:instL4|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.390      ;
; -1.721 ; RegistradorL4:instL4|FlipflopD:inst12|Q ; RegistradorL4:instL4|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.388      ;
; -1.720 ; RegistradorL2:instL2|FlipflopD:inst11|Q ; RegistradorL2:instL2|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.387      ;
; -1.717 ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.384      ;
; -1.717 ; RegistradorL1:instL1|FlipflopD:inst16|Q ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.384      ;
; -1.710 ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.377      ;
; -1.708 ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; RegistradorL4:instL4|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.375      ;
; -1.703 ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.370      ;
; -1.699 ; RegistradorL5:instL5|FlipflopD:inst11|Q ; RegistradorL5:instL5|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.366      ;
; -1.693 ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.360      ;
; -1.664 ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.331      ;
; -1.652 ; RegistradorL5:instL5|FlipflopD:inst13|Q ; RegistradorL5:instL5|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.319      ;
; -1.650 ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.317      ;
; -1.642 ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; RegistradorL5:instL5|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.309      ;
; -1.631 ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.298      ;
; -1.618 ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.285      ;
; -1.601 ; RegistradorL5:instL5|FlipflopD:inst16|Q ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.268      ;
; -1.593 ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.260      ;
; -1.591 ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.258      ;
; -1.589 ; RegistradorL4:instL4|FlipflopD:inst10|Q ; RegistradorL4:instL4|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.256      ;
; -1.586 ; RegistradorL5:instL5|FlipflopD:inst12|Q ; RegistradorL5:instL5|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.253      ;
; -1.575 ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.242      ;
; -1.565 ; RegistradorL4:instL4|FlipflopD:inst11|Q ; RegistradorL4:instL4|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.232      ;
; -1.565 ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.232      ;
; -1.549 ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.216      ;
; -1.538 ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.205      ;
; -1.520 ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.187      ;
; -1.509 ; RegistradorL1:instL1|FlipflopD:inst14|Q ; RegistradorL1:instL1|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.176      ;
; -1.509 ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.176      ;
; -1.507 ; RegistradorL1:instL1|FlipflopD:inst14|Q ; RegistradorL1:instL1|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.174      ;
; -1.507 ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.174      ;
; -1.507 ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.174      ;
; -1.504 ; RegistradorL4:instL4|FlipflopD:inst15|Q ; RegistradorL4:instL4|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.171      ;
; -1.501 ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; RegistradorL1:instL1|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.168      ;
; -1.501 ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.168      ;
; -1.500 ; RegistradorL4:instL4|FlipflopD:inst16|Q ; RegistradorL4:instL4|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.167      ;
; -1.500 ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.167      ;
; -1.499 ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; RegistradorL2:instL2|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.166      ;
; -1.498 ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.165      ;
; -1.495 ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.162      ;
; -1.495 ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.162      ;
; -1.492 ; RegistradorL1:instL1|FlipflopD:inst13|Q ; RegistradorL1:instL1|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.159      ;
; -1.491 ; RegistradorL5:instL5|FlipflopD:inst11|Q ; RegistradorL5:instL5|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.158      ;
; -1.491 ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.158      ;
; -1.491 ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.158      ;
; -1.490 ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.157      ;
; -1.488 ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.155      ;
; -1.485 ; RegistradorL2:instL2|FlipflopD:inst12|Q ; RegistradorL2:instL2|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.152      ;
; -1.485 ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.152      ;
; -1.485 ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.152      ;
; -1.483 ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.150      ;
; -1.482 ; RegistradorL1:instL1|FlipflopD:inst13|Q ; RegistradorL1:instL1|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.149      ;
; -1.480 ; RegistradorL5:instL5|FlipflopD:inst12|Q ; RegistradorL5:instL5|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.147      ;
; -1.480 ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.147      ;
; -1.479 ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.146      ;
; -1.474 ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; RegistradorL1:instL1|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.141      ;
; -1.458 ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.125      ;
; -1.454 ; RegistradorL5:instL5|FlipflopD:inst16|Q ; RegistradorL5:instL5|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 2.121      ;
; -1.306 ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.973      ;
; -1.302 ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.969      ;
; -1.288 ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.955      ;
; -1.286 ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.953      ;
; -1.277 ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; RegistradorL4:instL4|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.944      ;
; -1.262 ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.929      ;
; -1.258 ; RegistradorL2:instL2|FlipflopD:inst10|Q ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.925      ;
; -1.257 ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.924      ;
; -1.256 ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.923      ;
; -1.255 ; RegistradorL2:instL2|FlipflopD:inst10|Q ; RegistradorL2:instL2|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.922      ;
; -1.255 ; RegistradorL1:instL1|FlipflopD:inst11|Q ; RegistradorL1:instL1|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.922      ;
; -1.255 ; RegistradorL4:instL4|FlipflopD:inst13|Q ; RegistradorL4:instL4|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.922      ;
; -1.252 ; RegistradorL2:instL2|FlipflopD:inst11|Q ; RegistradorL2:instL2|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.919      ;
; -1.252 ; RegistradorL1:instL1|FlipflopD:inst16|Q ; RegistradorL1:instL1|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 1.000        ; 0.000      ; 1.919      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.193 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 1.000        ; 0.000      ; 1.860      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst12|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.466 ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst12|q ; 0.500        ; 1.784      ; 1.861      ;
; 0.966 ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst12|q ; 1.000        ; 1.784      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst18|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.466 ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst18|q ; 0.500        ; 1.784      ; 1.861      ;
; 0.966 ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst18|q ; 1.000        ; 1.784      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst1|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.466 ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst1|q ; 0.500        ; 1.784      ; 1.861      ;
; 0.966 ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst1|q ; 1.000        ; 1.784      ; 1.861      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst6|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.466 ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst6|q ; 0.500        ; 1.784      ; 1.861      ;
; 0.966 ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst6|q ; 1.000        ; 1.784      ; 1.861      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.467 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0.500        ; 1.784      ; 1.860      ;
; 0.967 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 1.000        ; 1.784      ; 1.860      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst10|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst10|q ; 0.500        ; 1.784      ; 1.860      ;
; 0.967 ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst10|q ; 1.000        ; 1.784      ; 1.860      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst14|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst14|q ; 0.500        ; 1.784      ; 1.860      ;
; 0.967 ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst14|q ; 1.000        ; 1.784      ; 1.860      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst16|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst16|q ; 0.500        ; 1.784      ; 1.860      ;
; 0.967 ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst16|q ; 1.000        ; 1.784      ; 1.860      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst20|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst20|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst20|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst22|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst22|q ; 0.500        ; 1.784      ; 1.860      ;
; 0.967 ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst22|q ; 1.000        ; 1.784      ; 1.860      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst3|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst3|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst3|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst8|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst8|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst8|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst15|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.808 ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst15|q ; 0.500        ; 2.144      ; 1.879      ;
; 1.308 ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst15|q ; 1.000        ; 2.144      ; 1.879      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst21|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.818 ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst21|q ; 0.500        ; 2.154      ; 1.879      ;
; 1.318 ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst21|q ; 1.000        ; 2.154      ; 1.879      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst9|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.818 ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst9|q ; 0.500        ; 2.154      ; 1.879      ;
; 1.318 ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst9|q ; 1.000        ; 2.154      ; 1.879      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst19|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.825 ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst19|q ; 0.500        ; 2.160      ; 1.878      ;
; 1.325 ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst19|q ; 1.000        ; 2.160      ; 1.878      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst2|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.825 ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst2|q ; 0.500        ; 2.160      ; 1.878      ;
; 1.325 ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst2|q ; 1.000        ; 2.160      ; 1.878      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst7|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.825 ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst7|q ; 0.500        ; 2.160      ; 1.878      ;
; 1.325 ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst7|q ; 1.000        ; 2.160      ; 1.878      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst13|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.833 ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst13|q ; 0.500        ; 2.169      ; 1.879      ;
; 1.333 ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst13|q ; 1.000        ; 2.169      ; 1.879      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst4|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.836 ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst4|q ; 0.500        ; 2.154      ; 1.861      ;
; 1.336 ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst4|q ; 1.000        ; 2.154      ; 1.861      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst17|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.089 ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst17|q ; 0.500        ; 2.684      ; 2.138      ;
; 1.589 ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst17|q ; 1.000        ; 2.684      ; 2.138      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst11|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.397 ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst11|q ; 0.500        ; 2.992      ; 2.138      ;
; 1.897 ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst11|q ; 1.000        ; 2.992      ; 2.138      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst23|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.401 ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst23|q ; 0.500        ; 2.978      ; 2.120      ;
; 1.901 ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 2.978      ; 2.120      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst5|q'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+
; 2.071 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q ; 0.500        ; 3.666      ; 2.138      ;
; 2.071 ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q ; 0.500        ; 3.666      ; 2.138      ;
; 2.571 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q ; 1.000        ; 3.666      ; 2.138      ;
; 2.571 ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q ; 1.000        ; 3.666      ; 2.138      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK'                                                                                                                                                    ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 2.197 ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; CLK         ; 0.500        ; 3.792      ; 2.138      ;
; 2.697 ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; CLK         ; 1.000        ; 3.792      ; 2.138      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK'                                                                                                                                                      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -2.251 ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; CLK         ; 0.000        ; 3.792      ; 2.138      ;
; -1.751 ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; CLK         ; -0.500       ; 3.792      ; 2.138      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst5|q'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+
; -2.125 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q ; 0.000        ; 3.666      ; 2.138      ;
; -2.125 ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q ; 0.000        ; 3.666      ; 2.138      ;
; -1.625 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q ; -0.500       ; 3.666      ; 2.138      ;
; -1.625 ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q ; -0.500       ; 3.666      ; 2.138      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst23|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.455 ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 2.978      ; 2.120      ;
; -0.955 ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst23|q ; -0.500       ; 2.978      ; 2.120      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst11|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.451 ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst11|q ; 0.000        ; 2.992      ; 2.138      ;
; -0.951 ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst11|q ; -0.500       ; 2.992      ; 2.138      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst17|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.143 ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst17|q ; 0.000        ; 2.684      ; 2.138      ;
; -0.643 ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst17|q ; -0.500       ; 2.684      ; 2.138      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst4|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.890 ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst4|q ; 0.000        ; 2.154      ; 1.861      ;
; -0.390 ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst4|q ; -0.500       ; 2.154      ; 1.861      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst13|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.887 ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst13|q ; 0.000        ; 2.169      ; 1.879      ;
; -0.387 ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst13|q ; -0.500       ; 2.169      ; 1.879      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst19|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.879 ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst19|q ; 0.000        ; 2.160      ; 1.878      ;
; -0.379 ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst19|q ; -0.500       ; 2.160      ; 1.878      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst2|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.879 ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst2|q ; 0.000        ; 2.160      ; 1.878      ;
; -0.379 ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst2|q ; -0.500       ; 2.160      ; 1.878      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst7|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.879 ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst7|q ; 0.000        ; 2.160      ; 1.878      ;
; -0.379 ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst7|q ; -0.500       ; 2.160      ; 1.878      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst21|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.872 ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst21|q ; 0.000        ; 2.154      ; 1.879      ;
; -0.372 ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst21|q ; -0.500       ; 2.154      ; 1.879      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst9|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.872 ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst9|q ; 0.000        ; 2.154      ; 1.879      ;
; -0.372 ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst9|q ; -0.500       ; 2.154      ; 1.879      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst15|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.862 ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst15|q ; 0.000        ; 2.144      ; 1.879      ;
; -0.362 ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst15|q ; -0.500       ; 2.144      ; 1.879      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.521 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0.000        ; 1.784      ; 1.860      ;
; -0.021 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; -0.500       ; 1.784      ; 1.860      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst10|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst10|q ; 0.000        ; 1.784      ; 1.860      ;
; -0.021 ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst10|q ; -0.500       ; 1.784      ; 1.860      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst14|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst14|q ; 0.000        ; 1.784      ; 1.860      ;
; -0.021 ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst14|q ; -0.500       ; 1.784      ; 1.860      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst16|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst16|q ; 0.000        ; 1.784      ; 1.860      ;
; -0.021 ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst16|q ; -0.500       ; 1.784      ; 1.860      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst20|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst20|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst20|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst22|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst22|q ; 0.000        ; 1.784      ; 1.860      ;
; -0.021 ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst22|q ; -0.500       ; 1.784      ; 1.860      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst3|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst3|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst3|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst8|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst8|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst8|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst12|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.520 ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst12|q ; 0.000        ; 1.784      ; 1.861      ;
; -0.020 ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst12|q ; -0.500       ; 1.784      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst18|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.520 ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst18|q ; 0.000        ; 1.784      ; 1.861      ;
; -0.020 ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst18|q ; -0.500       ; 1.784      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst1|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.520 ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst1|q ; 0.000        ; 1.784      ; 1.861      ;
; -0.020 ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst1|q ; -0.500       ; 1.784      ; 1.861      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst6|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.520 ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst6|q ; 0.000        ; 1.784      ; 1.861      ;
; -0.020 ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst6|q ; -0.500       ; 1.784      ; 1.861      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.639 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 0.000        ; 0.000      ; 1.860      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst24|q'                                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.645 ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.866      ;
; 1.662 ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.883      ;
; 1.664 ; RegistradorL5:instL5|FlipflopD:inst14|Q ; RegistradorL5:instL5|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.885      ;
; 1.666 ; RegistradorL2:instL2|FlipflopD:inst14|Q ; RegistradorL2:instL2|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.887      ;
; 1.671 ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; RegistradorL5:instL5|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.892      ;
; 1.677 ; RegistradorL4:instL4|FlipflopD:inst10|Q ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.898      ;
; 1.678 ; RegistradorL5:instL5|FlipflopD:inst10|Q ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.899      ;
; 1.679 ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.900      ;
; 1.680 ; RegistradorL1:instL1|FlipflopD:inst10|Q ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.901      ;
; 1.682 ; RegistradorL1:instL1|FlipflopD:inst15|Q ; RegistradorL1:instL1|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.903      ;
; 1.682 ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.903      ;
; 1.682 ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.903      ;
; 1.683 ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.904      ;
; 1.684 ; RegistradorL5:instL5|FlipflopD:inst10|Q ; RegistradorL5:instL5|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.905      ;
; 1.685 ; RegistradorL1:instL1|FlipflopD:inst15|Q ; RegistradorL1:instL1|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.906      ;
; 1.685 ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.906      ;
; 1.685 ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.906      ;
; 1.689 ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.910      ;
; 1.692 ; RegistradorL5:instL5|FlipflopD:inst15|Q ; RegistradorL5:instL5|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.913      ;
; 1.692 ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.913      ;
; 1.693 ; RegistradorL4:instL4|FlipflopD:inst12|Q ; RegistradorL4:instL4|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.914      ;
; 1.694 ; RegistradorL1:instL1|FlipflopD:inst11|Q ; RegistradorL1:instL1|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.915      ;
; 1.694 ; RegistradorL4:instL4|FlipflopD:inst13|Q ; RegistradorL4:instL4|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.915      ;
; 1.694 ; RegistradorL1:instL1|FlipflopD:inst12|Q ; RegistradorL1:instL1|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.915      ;
; 1.694 ; RegistradorL4:instL4|FlipflopD:inst14|Q ; RegistradorL4:instL4|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.915      ;
; 1.694 ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; RegistradorL2:instL2|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.915      ;
; 1.695 ; RegistradorL1:instL1|FlipflopD:inst12|Q ; RegistradorL1:instL1|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.916      ;
; 1.695 ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.916      ;
; 1.698 ; RegistradorL2:instL2|FlipflopD:inst11|Q ; RegistradorL2:instL2|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.919      ;
; 1.698 ; RegistradorL1:instL1|FlipflopD:inst16|Q ; RegistradorL1:instL1|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.919      ;
; 1.701 ; RegistradorL2:instL2|FlipflopD:inst10|Q ; RegistradorL2:instL2|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.922      ;
; 1.701 ; RegistradorL1:instL1|FlipflopD:inst11|Q ; RegistradorL1:instL1|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.922      ;
; 1.701 ; RegistradorL4:instL4|FlipflopD:inst13|Q ; RegistradorL4:instL4|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.922      ;
; 1.702 ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.923      ;
; 1.703 ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.924      ;
; 1.704 ; RegistradorL2:instL2|FlipflopD:inst10|Q ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.925      ;
; 1.708 ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.929      ;
; 1.723 ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; RegistradorL4:instL4|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.944      ;
; 1.732 ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.953      ;
; 1.734 ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.955      ;
; 1.748 ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.969      ;
; 1.752 ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 1.973      ;
; 1.900 ; RegistradorL5:instL5|FlipflopD:inst16|Q ; RegistradorL5:instL5|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.121      ;
; 1.904 ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.125      ;
; 1.920 ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; RegistradorL1:instL1|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.141      ;
; 1.925 ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.146      ;
; 1.926 ; RegistradorL5:instL5|FlipflopD:inst12|Q ; RegistradorL5:instL5|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.147      ;
; 1.926 ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.147      ;
; 1.928 ; RegistradorL1:instL1|FlipflopD:inst13|Q ; RegistradorL1:instL1|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.149      ;
; 1.929 ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.150      ;
; 1.931 ; RegistradorL2:instL2|FlipflopD:inst12|Q ; RegistradorL2:instL2|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.152      ;
; 1.931 ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.152      ;
; 1.931 ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.152      ;
; 1.934 ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.155      ;
; 1.936 ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.157      ;
; 1.937 ; RegistradorL5:instL5|FlipflopD:inst11|Q ; RegistradorL5:instL5|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.158      ;
; 1.937 ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.158      ;
; 1.937 ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.158      ;
; 1.938 ; RegistradorL1:instL1|FlipflopD:inst13|Q ; RegistradorL1:instL1|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.159      ;
; 1.941 ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.162      ;
; 1.941 ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.162      ;
; 1.944 ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.165      ;
; 1.945 ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; RegistradorL2:instL2|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.166      ;
; 1.946 ; RegistradorL4:instL4|FlipflopD:inst16|Q ; RegistradorL4:instL4|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.167      ;
; 1.946 ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.167      ;
; 1.947 ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; RegistradorL1:instL1|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.168      ;
; 1.947 ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.168      ;
; 1.950 ; RegistradorL4:instL4|FlipflopD:inst15|Q ; RegistradorL4:instL4|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.171      ;
; 1.953 ; RegistradorL1:instL1|FlipflopD:inst14|Q ; RegistradorL1:instL1|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.174      ;
; 1.953 ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.174      ;
; 1.953 ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.174      ;
; 1.955 ; RegistradorL1:instL1|FlipflopD:inst14|Q ; RegistradorL1:instL1|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.176      ;
; 1.955 ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.176      ;
; 1.966 ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.187      ;
; 1.984 ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.205      ;
; 1.995 ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.216      ;
; 2.011 ; RegistradorL4:instL4|FlipflopD:inst11|Q ; RegistradorL4:instL4|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.232      ;
; 2.011 ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.232      ;
; 2.021 ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.242      ;
; 2.032 ; RegistradorL5:instL5|FlipflopD:inst12|Q ; RegistradorL5:instL5|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.253      ;
; 2.035 ; RegistradorL4:instL4|FlipflopD:inst10|Q ; RegistradorL4:instL4|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.256      ;
; 2.037 ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.258      ;
; 2.039 ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.260      ;
; 2.047 ; RegistradorL5:instL5|FlipflopD:inst16|Q ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.268      ;
; 2.064 ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.285      ;
; 2.077 ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.298      ;
; 2.088 ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; RegistradorL5:instL5|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.309      ;
; 2.096 ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.317      ;
; 2.098 ; RegistradorL5:instL5|FlipflopD:inst13|Q ; RegistradorL5:instL5|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.319      ;
; 2.110 ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.331      ;
; 2.139 ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.360      ;
; 2.145 ; RegistradorL5:instL5|FlipflopD:inst11|Q ; RegistradorL5:instL5|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.366      ;
; 2.149 ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.370      ;
; 2.154 ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; RegistradorL4:instL4|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.375      ;
; 2.156 ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.377      ;
; 2.163 ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.384      ;
; 2.163 ; RegistradorL1:instL1|FlipflopD:inst16|Q ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.384      ;
; 2.166 ; RegistradorL2:instL2|FlipflopD:inst11|Q ; RegistradorL2:instL2|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.387      ;
; 2.167 ; RegistradorL4:instL4|FlipflopD:inst12|Q ; RegistradorL4:instL4|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.388      ;
; 2.169 ; RegistradorL4:instL4|FlipflopD:inst14|Q ; RegistradorL4:instL4|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst24|q ; divisorComJK:inst|FFJK:inst24|q ; 0.000        ; 0.000      ; 2.390      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLK'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; CLK   ; Rise       ; CLK                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; CLK   ; Rise       ; divisorComJK:inst|FFJK:inst1|q ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; CLK   ; Rise       ; divisorComJK:inst|FFJK:inst1|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst1|q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst1|q|clk               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Rise       ; inst1|inst1|inst1|Q|regout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Rise       ; inst1|inst1|inst1|Q|regout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Rise       ; inst1|inst1|inst2|Q|clk                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Rise       ; inst1|inst1|inst2|Q|clk                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Rise       ; inst1|inst1|inst2|Q|regout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Rise       ; inst1|inst1|inst2|Q|regout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Rise       ; inst1|inst1|inst3|Q|clk                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Rise       ; inst1|inst1|inst3|Q|clk                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst10|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; divisorComJK:inst|FFJK:inst11|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; divisorComJK:inst|FFJK:inst11|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; inst|inst10|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; inst|inst10|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; inst|inst11|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; inst|inst11|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst11|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; divisorComJK:inst|FFJK:inst12|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; divisorComJK:inst|FFJK:inst12|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; inst|inst11|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; inst|inst11|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; inst|inst12|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; inst|inst12|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst12|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; divisorComJK:inst|FFJK:inst13|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; divisorComJK:inst|FFJK:inst13|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; inst|inst12|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; inst|inst12|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; inst|inst13|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; inst|inst13|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst13|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; divisorComJK:inst|FFJK:inst14|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; divisorComJK:inst|FFJK:inst14|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; inst|inst13|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; inst|inst13|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; inst|inst14|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; inst|inst14|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst14|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; divisorComJK:inst|FFJK:inst15|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; divisorComJK:inst|FFJK:inst15|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; inst|inst14|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; inst|inst14|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; inst|inst15|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; inst|inst15|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst15|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; divisorComJK:inst|FFJK:inst16|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; divisorComJK:inst|FFJK:inst16|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; inst|inst15|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; inst|inst15|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; inst|inst16|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; inst|inst16|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst16|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; divisorComJK:inst|FFJK:inst17|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; divisorComJK:inst|FFJK:inst17|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; inst|inst16|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; inst|inst16|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; inst|inst17|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; inst|inst17|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst17|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; divisorComJK:inst|FFJK:inst18|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; divisorComJK:inst|FFJK:inst18|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; inst|inst17|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; inst|inst17|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; inst|inst18|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; inst|inst18|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst18|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; divisorComJK:inst|FFJK:inst19|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; divisorComJK:inst|FFJK:inst19|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; inst|inst18|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; inst|inst18|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; inst|inst19|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; inst|inst19|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst19|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; divisorComJK:inst|FFJK:inst20|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; divisorComJK:inst|FFJK:inst20|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; inst|inst19|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; inst|inst19|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; inst|inst20|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; inst|inst20|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst1|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; divisorComJK:inst|FFJK:inst2|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; divisorComJK:inst|FFJK:inst2|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; inst|inst1|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; inst|inst1|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; inst|inst2|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; inst|inst2|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst20|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; divisorComJK:inst|FFJK:inst21|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; divisorComJK:inst|FFJK:inst21|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; inst|inst20|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; inst|inst20|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; inst|inst21|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; inst|inst21|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst21|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; divisorComJK:inst|FFJK:inst22|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; divisorComJK:inst|FFJK:inst22|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; inst|inst21|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; inst|inst21|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; inst|inst22|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; inst|inst22|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst22|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; divisorComJK:inst|FFJK:inst23|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; divisorComJK:inst|FFJK:inst23|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; inst|inst22|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; inst|inst22|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; inst|inst23|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; inst|inst23|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst23|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; divisorComJK:inst|FFJK:inst24|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; divisorComJK:inst|FFJK:inst24|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; inst|inst23|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; inst|inst23|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; inst|inst24|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; inst|inst24|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst24|q'                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL5:instL5|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL5:instL5|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL5:instL5|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst24|q ; Rise       ; RegistradorL5:instL5|FlipflopD:inst11|Q ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst2|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; divisorComJK:inst|FFJK:inst3|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; divisorComJK:inst|FFJK:inst3|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; inst|inst2|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; inst|inst2|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; inst|inst3|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; inst|inst3|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst3|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; divisorComJK:inst|FFJK:inst4|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; divisorComJK:inst|FFJK:inst4|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; inst|inst3|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; inst|inst3|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; inst|inst4|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; inst|inst4|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst4|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; divisorComJK:inst|FFJK:inst5|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; divisorComJK:inst|FFJK:inst5|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; inst|inst4|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; inst|inst4|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; inst|inst5|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; inst|inst5|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst5|q'                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; divisorComJK:inst|FFJK:inst6|q                      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; divisorComJK:inst|FFJK:inst6|q                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst1|inst1|inst1|Q|clk                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst1|inst1|inst1|Q|clk                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst|inst5|q|regout                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst|inst5|q|regout                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst|inst6|q|clk                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst|inst6|q|clk                                    ;
+-------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst6|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; divisorComJK:inst|FFJK:inst7|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; divisorComJK:inst|FFJK:inst7|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; inst|inst6|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; inst|inst6|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; inst|inst7|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; inst|inst7|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst7|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; divisorComJK:inst|FFJK:inst8|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; divisorComJK:inst|FFJK:inst8|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; inst|inst7|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; inst|inst7|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; inst|inst8|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; inst|inst8|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst8|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; divisorComJK:inst|FFJK:inst9|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; divisorComJK:inst|FFJK:inst9|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; inst|inst8|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; inst|inst8|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; inst|inst9|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; inst|inst9|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst9|q'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; divisorComJK:inst|FFJK:inst10|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; divisorComJK:inst|FFJK:inst10|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; inst|inst10|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; inst|inst10|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; inst|inst9|q|regout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; inst|inst9|q|regout             ;
+-------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; ch0       ; divisorComJK:inst|FFJK:inst24|q ; 7.832 ; 7.832 ; Rise       ; divisorComJK:inst|FFJK:inst24|q ;
; ch1       ; divisorComJK:inst|FFJK:inst24|q ; 6.739 ; 6.739 ; Rise       ; divisorComJK:inst|FFJK:inst24|q ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; ch0       ; divisorComJK:inst|FFJK:inst24|q ; -2.444 ; -2.444 ; Rise       ; divisorComJK:inst|FFJK:inst24|q ;
; ch1       ; divisorComJK:inst|FFJK:inst24|q ; -2.395 ; -2.395 ; Rise       ; divisorComJK:inst|FFJK:inst24|q ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 10.952 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 9.385  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 12.494 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 10.448 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 10.889 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 10.508 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 10.654 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.758  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 8.092  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.642  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 6.432  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.849  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 10.952 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 9.385  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 12.494 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 10.448 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 10.889 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 10.508 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 10.654 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.758  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 8.092  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.642  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 6.432  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.849  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.494  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.576  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.631 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.331  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.485  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.257  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.261  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.425  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 6.936  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.308  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 5.273  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.000  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 13.418 ; 13.418 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.851 ; 11.851 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 14.960 ; 14.960 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 12.914 ; 12.914 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 13.355 ; 13.355 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 12.974 ; 12.974 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 13.120 ; 13.120 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.241 ; 10.241 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.558 ; 10.558 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.125 ; 10.125 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.898  ; 8.898  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.315 ; 10.315 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C1        ; divisorComJK:inst|FFJK:inst24|q                     ; 13.875 ; 13.875 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C2        ; divisorComJK:inst|FFJK:inst24|q                     ; 13.202 ; 13.202 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C3        ; divisorComJK:inst|FFJK:inst24|q                     ; 14.576 ; 14.576 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C4        ; divisorComJK:inst|FFJK:inst24|q                     ; 13.150 ; 13.150 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C5        ; divisorComJK:inst|FFJK:inst24|q                     ; 13.316 ; 13.316 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C6        ; divisorComJK:inst|FFJK:inst24|q                     ; 12.695 ; 12.695 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C7        ; divisorComJK:inst|FFJK:inst24|q                     ; 12.938 ; 12.938 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 9.343  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.698  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 8.408  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 9.180  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 9.334  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 9.065  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 8.530  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.758  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 8.092  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.642  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 6.432  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.849  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 9.343  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.698  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 8.408  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 9.180  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 9.334  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 9.065  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 8.530  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.758  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 8.092  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.642  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 6.432  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.849  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.482  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.225  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.559  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.978  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.420  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.828  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.975  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.425  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 6.936  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.308  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 5.273  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.000  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.809 ; 9.482  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.163 ; 8.225  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.874 ; 8.559  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.646 ; 8.978  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.800 ; 9.420  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.881 ; 8.828  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.876 ; 8.975  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.241 ; 7.425  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.558 ; 6.936  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.125 ; 7.308  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.898  ; 5.273  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.315 ; 8.000  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C1        ; divisorComJK:inst|FFJK:inst24|q                     ; 12.644 ; 12.644 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C2        ; divisorComJK:inst|FFJK:inst24|q                     ; 11.979 ; 11.979 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C3        ; divisorComJK:inst|FFJK:inst24|q                     ; 10.705 ; 10.705 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C4        ; divisorComJK:inst|FFJK:inst24|q                     ; 10.077 ; 10.077 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C5        ; divisorComJK:inst|FFJK:inst24|q                     ; 9.870  ; 9.870  ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C6        ; divisorComJK:inst|FFJK:inst24|q                     ; 10.767 ; 10.767 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
; C7        ; divisorComJK:inst|FFJK:inst24|q                     ; 10.726 ; 10.726 ; Rise       ; divisorComJK:inst|FFJK:inst24|q                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; ch0        ; L1          ; 11.282 ;    ;    ; 11.282 ;
; ch0        ; L2          ; 11.509 ;    ;    ; 11.509 ;
; ch0        ; L3          ; 11.177 ;    ;    ; 11.177 ;
; ch0        ; L4          ; 9.847  ;    ;    ; 9.847  ;
; ch0        ; L5          ; 10.748 ;    ;    ; 10.748 ;
; ch1        ; L1          ; 10.956 ;    ;    ; 10.956 ;
; ch1        ; L2          ; 10.433 ;    ;    ; 10.433 ;
; ch1        ; L3          ; 10.840 ;    ;    ; 10.840 ;
; ch1        ; L4          ; 8.773  ;    ;    ; 8.773  ;
; ch1        ; L5          ; 9.869  ;    ;    ; 9.869  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; ch0        ; L1          ; 11.282 ;    ;    ; 11.282 ;
; ch0        ; L2          ; 11.509 ;    ;    ; 11.509 ;
; ch0        ; L3          ; 11.177 ;    ;    ; 11.177 ;
; ch0        ; L4          ; 9.847  ;    ;    ; 9.847  ;
; ch0        ; L5          ; 10.748 ;    ;    ; 10.748 ;
; ch1        ; L1          ; 10.956 ;    ;    ; 10.956 ;
; ch1        ; L2          ; 10.433 ;    ;    ; 10.433 ;
; ch1        ; L3          ; 10.840 ;    ;    ; 10.840 ;
; ch1        ; L4          ; 8.773  ;    ;    ; 8.773  ;
; ch1        ; L5          ; 9.869  ;    ;    ; 9.869  ;
+------------+-------------+--------+----+----+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; divisorComJK:inst|FFJK:inst1|q                      ; CLK                                                 ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst2|q                      ; divisorComJK:inst|FFJK:inst1|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst3|q                      ; divisorComJK:inst|FFJK:inst2|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst4|q                      ; divisorComJK:inst|FFJK:inst3|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst5|q                      ; divisorComJK:inst|FFJK:inst4|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q                      ; 1        ; 1        ; 0        ; 0        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst7|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst8|q                      ; divisorComJK:inst|FFJK:inst7|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst9|q                      ; divisorComJK:inst|FFJK:inst8|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst10|q                     ; divisorComJK:inst|FFJK:inst9|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst11|q                     ; divisorComJK:inst|FFJK:inst10|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst12|q                     ; divisorComJK:inst|FFJK:inst11|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst13|q                     ; divisorComJK:inst|FFJK:inst12|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst14|q                     ; divisorComJK:inst|FFJK:inst13|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst15|q                     ; divisorComJK:inst|FFJK:inst14|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst16|q                     ; divisorComJK:inst|FFJK:inst15|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst17|q                     ; divisorComJK:inst|FFJK:inst16|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst18|q                     ; divisorComJK:inst|FFJK:inst17|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst19|q                     ; divisorComJK:inst|FFJK:inst18|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst20|q                     ; divisorComJK:inst|FFJK:inst19|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst21|q                     ; divisorComJK:inst|FFJK:inst20|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst22|q                     ; divisorComJK:inst|FFJK:inst21|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst23|q                     ; divisorComJK:inst|FFJK:inst22|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst24|q                     ; divisorComJK:inst|FFJK:inst23|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst24|q                     ; divisorComJK:inst|FFJK:inst24|q                     ; 128      ; 0        ; 0        ; 0        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0        ; 0        ; 1        ; 1        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 0        ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; divisorComJK:inst|FFJK:inst1|q                      ; CLK                                                 ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst2|q                      ; divisorComJK:inst|FFJK:inst1|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst3|q                      ; divisorComJK:inst|FFJK:inst2|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst4|q                      ; divisorComJK:inst|FFJK:inst3|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst5|q                      ; divisorComJK:inst|FFJK:inst4|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q                      ; 1        ; 1        ; 0        ; 0        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst7|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst8|q                      ; divisorComJK:inst|FFJK:inst7|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst9|q                      ; divisorComJK:inst|FFJK:inst8|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst10|q                     ; divisorComJK:inst|FFJK:inst9|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst11|q                     ; divisorComJK:inst|FFJK:inst10|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst12|q                     ; divisorComJK:inst|FFJK:inst11|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst13|q                     ; divisorComJK:inst|FFJK:inst12|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst14|q                     ; divisorComJK:inst|FFJK:inst13|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst15|q                     ; divisorComJK:inst|FFJK:inst14|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst16|q                     ; divisorComJK:inst|FFJK:inst15|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst17|q                     ; divisorComJK:inst|FFJK:inst16|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst18|q                     ; divisorComJK:inst|FFJK:inst17|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst19|q                     ; divisorComJK:inst|FFJK:inst18|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst20|q                     ; divisorComJK:inst|FFJK:inst19|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst21|q                     ; divisorComJK:inst|FFJK:inst20|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst22|q                     ; divisorComJK:inst|FFJK:inst21|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst23|q                     ; divisorComJK:inst|FFJK:inst22|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst24|q                     ; divisorComJK:inst|FFJK:inst23|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst24|q                     ; divisorComJK:inst|FFJK:inst24|q                     ; 128      ; 0        ; 0        ; 0        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0        ; 0        ; 1        ; 1        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 0        ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 138   ; 138  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 74    ; 74   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Apr 20 14:06:10 2023
Info: Command: quartus_sta letreiro -c letreiro
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'letreiro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst5|q divisorComJK:inst|FFJK:inst5|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst4|q divisorComJK:inst|FFJK:inst4|q
    Info (332105): create_clock -period 1.000 -name MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q
    Info (332105): create_clock -period 1.000 -name MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst24|q divisorComJK:inst|FFJK:inst24|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst23|q divisorComJK:inst|FFJK:inst23|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst22|q divisorComJK:inst|FFJK:inst22|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst3|q divisorComJK:inst|FFJK:inst3|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst2|q divisorComJK:inst|FFJK:inst2|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst21|q divisorComJK:inst|FFJK:inst21|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst1|q divisorComJK:inst|FFJK:inst1|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst20|q divisorComJK:inst|FFJK:inst20|q
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst19|q divisorComJK:inst|FFJK:inst19|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst18|q divisorComJK:inst|FFJK:inst18|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst17|q divisorComJK:inst|FFJK:inst17|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst16|q divisorComJK:inst|FFJK:inst16|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst15|q divisorComJK:inst|FFJK:inst15|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst14|q divisorComJK:inst|FFJK:inst14|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst13|q divisorComJK:inst|FFJK:inst13|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst12|q divisorComJK:inst|FFJK:inst12|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst11|q divisorComJK:inst|FFJK:inst11|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst10|q divisorComJK:inst|FFJK:inst10|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst9|q divisorComJK:inst|FFJK:inst9|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst8|q divisorComJK:inst|FFJK:inst8|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst7|q divisorComJK:inst|FFJK:inst7|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst6|q divisorComJK:inst|FFJK:inst6|q
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.374            -107.687 divisorComJK:inst|FFJK:inst24|q 
    Info (332119):    -1.193              -1.193 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q 
    Info (332119):     0.466               0.000 divisorComJK:inst|FFJK:inst12|q 
    Info (332119):     0.466               0.000 divisorComJK:inst|FFJK:inst18|q 
    Info (332119):     0.466               0.000 divisorComJK:inst|FFJK:inst1|q 
    Info (332119):     0.466               0.000 divisorComJK:inst|FFJK:inst6|q 
    Info (332119):     0.467               0.000 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst10|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst14|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst16|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst20|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst22|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst3|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst8|q 
    Info (332119):     0.808               0.000 divisorComJK:inst|FFJK:inst15|q 
    Info (332119):     0.818               0.000 divisorComJK:inst|FFJK:inst21|q 
    Info (332119):     0.818               0.000 divisorComJK:inst|FFJK:inst9|q 
    Info (332119):     0.825               0.000 divisorComJK:inst|FFJK:inst19|q 
    Info (332119):     0.825               0.000 divisorComJK:inst|FFJK:inst2|q 
    Info (332119):     0.825               0.000 divisorComJK:inst|FFJK:inst7|q 
    Info (332119):     0.833               0.000 divisorComJK:inst|FFJK:inst13|q 
    Info (332119):     0.836               0.000 divisorComJK:inst|FFJK:inst4|q 
    Info (332119):     1.089               0.000 divisorComJK:inst|FFJK:inst17|q 
    Info (332119):     1.397               0.000 divisorComJK:inst|FFJK:inst11|q 
    Info (332119):     1.401               0.000 divisorComJK:inst|FFJK:inst23|q 
    Info (332119):     2.071               0.000 divisorComJK:inst|FFJK:inst5|q 
    Info (332119):     2.197               0.000 CLK 
Info (332146): Worst-case hold slack is -2.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.251              -2.251 CLK 
    Info (332119):    -2.125              -4.250 divisorComJK:inst|FFJK:inst5|q 
    Info (332119):    -1.455              -1.455 divisorComJK:inst|FFJK:inst23|q 
    Info (332119):    -1.451              -1.451 divisorComJK:inst|FFJK:inst11|q 
    Info (332119):    -1.143              -1.143 divisorComJK:inst|FFJK:inst17|q 
    Info (332119):    -0.890              -0.890 divisorComJK:inst|FFJK:inst4|q 
    Info (332119):    -0.887              -0.887 divisorComJK:inst|FFJK:inst13|q 
    Info (332119):    -0.879              -0.879 divisorComJK:inst|FFJK:inst19|q 
    Info (332119):    -0.879              -0.879 divisorComJK:inst|FFJK:inst2|q 
    Info (332119):    -0.879              -0.879 divisorComJK:inst|FFJK:inst7|q 
    Info (332119):    -0.872              -0.872 divisorComJK:inst|FFJK:inst21|q 
    Info (332119):    -0.872              -0.872 divisorComJK:inst|FFJK:inst9|q 
    Info (332119):    -0.862              -0.862 divisorComJK:inst|FFJK:inst15|q 
    Info (332119):    -0.521              -0.521 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst10|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst14|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst16|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst20|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst22|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst3|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst8|q 
    Info (332119):    -0.520              -0.520 divisorComJK:inst|FFJK:inst12|q 
    Info (332119):    -0.520              -0.520 divisorComJK:inst|FFJK:inst18|q 
    Info (332119):    -0.520              -0.520 divisorComJK:inst|FFJK:inst1|q 
    Info (332119):    -0.520              -0.520 divisorComJK:inst|FFJK:inst6|q 
    Info (332119):     1.639               0.000 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q 
    Info (332119):     1.645               0.000 divisorComJK:inst|FFJK:inst24|q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 CLK 
    Info (332119):     0.234               0.000 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q 
    Info (332119):     0.234               0.000 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst10|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst11|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst12|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst13|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst14|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst15|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst16|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst17|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst18|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst19|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst1|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst20|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst21|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst22|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst23|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst24|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst2|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst3|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst4|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst5|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst6|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst7|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst8|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst9|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4602 megabytes
    Info: Processing ended: Thu Apr 20 14:06:13 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


