Project Information             c:\users\kenshin\desktop\decodificador4x16.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/08/2008 17:14:20

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

decodificador4x16
      EPM7032LC44-6        4        16       0      16      0           50 %

User Pins:                 4        16       0  



Device-Specific Information:    c:\users\kenshin\desktop\decodificador4x16.rpt
decodificador4x16

***** Logic for device 'decodificador4x16' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                               
                                               
                                               
                                               
                                               
                       V  G  G  G  G  G  D  D  
              A  A  A  C  N  N  N  N  N  1  0  
              2  1  0  C  D  D  D  D  D  3  5  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      A3 |  7                                39 | D06 
RESERVED |  8                                38 | D12 
RESERVED |  9                                37 | D11 
     GND | 10                                36 | D10 
RESERVED | 11                                35 | VCC 
RESERVED | 12         EPM7032LC44-6          34 | D04 
RESERVED | 13                                33 | D03 
RESERVED | 14                                32 | D14 
     VCC | 15                                31 | D02 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | D01 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  R  G  V  D  D  D  D  D  
              E  E  E  E  N  C  0  0  0  0  1  
              S  S  S  S  D  C  7  8  9  0  5  
              E  E  E  E                       
              R  R  R  R                       
              V  V  V  V                       
              E  E  E  E                       
              D  D  D  D                       


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:    c:\users\kenshin\desktop\decodificador4x16.rpt
decodificador4x16

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   4/16( 25%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32    16/16(100%)  16/16(100%)   0/16(  0%)   4/36( 11%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            20/32     ( 62%)
Total logic cells used:                         16/32     ( 50%)
Total shareable expanders used:                  0/32     (  0%)
Total Turbo logic cells used:                   16/32     ( 50%)
Total shareable expanders not available (n/a):   0/32     (  0%)
Average fan-in:                                  4.00
Total fan-in:                                    64

Total input pins required:                       4
Total output pins required:                     16
Total bidirectional pins required:               0
Total logic cells required:                     16
Total flipflops required:                        0
Total product terms required:                   16
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  32   (  0%)



Device-Specific Information:    c:\users\kenshin\desktop\decodificador4x16.rpt
decodificador4x16

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4    (1)  (A)      INPUT               0      0   0    0    0   16    0  A0
   5    (2)  (A)      INPUT               0      0   0    0    0   16    0  A1
   6    (3)  (A)      INPUT               0      0   0    0    0   16    0  A2
   7    (4)  (A)      INPUT               0      0   0    0    0   16    0  A3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    c:\users\kenshin\desktop\decodificador4x16.rpt
decodificador4x16

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  27     29    B     OUTPUT      t        0      0   0    4    0    0    0  D00
  29     27    B     OUTPUT      t        0      0   0    4    0    0    0  D01
  31     26    B     OUTPUT      t        0      0   0    4    0    0    0  D02
  33     24    B     OUTPUT      t        0      0   0    4    0    0    0  D03
  34     23    B     OUTPUT      t        0      0   0    4    0    0    0  D04
  40     18    B     OUTPUT      t        0      0   0    4    0    0    0  D05
  39     19    B     OUTPUT      t        0      0   0    4    0    0    0  D06
  24     32    B     OUTPUT      t        0      0   0    4    0    0    0  D07
  25     31    B     OUTPUT      t        0      0   0    4    0    0    0  D08
  26     30    B     OUTPUT      t        0      0   0    4    0    0    0  D09
  36     22    B     OUTPUT      t        0      0   0    4    0    0    0  D10
  37     21    B     OUTPUT      t        0      0   0    4    0    0    0  D11
  38     20    B     OUTPUT      t        0      0   0    4    0    0    0  D12
  41     17    B     OUTPUT      t        0      0   0    4    0    0    0  D13
  32     25    B     OUTPUT      t        0      0   0    4    0    0    0  D14
  28     28    B     OUTPUT      t        0      0   0    4    0    0    0  D15


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    c:\users\kenshin\desktop\decodificador4x16.rpt
decodificador4x16

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC29 D00
        | +----------------------------- LC27 D01
        | | +--------------------------- LC26 D02
        | | | +------------------------- LC24 D03
        | | | | +----------------------- LC23 D04
        | | | | | +--------------------- LC18 D05
        | | | | | | +------------------- LC19 D06
        | | | | | | | +----------------- LC32 D07
        | | | | | | | | +--------------- LC31 D08
        | | | | | | | | | +------------- LC30 D09
        | | | | | | | | | | +----------- LC22 D10
        | | | | | | | | | | | +--------- LC21 D11
        | | | | | | | | | | | | +------- LC20 D12
        | | | | | | | | | | | | | +----- LC17 D13
        | | | | | | | | | | | | | | +--- LC25 D14
        | | | | | | | | | | | | | | | +- LC28 D15
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':

Pin
4    -> * * * * * * * * * * * * * * * * | - * | <-- A0
5    -> * * * * * * * * * * * * * * * * | - * | <-- A1
6    -> * * * * * * * * * * * * * * * * | - * | <-- A2
7    -> * * * * * * * * * * * * * * * * | - * | <-- A3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:    c:\users\kenshin\desktop\decodificador4x16.rpt
decodificador4x16

** EQUATIONS **

A0       : INPUT;
A1       : INPUT;
A2       : INPUT;
A3       : INPUT;

-- Node name is 'D00' 
-- Equation name is 'D00', location is LC029, type is output.
 D00     = LCELL( _EQ001 $  GND);
  _EQ001 = !A0 & !A1 & !A2 & !A3;

-- Node name is 'D01' 
-- Equation name is 'D01', location is LC027, type is output.
 D01     = LCELL( _EQ002 $  GND);
  _EQ002 =  A0 & !A1 & !A2 & !A3;

-- Node name is 'D02' 
-- Equation name is 'D02', location is LC026, type is output.
 D02     = LCELL( _EQ003 $  GND);
  _EQ003 = !A0 &  A1 & !A2 & !A3;

-- Node name is 'D03' 
-- Equation name is 'D03', location is LC024, type is output.
 D03     = LCELL( _EQ004 $  GND);
  _EQ004 =  A0 &  A1 & !A2 & !A3;

-- Node name is 'D04' 
-- Equation name is 'D04', location is LC023, type is output.
 D04     = LCELL( _EQ005 $  GND);
  _EQ005 = !A0 & !A1 &  A2 & !A3;

-- Node name is 'D05' 
-- Equation name is 'D05', location is LC018, type is output.
 D05     = LCELL( _EQ006 $  GND);
  _EQ006 =  A0 & !A1 &  A2 & !A3;

-- Node name is 'D06' 
-- Equation name is 'D06', location is LC019, type is output.
 D06     = LCELL( _EQ007 $  GND);
  _EQ007 = !A0 &  A1 &  A2 & !A3;

-- Node name is 'D07' 
-- Equation name is 'D07', location is LC032, type is output.
 D07     = LCELL( _EQ008 $  GND);
  _EQ008 =  A0 &  A1 &  A2 & !A3;

-- Node name is 'D08' 
-- Equation name is 'D08', location is LC031, type is output.
 D08     = LCELL( _EQ009 $  GND);
  _EQ009 = !A0 & !A1 & !A2 &  A3;

-- Node name is 'D09' 
-- Equation name is 'D09', location is LC030, type is output.
 D09     = LCELL( _EQ010 $  GND);
  _EQ010 =  A0 & !A1 & !A2 &  A3;

-- Node name is 'D10' 
-- Equation name is 'D10', location is LC022, type is output.
 D10     = LCELL( _EQ011 $  GND);
  _EQ011 = !A0 &  A1 & !A2 &  A3;

-- Node name is 'D11' 
-- Equation name is 'D11', location is LC021, type is output.
 D11     = LCELL( _EQ012 $  GND);
  _EQ012 =  A0 &  A1 & !A2 &  A3;

-- Node name is 'D12' 
-- Equation name is 'D12', location is LC020, type is output.
 D12     = LCELL( _EQ013 $  GND);
  _EQ013 = !A0 & !A1 &  A2 &  A3;

-- Node name is 'D13' 
-- Equation name is 'D13', location is LC017, type is output.
 D13     = LCELL( _EQ014 $  GND);
  _EQ014 =  A0 & !A1 &  A2 &  A3;

-- Node name is 'D14' 
-- Equation name is 'D14', location is LC025, type is output.
 D14     = LCELL( _EQ015 $  GND);
  _EQ015 = !A0 &  A1 &  A2 &  A3;

-- Node name is 'D15' 
-- Equation name is 'D15', location is LC028, type is output.
 D15     = LCELL( _EQ016 $  GND);
  _EQ016 =  A0 &  A1 &  A2 &  A3;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information             c:\users\kenshin\desktop\decodificador4x16.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 2,686K
