INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/victo/Desktop/Vivados/verdaq8_uart_trigger/verdaq8_uart_trigger.srcs/sim_1/new/trigg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trigg_tb
