X86_64 WW+WR+WR+WR+po+mfence+po+mfences
"PodWW Coe MFencedWR Fre PodWR Fre MFencesWR Fre"
Cycle=Fre PodWW Coe MFencedWR Fre PodWR Fre MFencesWR
Relax=
Safe=Fre Coe PodWW PodWR MFencesWR MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Co Fr Fr Fr
Orig=PodWW Coe MFencedWR Fre PodWR Fre MFencesWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(z)   | movq $1,(x)   ;
 movq $1,(y) | mfence        | movq (x),%rax | mfence        ;
             | movq (z),%rax |               | movq (x),%rax ;
exists (x=2 /\ y=2 /\ 1:rax=0 /\ 2:rax=0 /\ 3:rax=1)
