// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/05/2019 18:24:52"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module dds_sine (
	i_clk,
	i_rstb,
	i_sync_reset,
	i_fcw,
	i_start_phase,
	o_sine);
input 	i_clk;
input 	i_rstb;
input 	i_sync_reset;
input 	[31:0] i_fcw;
input 	[31:0] i_start_phase;
output 	[13:0] o_sine;

// Design Ports Information
// o_sine[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[4]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[11]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[12]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sine[13]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rstb	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[19]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[18]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[17]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[16]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[15]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[14]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[13]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[12]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[11]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[9]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[6]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[5]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[1]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[19]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_sync_reset	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[20]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[20]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[21]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[21]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[22]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[22]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[23]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[23]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[24]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[24]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[25]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[25]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[26]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[26]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[27]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[27]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[28]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[28]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[29]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[29]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[30]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[30]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_fcw[31]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[31]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[18]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[17]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[15]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[14]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[13]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[12]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[11]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[10]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[9]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[3]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[2]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[1]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start_phase[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TEST_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \o_sine[0]~output_o ;
wire \o_sine[1]~output_o ;
wire \o_sine[2]~output_o ;
wire \o_sine[3]~output_o ;
wire \o_sine[4]~output_o ;
wire \o_sine[5]~output_o ;
wire \o_sine[6]~output_o ;
wire \o_sine[7]~output_o ;
wire \o_sine[8]~output_o ;
wire \o_sine[9]~output_o ;
wire \o_sine[10]~output_o ;
wire \o_sine[11]~output_o ;
wire \o_sine[12]~output_o ;
wire \o_sine[13]~output_o ;
wire \i_clk~input_o ;
wire \i_clk~inputclkctrl_outclk ;
wire \i_rstb~input_o ;
wire \i_rstb~inputclkctrl_outclk ;
wire \i_fcw[19]~input_o ;
wire \r_fcw[19]~feeder_combout ;
wire \i_fcw[18]~input_o ;
wire \r_fcw[18]~feeder_combout ;
wire \i_fcw[17]~input_o ;
wire \r_fcw[17]~feeder_combout ;
wire \i_fcw[16]~input_o ;
wire \r_fcw[16]~feeder_combout ;
wire \i_fcw[15]~input_o ;
wire \r_fcw[15]~feeder_combout ;
wire \i_fcw[14]~input_o ;
wire \i_fcw[13]~input_o ;
wire \r_fcw[13]~feeder_combout ;
wire \i_fcw[12]~input_o ;
wire \r_fcw[12]~feeder_combout ;
wire \i_fcw[11]~input_o ;
wire \i_fcw[10]~input_o ;
wire \i_fcw[9]~input_o ;
wire \i_fcw[8]~input_o ;
wire \i_fcw[7]~input_o ;
wire \i_fcw[6]~input_o ;
wire \i_fcw[5]~input_o ;
wire \r_fcw[5]~feeder_combout ;
wire \i_fcw[4]~input_o ;
wire \r_fcw[4]~feeder_combout ;
wire \i_fcw[3]~input_o ;
wire \r_fcw[3]~feeder_combout ;
wire \i_fcw[2]~input_o ;
wire \r_fcw[2]~feeder_combout ;
wire \i_fcw[1]~input_o ;
wire \i_fcw[0]~input_o ;
wire \r_nco[0]~32_combout ;
wire \r_nco[0]~feeder_combout ;
wire \i_start_phase[0]~input_o ;
wire \r_start_phase[0]~feeder_combout ;
wire \i_sync_reset~input_o ;
wire \r_sync_reset~0_combout ;
wire \r_sync_reset~q ;
wire \r_nco[0]~33 ;
wire \r_nco[1]~34_combout ;
wire \r_nco[1]~feeder_combout ;
wire \i_start_phase[1]~input_o ;
wire \r_start_phase[1]~feeder_combout ;
wire \r_nco[1]~35 ;
wire \r_nco[2]~36_combout ;
wire \r_nco[2]~feeder_combout ;
wire \i_start_phase[2]~input_o ;
wire \r_start_phase[2]~feeder_combout ;
wire \r_nco[2]~37 ;
wire \r_nco[3]~38_combout ;
wire \r_nco[3]~feeder_combout ;
wire \i_start_phase[3]~input_o ;
wire \r_nco[3]~39 ;
wire \r_nco[4]~40_combout ;
wire \r_nco[4]~feeder_combout ;
wire \i_start_phase[4]~input_o ;
wire \r_start_phase[4]~feeder_combout ;
wire \r_nco[4]~41 ;
wire \r_nco[5]~42_combout ;
wire \r_nco[5]~feeder_combout ;
wire \i_start_phase[5]~input_o ;
wire \r_start_phase[5]~feeder_combout ;
wire \r_nco[5]~43 ;
wire \r_nco[6]~44_combout ;
wire \r_nco[6]~feeder_combout ;
wire \i_start_phase[6]~input_o ;
wire \r_nco[6]~45 ;
wire \r_nco[7]~46_combout ;
wire \r_nco[7]~feeder_combout ;
wire \i_start_phase[7]~input_o ;
wire \r_start_phase[7]~feeder_combout ;
wire \r_nco[7]~47 ;
wire \r_nco[8]~48_combout ;
wire \r_nco[8]~feeder_combout ;
wire \i_start_phase[8]~input_o ;
wire \r_start_phase[8]~feeder_combout ;
wire \r_nco[8]~49 ;
wire \r_nco[9]~50_combout ;
wire \r_nco[9]~feeder_combout ;
wire \i_start_phase[9]~input_o ;
wire \r_nco[9]~51 ;
wire \r_nco[10]~52_combout ;
wire \r_nco[10]~feeder_combout ;
wire \i_start_phase[10]~input_o ;
wire \r_start_phase[10]~feeder_combout ;
wire \r_nco[10]~53 ;
wire \r_nco[11]~54_combout ;
wire \r_nco[11]~feeder_combout ;
wire \i_start_phase[11]~input_o ;
wire \r_start_phase[11]~feeder_combout ;
wire \r_nco[11]~55 ;
wire \r_nco[12]~56_combout ;
wire \r_nco[12]~feeder_combout ;
wire \i_start_phase[12]~input_o ;
wire \r_start_phase[12]~feeder_combout ;
wire \r_nco[12]~57 ;
wire \r_nco[13]~58_combout ;
wire \r_nco[13]~feeder_combout ;
wire \i_start_phase[13]~input_o ;
wire \r_start_phase[13]~feeder_combout ;
wire \r_nco[13]~59 ;
wire \r_nco[14]~60_combout ;
wire \r_nco[14]~feeder_combout ;
wire \i_start_phase[14]~input_o ;
wire \r_start_phase[14]~feeder_combout ;
wire \r_nco[14]~61 ;
wire \r_nco[15]~62_combout ;
wire \r_nco[15]~feeder_combout ;
wire \i_start_phase[15]~input_o ;
wire \r_start_phase[15]~feeder_combout ;
wire \r_nco[15]~63 ;
wire \r_nco[16]~64_combout ;
wire \r_nco[16]~feeder_combout ;
wire \i_start_phase[16]~input_o ;
wire \r_start_phase[16]~feeder_combout ;
wire \r_nco[16]~65 ;
wire \r_nco[17]~66_combout ;
wire \i_start_phase[17]~input_o ;
wire \r_start_phase[17]~feeder_combout ;
wire \r_nco[17]~67 ;
wire \r_nco[18]~68_combout ;
wire \i_start_phase[18]~input_o ;
wire \r_start_phase[18]~feeder_combout ;
wire \r_nco[18]~69 ;
wire \r_nco[19]~70_combout ;
wire \r_nco[19]~feeder_combout ;
wire \i_start_phase[19]~input_o ;
wire \lut_addr[0]~feeder_combout ;
wire \i_fcw[20]~input_o ;
wire \r_fcw[20]~feeder_combout ;
wire \r_nco[19]~71 ;
wire \r_nco[20]~72_combout ;
wire \r_nco[20]~feeder_combout ;
wire \i_start_phase[20]~input_o ;
wire \lut_addr[1]~feeder_combout ;
wire \i_fcw[21]~input_o ;
wire \r_fcw[21]~feeder_combout ;
wire \r_nco[20]~73 ;
wire \r_nco[21]~74_combout ;
wire \r_nco[21]~feeder_combout ;
wire \i_start_phase[21]~input_o ;
wire \lut_addr[2]~feeder_combout ;
wire \i_fcw[22]~input_o ;
wire \r_nco[21]~75 ;
wire \r_nco[22]~76_combout ;
wire \r_nco[22]~feeder_combout ;
wire \i_start_phase[22]~input_o ;
wire \r_start_phase[22]~feeder_combout ;
wire \lut_addr[3]~feeder_combout ;
wire \i_fcw[23]~input_o ;
wire \r_fcw[23]~feeder_combout ;
wire \r_nco[22]~77 ;
wire \r_nco[23]~78_combout ;
wire \r_nco[23]~feeder_combout ;
wire \i_start_phase[23]~input_o ;
wire \r_start_phase[23]~feeder_combout ;
wire \lut_addr[4]~feeder_combout ;
wire \i_fcw[24]~input_o ;
wire \r_fcw[24]~feeder_combout ;
wire \r_nco[23]~79 ;
wire \r_nco[24]~80_combout ;
wire \r_nco[24]~feeder_combout ;
wire \i_start_phase[24]~input_o ;
wire \r_start_phase[24]~feeder_combout ;
wire \lut_addr[5]~feeder_combout ;
wire \i_fcw[25]~input_o ;
wire \r_fcw[25]~feeder_combout ;
wire \r_nco[24]~81 ;
wire \r_nco[25]~82_combout ;
wire \i_start_phase[25]~input_o ;
wire \lut_addr[6]~feeder_combout ;
wire \i_fcw[26]~input_o ;
wire \r_fcw[26]~feeder_combout ;
wire \r_nco[25]~83 ;
wire \r_nco[26]~84_combout ;
wire \i_start_phase[26]~input_o ;
wire \r_start_phase[26]~feeder_combout ;
wire \lut_addr[7]~feeder_combout ;
wire \i_fcw[27]~input_o ;
wire \r_nco[26]~85 ;
wire \r_nco[27]~86_combout ;
wire \r_nco[27]~feeder_combout ;
wire \i_start_phase[27]~input_o ;
wire \r_start_phase[27]~feeder_combout ;
wire \lut_addr[8]~feeder_combout ;
wire \i_fcw[28]~input_o ;
wire \r_fcw[28]~feeder_combout ;
wire \r_nco[27]~87 ;
wire \r_nco[28]~88_combout ;
wire \r_nco[28]~feeder_combout ;
wire \i_start_phase[28]~input_o ;
wire \lut_addr[9]~feeder_combout ;
wire \i_fcw[29]~input_o ;
wire \r_fcw[29]~feeder_combout ;
wire \r_nco[28]~89 ;
wire \r_nco[29]~90_combout ;
wire \i_start_phase[29]~input_o ;
wire \r_start_phase[29]~feeder_combout ;
wire \lut_addr[10]~feeder_combout ;
wire \i_fcw[30]~input_o ;
wire \r_fcw[30]~feeder_combout ;
wire \r_nco[29]~91 ;
wire \r_nco[30]~92_combout ;
wire \i_start_phase[30]~input_o ;
wire \r_start_phase[30]~feeder_combout ;
wire \lut_addr[11]~feeder_combout ;
wire \i_fcw[31]~input_o ;
wire \r_fcw[31]~feeder_combout ;
wire \r_nco[30]~93 ;
wire \r_nco[31]~94_combout ;
wire \r_nco[31]~feeder_combout ;
wire \i_start_phase[31]~input_o ;
wire \r_start_phase[31]~feeder_combout ;
wire \lut_addr[12]~feeder_combout ;
wire \o_sine[0]~reg0 ;
wire \o_sine[1]~reg0 ;
wire \o_sine[2]~reg0 ;
wire \o_sine[3]~reg0 ;
wire \o_sine[4]~reg0 ;
wire \o_sine[5]~reg0 ;
wire \o_sine[6]~reg0 ;
wire \o_sine[7]~reg0 ;
wire \o_sine[8]~reg0 ;
wire \o_sine[9]~reg0 ;
wire \o_sine[10]~reg0 ;
wire \o_sine[11]~reg0 ;
wire \o_sine[12]~reg0 ;
wire \o_sine[13]~reg0 ;
wire [31:0] r_nco;
wire [12:0] lut_addr;
wire [31:0] r_fcw;
wire [31:0] r_start_phase;

wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \Mux13_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;

assign \o_sine[0]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \o_sine[1]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \o_sine[2]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \o_sine[3]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \o_sine[4]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \o_sine[5]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \o_sine[6]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \o_sine[7]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \o_sine[8]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \o_sine[9]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \o_sine[10]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \o_sine[11]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \o_sine[12]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \o_sine[13]~reg0  = \Mux13_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \o_sine[0]~output (
	.i(\o_sine[0]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[0]~output .bus_hold = "false";
defparam \o_sine[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \o_sine[1]~output (
	.i(\o_sine[1]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[1]~output .bus_hold = "false";
defparam \o_sine[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \o_sine[2]~output (
	.i(\o_sine[2]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[2]~output .bus_hold = "false";
defparam \o_sine[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \o_sine[3]~output (
	.i(\o_sine[3]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[3]~output .bus_hold = "false";
defparam \o_sine[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \o_sine[4]~output (
	.i(\o_sine[4]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[4]~output .bus_hold = "false";
defparam \o_sine[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \o_sine[5]~output (
	.i(\o_sine[5]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[5]~output .bus_hold = "false";
defparam \o_sine[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \o_sine[6]~output (
	.i(\o_sine[6]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[6]~output .bus_hold = "false";
defparam \o_sine[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \o_sine[7]~output (
	.i(\o_sine[7]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[7]~output .bus_hold = "false";
defparam \o_sine[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \o_sine[8]~output (
	.i(\o_sine[8]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[8]~output .bus_hold = "false";
defparam \o_sine[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \o_sine[9]~output (
	.i(\o_sine[9]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[9]~output .bus_hold = "false";
defparam \o_sine[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \o_sine[10]~output (
	.i(\o_sine[10]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[10]~output .bus_hold = "false";
defparam \o_sine[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \o_sine[11]~output (
	.i(\o_sine[11]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[11]~output .bus_hold = "false";
defparam \o_sine[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \o_sine[12]~output (
	.i(\o_sine[12]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[12]~output .bus_hold = "false";
defparam \o_sine[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \o_sine[13]~output (
	.i(\o_sine[13]~reg0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_sine[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_sine[13]~output .bus_hold = "false";
defparam \o_sine[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \i_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_clk~inputclkctrl .clock_type = "global clock";
defparam \i_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \i_rstb~input (
	.i(i_rstb),
	.ibar(gnd),
	.o(\i_rstb~input_o ));
// synopsys translate_off
defparam \i_rstb~input .bus_hold = "false";
defparam \i_rstb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \i_rstb~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_rstb~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_rstb~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_rstb~inputclkctrl .clock_type = "global clock";
defparam \i_rstb~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \i_fcw[19]~input (
	.i(i_fcw[19]),
	.ibar(gnd),
	.o(\i_fcw[19]~input_o ));
// synopsys translate_off
defparam \i_fcw[19]~input .bus_hold = "false";
defparam \i_fcw[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \r_fcw[19]~feeder (
// Equation(s):
// \r_fcw[19]~feeder_combout  = \i_fcw[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[19]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[19]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \r_fcw[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[19]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[19] .is_wysiwyg = "true";
defparam \r_fcw[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \i_fcw[18]~input (
	.i(i_fcw[18]),
	.ibar(gnd),
	.o(\i_fcw[18]~input_o ));
// synopsys translate_off
defparam \i_fcw[18]~input .bus_hold = "false";
defparam \i_fcw[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \r_fcw[18]~feeder (
// Equation(s):
// \r_fcw[18]~feeder_combout  = \i_fcw[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[18]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[18]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \r_fcw[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[18]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[18] .is_wysiwyg = "true";
defparam \r_fcw[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \i_fcw[17]~input (
	.i(i_fcw[17]),
	.ibar(gnd),
	.o(\i_fcw[17]~input_o ));
// synopsys translate_off
defparam \i_fcw[17]~input .bus_hold = "false";
defparam \i_fcw[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \r_fcw[17]~feeder (
// Equation(s):
// \r_fcw[17]~feeder_combout  = \i_fcw[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_fcw[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_fcw[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[17]~feeder .lut_mask = 16'hF0F0;
defparam \r_fcw[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \r_fcw[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[17]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[17] .is_wysiwyg = "true";
defparam \r_fcw[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \i_fcw[16]~input (
	.i(i_fcw[16]),
	.ibar(gnd),
	.o(\i_fcw[16]~input_o ));
// synopsys translate_off
defparam \i_fcw[16]~input .bus_hold = "false";
defparam \i_fcw[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \r_fcw[16]~feeder (
// Equation(s):
// \r_fcw[16]~feeder_combout  = \i_fcw[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_fcw[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_fcw[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[16]~feeder .lut_mask = 16'hF0F0;
defparam \r_fcw[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \r_fcw[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[16]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[16] .is_wysiwyg = "true";
defparam \r_fcw[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cycloneive_io_ibuf \i_fcw[15]~input (
	.i(i_fcw[15]),
	.ibar(gnd),
	.o(\i_fcw[15]~input_o ));
// synopsys translate_off
defparam \i_fcw[15]~input .bus_hold = "false";
defparam \i_fcw[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \r_fcw[15]~feeder (
// Equation(s):
// \r_fcw[15]~feeder_combout  = \i_fcw[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_fcw[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_fcw[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[15]~feeder .lut_mask = 16'hF0F0;
defparam \r_fcw[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \r_fcw[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[15]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[15] .is_wysiwyg = "true";
defparam \r_fcw[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \i_fcw[14]~input (
	.i(i_fcw[14]),
	.ibar(gnd),
	.o(\i_fcw[14]~input_o ));
// synopsys translate_off
defparam \i_fcw[14]~input .bus_hold = "false";
defparam \i_fcw[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \r_fcw[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[14]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[14]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[14] .is_wysiwyg = "true";
defparam \r_fcw[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \i_fcw[13]~input (
	.i(i_fcw[13]),
	.ibar(gnd),
	.o(\i_fcw[13]~input_o ));
// synopsys translate_off
defparam \i_fcw[13]~input .bus_hold = "false";
defparam \i_fcw[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \r_fcw[13]~feeder (
// Equation(s):
// \r_fcw[13]~feeder_combout  = \i_fcw[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_fcw[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_fcw[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[13]~feeder .lut_mask = 16'hF0F0;
defparam \r_fcw[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \r_fcw[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[13]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[13] .is_wysiwyg = "true";
defparam \r_fcw[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \i_fcw[12]~input (
	.i(i_fcw[12]),
	.ibar(gnd),
	.o(\i_fcw[12]~input_o ));
// synopsys translate_off
defparam \i_fcw[12]~input .bus_hold = "false";
defparam \i_fcw[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \r_fcw[12]~feeder (
// Equation(s):
// \r_fcw[12]~feeder_combout  = \i_fcw[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[12]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[12]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \r_fcw[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[12]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[12] .is_wysiwyg = "true";
defparam \r_fcw[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \i_fcw[11]~input (
	.i(i_fcw[11]),
	.ibar(gnd),
	.o(\i_fcw[11]~input_o ));
// synopsys translate_off
defparam \i_fcw[11]~input .bus_hold = "false";
defparam \i_fcw[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \r_fcw[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[11]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[11]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[11] .is_wysiwyg = "true";
defparam \r_fcw[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N1
cycloneive_io_ibuf \i_fcw[10]~input (
	.i(i_fcw[10]),
	.ibar(gnd),
	.o(\i_fcw[10]~input_o ));
// synopsys translate_off
defparam \i_fcw[10]~input .bus_hold = "false";
defparam \i_fcw[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \r_fcw[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[10]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[10]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[10] .is_wysiwyg = "true";
defparam \r_fcw[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \i_fcw[9]~input (
	.i(i_fcw[9]),
	.ibar(gnd),
	.o(\i_fcw[9]~input_o ));
// synopsys translate_off
defparam \i_fcw[9]~input .bus_hold = "false";
defparam \i_fcw[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \r_fcw[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[9]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[9]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[9] .is_wysiwyg = "true";
defparam \r_fcw[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \i_fcw[8]~input (
	.i(i_fcw[8]),
	.ibar(gnd),
	.o(\i_fcw[8]~input_o ));
// synopsys translate_off
defparam \i_fcw[8]~input .bus_hold = "false";
defparam \i_fcw[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \r_fcw[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[8]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[8]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[8] .is_wysiwyg = "true";
defparam \r_fcw[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N15
cycloneive_io_ibuf \i_fcw[7]~input (
	.i(i_fcw[7]),
	.ibar(gnd),
	.o(\i_fcw[7]~input_o ));
// synopsys translate_off
defparam \i_fcw[7]~input .bus_hold = "false";
defparam \i_fcw[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \r_fcw[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[7]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[7] .is_wysiwyg = "true";
defparam \r_fcw[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \i_fcw[6]~input (
	.i(i_fcw[6]),
	.ibar(gnd),
	.o(\i_fcw[6]~input_o ));
// synopsys translate_off
defparam \i_fcw[6]~input .bus_hold = "false";
defparam \i_fcw[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \r_fcw[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[6]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[6] .is_wysiwyg = "true";
defparam \r_fcw[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \i_fcw[5]~input (
	.i(i_fcw[5]),
	.ibar(gnd),
	.o(\i_fcw[5]~input_o ));
// synopsys translate_off
defparam \i_fcw[5]~input .bus_hold = "false";
defparam \i_fcw[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \r_fcw[5]~feeder (
// Equation(s):
// \r_fcw[5]~feeder_combout  = \i_fcw[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[5]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[5]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \r_fcw[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[5] .is_wysiwyg = "true";
defparam \r_fcw[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \i_fcw[4]~input (
	.i(i_fcw[4]),
	.ibar(gnd),
	.o(\i_fcw[4]~input_o ));
// synopsys translate_off
defparam \i_fcw[4]~input .bus_hold = "false";
defparam \i_fcw[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \r_fcw[4]~feeder (
// Equation(s):
// \r_fcw[4]~feeder_combout  = \i_fcw[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[4]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[4]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \r_fcw[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[4] .is_wysiwyg = "true";
defparam \r_fcw[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \i_fcw[3]~input (
	.i(i_fcw[3]),
	.ibar(gnd),
	.o(\i_fcw[3]~input_o ));
// synopsys translate_off
defparam \i_fcw[3]~input .bus_hold = "false";
defparam \i_fcw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \r_fcw[3]~feeder (
// Equation(s):
// \r_fcw[3]~feeder_combout  = \i_fcw[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[3]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[3]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \r_fcw[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[3] .is_wysiwyg = "true";
defparam \r_fcw[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \i_fcw[2]~input (
	.i(i_fcw[2]),
	.ibar(gnd),
	.o(\i_fcw[2]~input_o ));
// synopsys translate_off
defparam \i_fcw[2]~input .bus_hold = "false";
defparam \i_fcw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \r_fcw[2]~feeder (
// Equation(s):
// \r_fcw[2]~feeder_combout  = \i_fcw[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[2]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[2]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \r_fcw[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[2] .is_wysiwyg = "true";
defparam \r_fcw[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \i_fcw[1]~input (
	.i(i_fcw[1]),
	.ibar(gnd),
	.o(\i_fcw[1]~input_o ));
// synopsys translate_off
defparam \i_fcw[1]~input .bus_hold = "false";
defparam \i_fcw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \r_fcw[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[1]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[1] .is_wysiwyg = "true";
defparam \r_fcw[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \i_fcw[0]~input (
	.i(i_fcw[0]),
	.ibar(gnd),
	.o(\i_fcw[0]~input_o ));
// synopsys translate_off
defparam \i_fcw[0]~input .bus_hold = "false";
defparam \i_fcw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \r_fcw[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[0]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[0] .is_wysiwyg = "true";
defparam \r_fcw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \r_nco[0]~32 (
// Equation(s):
// \r_nco[0]~32_combout  = (r_nco[0] & (r_fcw[0] $ (VCC))) # (!r_nco[0] & (r_fcw[0] & VCC))
// \r_nco[0]~33  = CARRY((r_nco[0] & r_fcw[0]))

	.dataa(r_nco[0]),
	.datab(r_fcw[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r_nco[0]~32_combout ),
	.cout(\r_nco[0]~33 ));
// synopsys translate_off
defparam \r_nco[0]~32 .lut_mask = 16'h6688;
defparam \r_nco[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \r_nco[0]~feeder (
// Equation(s):
// \r_nco[0]~feeder_combout  = \r_nco[0]~32_combout 

	.dataa(\r_nco[0]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_nco[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[0]~feeder .lut_mask = 16'hAAAA;
defparam \r_nco[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \i_start_phase[0]~input (
	.i(i_start_phase[0]),
	.ibar(gnd),
	.o(\i_start_phase[0]~input_o ));
// synopsys translate_off
defparam \i_start_phase[0]~input .bus_hold = "false";
defparam \i_start_phase[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \r_start_phase[0]~feeder (
// Equation(s):
// \r_start_phase[0]~feeder_combout  = \i_start_phase[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[0]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[0]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \r_start_phase[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[0] .is_wysiwyg = "true";
defparam \r_start_phase[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \i_sync_reset~input (
	.i(i_sync_reset),
	.ibar(gnd),
	.o(\i_sync_reset~input_o ));
// synopsys translate_off
defparam \i_sync_reset~input .bus_hold = "false";
defparam \i_sync_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \r_sync_reset~0 (
// Equation(s):
// \r_sync_reset~0_combout  = !\i_sync_reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_sync_reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_sync_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_sync_reset~0 .lut_mask = 16'h0F0F;
defparam \r_sync_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas r_sync_reset(
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_sync_reset~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_sync_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam r_sync_reset.is_wysiwyg = "true";
defparam r_sync_reset.power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \r_nco[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[0]~feeder_combout ),
	.asdata(r_start_phase[0]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[0] .is_wysiwyg = "true";
defparam \r_nco[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \r_nco[1]~34 (
// Equation(s):
// \r_nco[1]~34_combout  = (r_fcw[1] & ((r_nco[1] & (\r_nco[0]~33  & VCC)) # (!r_nco[1] & (!\r_nco[0]~33 )))) # (!r_fcw[1] & ((r_nco[1] & (!\r_nco[0]~33 )) # (!r_nco[1] & ((\r_nco[0]~33 ) # (GND)))))
// \r_nco[1]~35  = CARRY((r_fcw[1] & (!r_nco[1] & !\r_nco[0]~33 )) # (!r_fcw[1] & ((!\r_nco[0]~33 ) # (!r_nco[1]))))

	.dataa(r_fcw[1]),
	.datab(r_nco[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[0]~33 ),
	.combout(\r_nco[1]~34_combout ),
	.cout(\r_nco[1]~35 ));
// synopsys translate_off
defparam \r_nco[1]~34 .lut_mask = 16'h9617;
defparam \r_nco[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \r_nco[1]~feeder (
// Equation(s):
// \r_nco[1]~feeder_combout  = \r_nco[1]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[1]~34_combout ),
	.cin(gnd),
	.combout(\r_nco[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[1]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \i_start_phase[1]~input (
	.i(i_start_phase[1]),
	.ibar(gnd),
	.o(\i_start_phase[1]~input_o ));
// synopsys translate_off
defparam \i_start_phase[1]~input .bus_hold = "false";
defparam \i_start_phase[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \r_start_phase[1]~feeder (
// Equation(s):
// \r_start_phase[1]~feeder_combout  = \i_start_phase[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[1]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[1]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \r_start_phase[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[1] .is_wysiwyg = "true";
defparam \r_start_phase[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \r_nco[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[1]~feeder_combout ),
	.asdata(r_start_phase[1]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[1] .is_wysiwyg = "true";
defparam \r_nco[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \r_nco[2]~36 (
// Equation(s):
// \r_nco[2]~36_combout  = ((r_nco[2] $ (r_fcw[2] $ (!\r_nco[1]~35 )))) # (GND)
// \r_nco[2]~37  = CARRY((r_nco[2] & ((r_fcw[2]) # (!\r_nco[1]~35 ))) # (!r_nco[2] & (r_fcw[2] & !\r_nco[1]~35 )))

	.dataa(r_nco[2]),
	.datab(r_fcw[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[1]~35 ),
	.combout(\r_nco[2]~36_combout ),
	.cout(\r_nco[2]~37 ));
// synopsys translate_off
defparam \r_nco[2]~36 .lut_mask = 16'h698E;
defparam \r_nco[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \r_nco[2]~feeder (
// Equation(s):
// \r_nco[2]~feeder_combout  = \r_nco[2]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[2]~36_combout ),
	.cin(gnd),
	.combout(\r_nco[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[2]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \i_start_phase[2]~input (
	.i(i_start_phase[2]),
	.ibar(gnd),
	.o(\i_start_phase[2]~input_o ));
// synopsys translate_off
defparam \i_start_phase[2]~input .bus_hold = "false";
defparam \i_start_phase[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \r_start_phase[2]~feeder (
// Equation(s):
// \r_start_phase[2]~feeder_combout  = \i_start_phase[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[2]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[2]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \r_start_phase[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[2] .is_wysiwyg = "true";
defparam \r_start_phase[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \r_nco[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[2]~feeder_combout ),
	.asdata(r_start_phase[2]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[2] .is_wysiwyg = "true";
defparam \r_nco[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \r_nco[3]~38 (
// Equation(s):
// \r_nco[3]~38_combout  = (r_fcw[3] & ((r_nco[3] & (\r_nco[2]~37  & VCC)) # (!r_nco[3] & (!\r_nco[2]~37 )))) # (!r_fcw[3] & ((r_nco[3] & (!\r_nco[2]~37 )) # (!r_nco[3] & ((\r_nco[2]~37 ) # (GND)))))
// \r_nco[3]~39  = CARRY((r_fcw[3] & (!r_nco[3] & !\r_nco[2]~37 )) # (!r_fcw[3] & ((!\r_nco[2]~37 ) # (!r_nco[3]))))

	.dataa(r_fcw[3]),
	.datab(r_nco[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[2]~37 ),
	.combout(\r_nco[3]~38_combout ),
	.cout(\r_nco[3]~39 ));
// synopsys translate_off
defparam \r_nco[3]~38 .lut_mask = 16'h9617;
defparam \r_nco[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \r_nco[3]~feeder (
// Equation(s):
// \r_nco[3]~feeder_combout  = \r_nco[3]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[3]~38_combout ),
	.cin(gnd),
	.combout(\r_nco[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[3]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \i_start_phase[3]~input (
	.i(i_start_phase[3]),
	.ibar(gnd),
	.o(\i_start_phase[3]~input_o ));
// synopsys translate_off
defparam \i_start_phase[3]~input .bus_hold = "false";
defparam \i_start_phase[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \r_start_phase[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_start_phase[3]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[3] .is_wysiwyg = "true";
defparam \r_start_phase[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \r_nco[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[3]~feeder_combout ),
	.asdata(r_start_phase[3]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[3] .is_wysiwyg = "true";
defparam \r_nco[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \r_nco[4]~40 (
// Equation(s):
// \r_nco[4]~40_combout  = ((r_nco[4] $ (r_fcw[4] $ (!\r_nco[3]~39 )))) # (GND)
// \r_nco[4]~41  = CARRY((r_nco[4] & ((r_fcw[4]) # (!\r_nco[3]~39 ))) # (!r_nco[4] & (r_fcw[4] & !\r_nco[3]~39 )))

	.dataa(r_nco[4]),
	.datab(r_fcw[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[3]~39 ),
	.combout(\r_nco[4]~40_combout ),
	.cout(\r_nco[4]~41 ));
// synopsys translate_off
defparam \r_nco[4]~40 .lut_mask = 16'h698E;
defparam \r_nco[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \r_nco[4]~feeder (
// Equation(s):
// \r_nco[4]~feeder_combout  = \r_nco[4]~40_combout 

	.dataa(gnd),
	.datab(\r_nco[4]~40_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_nco[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[4]~feeder .lut_mask = 16'hCCCC;
defparam \r_nco[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \i_start_phase[4]~input (
	.i(i_start_phase[4]),
	.ibar(gnd),
	.o(\i_start_phase[4]~input_o ));
// synopsys translate_off
defparam \i_start_phase[4]~input .bus_hold = "false";
defparam \i_start_phase[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \r_start_phase[4]~feeder (
// Equation(s):
// \r_start_phase[4]~feeder_combout  = \i_start_phase[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[4]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[4]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \r_start_phase[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[4] .is_wysiwyg = "true";
defparam \r_start_phase[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \r_nco[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[4]~feeder_combout ),
	.asdata(r_start_phase[4]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[4] .is_wysiwyg = "true";
defparam \r_nco[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \r_nco[5]~42 (
// Equation(s):
// \r_nco[5]~42_combout  = (r_nco[5] & ((r_fcw[5] & (\r_nco[4]~41  & VCC)) # (!r_fcw[5] & (!\r_nco[4]~41 )))) # (!r_nco[5] & ((r_fcw[5] & (!\r_nco[4]~41 )) # (!r_fcw[5] & ((\r_nco[4]~41 ) # (GND)))))
// \r_nco[5]~43  = CARRY((r_nco[5] & (!r_fcw[5] & !\r_nco[4]~41 )) # (!r_nco[5] & ((!\r_nco[4]~41 ) # (!r_fcw[5]))))

	.dataa(r_nco[5]),
	.datab(r_fcw[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[4]~41 ),
	.combout(\r_nco[5]~42_combout ),
	.cout(\r_nco[5]~43 ));
// synopsys translate_off
defparam \r_nco[5]~42 .lut_mask = 16'h9617;
defparam \r_nco[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \r_nco[5]~feeder (
// Equation(s):
// \r_nco[5]~feeder_combout  = \r_nco[5]~42_combout 

	.dataa(gnd),
	.datab(\r_nco[5]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_nco[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[5]~feeder .lut_mask = 16'hCCCC;
defparam \r_nco[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \i_start_phase[5]~input (
	.i(i_start_phase[5]),
	.ibar(gnd),
	.o(\i_start_phase[5]~input_o ));
// synopsys translate_off
defparam \i_start_phase[5]~input .bus_hold = "false";
defparam \i_start_phase[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \r_start_phase[5]~feeder (
// Equation(s):
// \r_start_phase[5]~feeder_combout  = \i_start_phase[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_start_phase[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_start_phase[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[5]~feeder .lut_mask = 16'hF0F0;
defparam \r_start_phase[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \r_start_phase[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[5] .is_wysiwyg = "true";
defparam \r_start_phase[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \r_nco[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[5]~feeder_combout ),
	.asdata(r_start_phase[5]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[5] .is_wysiwyg = "true";
defparam \r_nco[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \r_nco[6]~44 (
// Equation(s):
// \r_nco[6]~44_combout  = ((r_fcw[6] $ (r_nco[6] $ (!\r_nco[5]~43 )))) # (GND)
// \r_nco[6]~45  = CARRY((r_fcw[6] & ((r_nco[6]) # (!\r_nco[5]~43 ))) # (!r_fcw[6] & (r_nco[6] & !\r_nco[5]~43 )))

	.dataa(r_fcw[6]),
	.datab(r_nco[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[5]~43 ),
	.combout(\r_nco[6]~44_combout ),
	.cout(\r_nco[6]~45 ));
// synopsys translate_off
defparam \r_nco[6]~44 .lut_mask = 16'h698E;
defparam \r_nco[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \r_nco[6]~feeder (
// Equation(s):
// \r_nco[6]~feeder_combout  = \r_nco[6]~44_combout 

	.dataa(gnd),
	.datab(\r_nco[6]~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_nco[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[6]~feeder .lut_mask = 16'hCCCC;
defparam \r_nco[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \i_start_phase[6]~input (
	.i(i_start_phase[6]),
	.ibar(gnd),
	.o(\i_start_phase[6]~input_o ));
// synopsys translate_off
defparam \i_start_phase[6]~input .bus_hold = "false";
defparam \i_start_phase[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \r_start_phase[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_start_phase[6]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[6] .is_wysiwyg = "true";
defparam \r_start_phase[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \r_nco[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[6]~feeder_combout ),
	.asdata(r_start_phase[6]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[6] .is_wysiwyg = "true";
defparam \r_nco[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \r_nco[7]~46 (
// Equation(s):
// \r_nco[7]~46_combout  = (r_fcw[7] & ((r_nco[7] & (\r_nco[6]~45  & VCC)) # (!r_nco[7] & (!\r_nco[6]~45 )))) # (!r_fcw[7] & ((r_nco[7] & (!\r_nco[6]~45 )) # (!r_nco[7] & ((\r_nco[6]~45 ) # (GND)))))
// \r_nco[7]~47  = CARRY((r_fcw[7] & (!r_nco[7] & !\r_nco[6]~45 )) # (!r_fcw[7] & ((!\r_nco[6]~45 ) # (!r_nco[7]))))

	.dataa(r_fcw[7]),
	.datab(r_nco[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[6]~45 ),
	.combout(\r_nco[7]~46_combout ),
	.cout(\r_nco[7]~47 ));
// synopsys translate_off
defparam \r_nco[7]~46 .lut_mask = 16'h9617;
defparam \r_nco[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \r_nco[7]~feeder (
// Equation(s):
// \r_nco[7]~feeder_combout  = \r_nco[7]~46_combout 

	.dataa(gnd),
	.datab(\r_nco[7]~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_nco[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[7]~feeder .lut_mask = 16'hCCCC;
defparam \r_nco[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \i_start_phase[7]~input (
	.i(i_start_phase[7]),
	.ibar(gnd),
	.o(\i_start_phase[7]~input_o ));
// synopsys translate_off
defparam \i_start_phase[7]~input .bus_hold = "false";
defparam \i_start_phase[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \r_start_phase[7]~feeder (
// Equation(s):
// \r_start_phase[7]~feeder_combout  = \i_start_phase[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[7]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[7]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \r_start_phase[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[7] .is_wysiwyg = "true";
defparam \r_start_phase[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \r_nco[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[7]~feeder_combout ),
	.asdata(r_start_phase[7]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[7] .is_wysiwyg = "true";
defparam \r_nco[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \r_nco[8]~48 (
// Equation(s):
// \r_nco[8]~48_combout  = ((r_fcw[8] $ (r_nco[8] $ (!\r_nco[7]~47 )))) # (GND)
// \r_nco[8]~49  = CARRY((r_fcw[8] & ((r_nco[8]) # (!\r_nco[7]~47 ))) # (!r_fcw[8] & (r_nco[8] & !\r_nco[7]~47 )))

	.dataa(r_fcw[8]),
	.datab(r_nco[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[7]~47 ),
	.combout(\r_nco[8]~48_combout ),
	.cout(\r_nco[8]~49 ));
// synopsys translate_off
defparam \r_nco[8]~48 .lut_mask = 16'h698E;
defparam \r_nco[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \r_nco[8]~feeder (
// Equation(s):
// \r_nco[8]~feeder_combout  = \r_nco[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[8]~48_combout ),
	.cin(gnd),
	.combout(\r_nco[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[8]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \i_start_phase[8]~input (
	.i(i_start_phase[8]),
	.ibar(gnd),
	.o(\i_start_phase[8]~input_o ));
// synopsys translate_off
defparam \i_start_phase[8]~input .bus_hold = "false";
defparam \i_start_phase[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \r_start_phase[8]~feeder (
// Equation(s):
// \r_start_phase[8]~feeder_combout  = \i_start_phase[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[8]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[8]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \r_start_phase[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[8]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[8] .is_wysiwyg = "true";
defparam \r_start_phase[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \r_nco[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[8]~feeder_combout ),
	.asdata(r_start_phase[8]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[8]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[8] .is_wysiwyg = "true";
defparam \r_nco[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \r_nco[9]~50 (
// Equation(s):
// \r_nco[9]~50_combout  = (r_nco[9] & ((r_fcw[9] & (\r_nco[8]~49  & VCC)) # (!r_fcw[9] & (!\r_nco[8]~49 )))) # (!r_nco[9] & ((r_fcw[9] & (!\r_nco[8]~49 )) # (!r_fcw[9] & ((\r_nco[8]~49 ) # (GND)))))
// \r_nco[9]~51  = CARRY((r_nco[9] & (!r_fcw[9] & !\r_nco[8]~49 )) # (!r_nco[9] & ((!\r_nco[8]~49 ) # (!r_fcw[9]))))

	.dataa(r_nco[9]),
	.datab(r_fcw[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[8]~49 ),
	.combout(\r_nco[9]~50_combout ),
	.cout(\r_nco[9]~51 ));
// synopsys translate_off
defparam \r_nco[9]~50 .lut_mask = 16'h9617;
defparam \r_nco[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \r_nco[9]~feeder (
// Equation(s):
// \r_nco[9]~feeder_combout  = \r_nco[9]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[9]~50_combout ),
	.cin(gnd),
	.combout(\r_nco[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[9]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \i_start_phase[9]~input (
	.i(i_start_phase[9]),
	.ibar(gnd),
	.o(\i_start_phase[9]~input_o ));
// synopsys translate_off
defparam \i_start_phase[9]~input .bus_hold = "false";
defparam \i_start_phase[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \r_start_phase[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_start_phase[9]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[9]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[9] .is_wysiwyg = "true";
defparam \r_start_phase[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \r_nco[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[9]~feeder_combout ),
	.asdata(r_start_phase[9]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[9]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[9] .is_wysiwyg = "true";
defparam \r_nco[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \r_nco[10]~52 (
// Equation(s):
// \r_nco[10]~52_combout  = ((r_nco[10] $ (r_fcw[10] $ (!\r_nco[9]~51 )))) # (GND)
// \r_nco[10]~53  = CARRY((r_nco[10] & ((r_fcw[10]) # (!\r_nco[9]~51 ))) # (!r_nco[10] & (r_fcw[10] & !\r_nco[9]~51 )))

	.dataa(r_nco[10]),
	.datab(r_fcw[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[9]~51 ),
	.combout(\r_nco[10]~52_combout ),
	.cout(\r_nco[10]~53 ));
// synopsys translate_off
defparam \r_nco[10]~52 .lut_mask = 16'h698E;
defparam \r_nco[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \r_nco[10]~feeder (
// Equation(s):
// \r_nco[10]~feeder_combout  = \r_nco[10]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[10]~52_combout ),
	.cin(gnd),
	.combout(\r_nco[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[10]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \i_start_phase[10]~input (
	.i(i_start_phase[10]),
	.ibar(gnd),
	.o(\i_start_phase[10]~input_o ));
// synopsys translate_off
defparam \i_start_phase[10]~input .bus_hold = "false";
defparam \i_start_phase[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \r_start_phase[10]~feeder (
// Equation(s):
// \r_start_phase[10]~feeder_combout  = \i_start_phase[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_start_phase[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_start_phase[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[10]~feeder .lut_mask = 16'hF0F0;
defparam \r_start_phase[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \r_start_phase[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[10]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[10] .is_wysiwyg = "true";
defparam \r_start_phase[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \r_nco[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[10]~feeder_combout ),
	.asdata(r_start_phase[10]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[10]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[10] .is_wysiwyg = "true";
defparam \r_nco[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \r_nco[11]~54 (
// Equation(s):
// \r_nco[11]~54_combout  = (r_nco[11] & ((r_fcw[11] & (\r_nco[10]~53  & VCC)) # (!r_fcw[11] & (!\r_nco[10]~53 )))) # (!r_nco[11] & ((r_fcw[11] & (!\r_nco[10]~53 )) # (!r_fcw[11] & ((\r_nco[10]~53 ) # (GND)))))
// \r_nco[11]~55  = CARRY((r_nco[11] & (!r_fcw[11] & !\r_nco[10]~53 )) # (!r_nco[11] & ((!\r_nco[10]~53 ) # (!r_fcw[11]))))

	.dataa(r_nco[11]),
	.datab(r_fcw[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[10]~53 ),
	.combout(\r_nco[11]~54_combout ),
	.cout(\r_nco[11]~55 ));
// synopsys translate_off
defparam \r_nco[11]~54 .lut_mask = 16'h9617;
defparam \r_nco[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \r_nco[11]~feeder (
// Equation(s):
// \r_nco[11]~feeder_combout  = \r_nco[11]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[11]~54_combout ),
	.cin(gnd),
	.combout(\r_nco[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[11]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \i_start_phase[11]~input (
	.i(i_start_phase[11]),
	.ibar(gnd),
	.o(\i_start_phase[11]~input_o ));
// synopsys translate_off
defparam \i_start_phase[11]~input .bus_hold = "false";
defparam \i_start_phase[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \r_start_phase[11]~feeder (
// Equation(s):
// \r_start_phase[11]~feeder_combout  = \i_start_phase[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[11]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[11]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \r_start_phase[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[11]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[11] .is_wysiwyg = "true";
defparam \r_start_phase[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \r_nco[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[11]~feeder_combout ),
	.asdata(r_start_phase[11]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[11]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[11] .is_wysiwyg = "true";
defparam \r_nco[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \r_nco[12]~56 (
// Equation(s):
// \r_nco[12]~56_combout  = ((r_nco[12] $ (r_fcw[12] $ (!\r_nco[11]~55 )))) # (GND)
// \r_nco[12]~57  = CARRY((r_nco[12] & ((r_fcw[12]) # (!\r_nco[11]~55 ))) # (!r_nco[12] & (r_fcw[12] & !\r_nco[11]~55 )))

	.dataa(r_nco[12]),
	.datab(r_fcw[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[11]~55 ),
	.combout(\r_nco[12]~56_combout ),
	.cout(\r_nco[12]~57 ));
// synopsys translate_off
defparam \r_nco[12]~56 .lut_mask = 16'h698E;
defparam \r_nco[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \r_nco[12]~feeder (
// Equation(s):
// \r_nco[12]~feeder_combout  = \r_nco[12]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[12]~56_combout ),
	.cin(gnd),
	.combout(\r_nco[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[12]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \i_start_phase[12]~input (
	.i(i_start_phase[12]),
	.ibar(gnd),
	.o(\i_start_phase[12]~input_o ));
// synopsys translate_off
defparam \i_start_phase[12]~input .bus_hold = "false";
defparam \i_start_phase[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \r_start_phase[12]~feeder (
// Equation(s):
// \r_start_phase[12]~feeder_combout  = \i_start_phase[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_start_phase[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_start_phase[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[12]~feeder .lut_mask = 16'hF0F0;
defparam \r_start_phase[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \r_start_phase[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[12]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[12] .is_wysiwyg = "true";
defparam \r_start_phase[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \r_nco[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[12]~feeder_combout ),
	.asdata(r_start_phase[12]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[12]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[12] .is_wysiwyg = "true";
defparam \r_nco[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \r_nco[13]~58 (
// Equation(s):
// \r_nco[13]~58_combout  = (r_fcw[13] & ((r_nco[13] & (\r_nco[12]~57  & VCC)) # (!r_nco[13] & (!\r_nco[12]~57 )))) # (!r_fcw[13] & ((r_nco[13] & (!\r_nco[12]~57 )) # (!r_nco[13] & ((\r_nco[12]~57 ) # (GND)))))
// \r_nco[13]~59  = CARRY((r_fcw[13] & (!r_nco[13] & !\r_nco[12]~57 )) # (!r_fcw[13] & ((!\r_nco[12]~57 ) # (!r_nco[13]))))

	.dataa(r_fcw[13]),
	.datab(r_nco[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[12]~57 ),
	.combout(\r_nco[13]~58_combout ),
	.cout(\r_nco[13]~59 ));
// synopsys translate_off
defparam \r_nco[13]~58 .lut_mask = 16'h9617;
defparam \r_nco[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \r_nco[13]~feeder (
// Equation(s):
// \r_nco[13]~feeder_combout  = \r_nco[13]~58_combout 

	.dataa(\r_nco[13]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_nco[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[13]~feeder .lut_mask = 16'hAAAA;
defparam \r_nco[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \i_start_phase[13]~input (
	.i(i_start_phase[13]),
	.ibar(gnd),
	.o(\i_start_phase[13]~input_o ));
// synopsys translate_off
defparam \i_start_phase[13]~input .bus_hold = "false";
defparam \i_start_phase[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \r_start_phase[13]~feeder (
// Equation(s):
// \r_start_phase[13]~feeder_combout  = \i_start_phase[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[13]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[13]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \r_start_phase[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[13]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[13] .is_wysiwyg = "true";
defparam \r_start_phase[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \r_nco[13] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[13]~feeder_combout ),
	.asdata(r_start_phase[13]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[13]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[13] .is_wysiwyg = "true";
defparam \r_nco[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \r_nco[14]~60 (
// Equation(s):
// \r_nco[14]~60_combout  = ((r_nco[14] $ (r_fcw[14] $ (!\r_nco[13]~59 )))) # (GND)
// \r_nco[14]~61  = CARRY((r_nco[14] & ((r_fcw[14]) # (!\r_nco[13]~59 ))) # (!r_nco[14] & (r_fcw[14] & !\r_nco[13]~59 )))

	.dataa(r_nco[14]),
	.datab(r_fcw[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[13]~59 ),
	.combout(\r_nco[14]~60_combout ),
	.cout(\r_nco[14]~61 ));
// synopsys translate_off
defparam \r_nco[14]~60 .lut_mask = 16'h698E;
defparam \r_nco[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \r_nco[14]~feeder (
// Equation(s):
// \r_nco[14]~feeder_combout  = \r_nco[14]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[14]~60_combout ),
	.cin(gnd),
	.combout(\r_nco[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[14]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \i_start_phase[14]~input (
	.i(i_start_phase[14]),
	.ibar(gnd),
	.o(\i_start_phase[14]~input_o ));
// synopsys translate_off
defparam \i_start_phase[14]~input .bus_hold = "false";
defparam \i_start_phase[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \r_start_phase[14]~feeder (
// Equation(s):
// \r_start_phase[14]~feeder_combout  = \i_start_phase[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[14]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[14]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \r_start_phase[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[14]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[14] .is_wysiwyg = "true";
defparam \r_start_phase[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \r_nco[14] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[14]~feeder_combout ),
	.asdata(r_start_phase[14]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[14]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[14] .is_wysiwyg = "true";
defparam \r_nco[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \r_nco[15]~62 (
// Equation(s):
// \r_nco[15]~62_combout  = (r_fcw[15] & ((r_nco[15] & (\r_nco[14]~61  & VCC)) # (!r_nco[15] & (!\r_nco[14]~61 )))) # (!r_fcw[15] & ((r_nco[15] & (!\r_nco[14]~61 )) # (!r_nco[15] & ((\r_nco[14]~61 ) # (GND)))))
// \r_nco[15]~63  = CARRY((r_fcw[15] & (!r_nco[15] & !\r_nco[14]~61 )) # (!r_fcw[15] & ((!\r_nco[14]~61 ) # (!r_nco[15]))))

	.dataa(r_fcw[15]),
	.datab(r_nco[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[14]~61 ),
	.combout(\r_nco[15]~62_combout ),
	.cout(\r_nco[15]~63 ));
// synopsys translate_off
defparam \r_nco[15]~62 .lut_mask = 16'h9617;
defparam \r_nco[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \r_nco[15]~feeder (
// Equation(s):
// \r_nco[15]~feeder_combout  = \r_nco[15]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[15]~62_combout ),
	.cin(gnd),
	.combout(\r_nco[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[15]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \i_start_phase[15]~input (
	.i(i_start_phase[15]),
	.ibar(gnd),
	.o(\i_start_phase[15]~input_o ));
// synopsys translate_off
defparam \i_start_phase[15]~input .bus_hold = "false";
defparam \i_start_phase[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \r_start_phase[15]~feeder (
// Equation(s):
// \r_start_phase[15]~feeder_combout  = \i_start_phase[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_start_phase[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_start_phase[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[15]~feeder .lut_mask = 16'hF0F0;
defparam \r_start_phase[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \r_start_phase[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[15]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[15] .is_wysiwyg = "true";
defparam \r_start_phase[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \r_nco[15] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[15]~feeder_combout ),
	.asdata(r_start_phase[15]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[15]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[15] .is_wysiwyg = "true";
defparam \r_nco[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \r_nco[16]~64 (
// Equation(s):
// \r_nco[16]~64_combout  = ((r_fcw[16] $ (r_nco[16] $ (!\r_nco[15]~63 )))) # (GND)
// \r_nco[16]~65  = CARRY((r_fcw[16] & ((r_nco[16]) # (!\r_nco[15]~63 ))) # (!r_fcw[16] & (r_nco[16] & !\r_nco[15]~63 )))

	.dataa(r_fcw[16]),
	.datab(r_nco[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[15]~63 ),
	.combout(\r_nco[16]~64_combout ),
	.cout(\r_nco[16]~65 ));
// synopsys translate_off
defparam \r_nco[16]~64 .lut_mask = 16'h698E;
defparam \r_nco[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \r_nco[16]~feeder (
// Equation(s):
// \r_nco[16]~feeder_combout  = \r_nco[16]~64_combout 

	.dataa(gnd),
	.datab(\r_nco[16]~64_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_nco[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[16]~feeder .lut_mask = 16'hCCCC;
defparam \r_nco[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \i_start_phase[16]~input (
	.i(i_start_phase[16]),
	.ibar(gnd),
	.o(\i_start_phase[16]~input_o ));
// synopsys translate_off
defparam \i_start_phase[16]~input .bus_hold = "false";
defparam \i_start_phase[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \r_start_phase[16]~feeder (
// Equation(s):
// \r_start_phase[16]~feeder_combout  = \i_start_phase[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[16]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[16]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \r_start_phase[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[16]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[16] .is_wysiwyg = "true";
defparam \r_start_phase[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \r_nco[16] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[16]~feeder_combout ),
	.asdata(r_start_phase[16]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[16]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[16] .is_wysiwyg = "true";
defparam \r_nco[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \r_nco[17]~66 (
// Equation(s):
// \r_nco[17]~66_combout  = (r_fcw[17] & ((r_nco[17] & (\r_nco[16]~65  & VCC)) # (!r_nco[17] & (!\r_nco[16]~65 )))) # (!r_fcw[17] & ((r_nco[17] & (!\r_nco[16]~65 )) # (!r_nco[17] & ((\r_nco[16]~65 ) # (GND)))))
// \r_nco[17]~67  = CARRY((r_fcw[17] & (!r_nco[17] & !\r_nco[16]~65 )) # (!r_fcw[17] & ((!\r_nco[16]~65 ) # (!r_nco[17]))))

	.dataa(r_fcw[17]),
	.datab(r_nco[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[16]~65 ),
	.combout(\r_nco[17]~66_combout ),
	.cout(\r_nco[17]~67 ));
// synopsys translate_off
defparam \r_nco[17]~66 .lut_mask = 16'h9617;
defparam \r_nco[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \i_start_phase[17]~input (
	.i(i_start_phase[17]),
	.ibar(gnd),
	.o(\i_start_phase[17]~input_o ));
// synopsys translate_off
defparam \i_start_phase[17]~input .bus_hold = "false";
defparam \i_start_phase[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \r_start_phase[17]~feeder (
// Equation(s):
// \r_start_phase[17]~feeder_combout  = \i_start_phase[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[17]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[17]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \r_start_phase[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[17]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[17] .is_wysiwyg = "true";
defparam \r_start_phase[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \r_nco[17] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[17]~66_combout ),
	.asdata(r_start_phase[17]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[17]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[17] .is_wysiwyg = "true";
defparam \r_nco[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \r_nco[18]~68 (
// Equation(s):
// \r_nco[18]~68_combout  = ((r_fcw[18] $ (r_nco[18] $ (!\r_nco[17]~67 )))) # (GND)
// \r_nco[18]~69  = CARRY((r_fcw[18] & ((r_nco[18]) # (!\r_nco[17]~67 ))) # (!r_fcw[18] & (r_nco[18] & !\r_nco[17]~67 )))

	.dataa(r_fcw[18]),
	.datab(r_nco[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[17]~67 ),
	.combout(\r_nco[18]~68_combout ),
	.cout(\r_nco[18]~69 ));
// synopsys translate_off
defparam \r_nco[18]~68 .lut_mask = 16'h698E;
defparam \r_nco[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \i_start_phase[18]~input (
	.i(i_start_phase[18]),
	.ibar(gnd),
	.o(\i_start_phase[18]~input_o ));
// synopsys translate_off
defparam \i_start_phase[18]~input .bus_hold = "false";
defparam \i_start_phase[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \r_start_phase[18]~feeder (
// Equation(s):
// \r_start_phase[18]~feeder_combout  = \i_start_phase[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[18]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[18]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \r_start_phase[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[18]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[18] .is_wysiwyg = "true";
defparam \r_start_phase[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \r_nco[18] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[18]~68_combout ),
	.asdata(r_start_phase[18]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[18]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[18] .is_wysiwyg = "true";
defparam \r_nco[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \r_nco[19]~70 (
// Equation(s):
// \r_nco[19]~70_combout  = (r_fcw[19] & ((r_nco[19] & (\r_nco[18]~69  & VCC)) # (!r_nco[19] & (!\r_nco[18]~69 )))) # (!r_fcw[19] & ((r_nco[19] & (!\r_nco[18]~69 )) # (!r_nco[19] & ((\r_nco[18]~69 ) # (GND)))))
// \r_nco[19]~71  = CARRY((r_fcw[19] & (!r_nco[19] & !\r_nco[18]~69 )) # (!r_fcw[19] & ((!\r_nco[18]~69 ) # (!r_nco[19]))))

	.dataa(r_fcw[19]),
	.datab(r_nco[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[18]~69 ),
	.combout(\r_nco[19]~70_combout ),
	.cout(\r_nco[19]~71 ));
// synopsys translate_off
defparam \r_nco[19]~70 .lut_mask = 16'h9617;
defparam \r_nco[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \r_nco[19]~feeder (
// Equation(s):
// \r_nco[19]~feeder_combout  = \r_nco[19]~70_combout 

	.dataa(gnd),
	.datab(\r_nco[19]~70_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_nco[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[19]~feeder .lut_mask = 16'hCCCC;
defparam \r_nco[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \i_start_phase[19]~input (
	.i(i_start_phase[19]),
	.ibar(gnd),
	.o(\i_start_phase[19]~input_o ));
// synopsys translate_off
defparam \i_start_phase[19]~input .bus_hold = "false";
defparam \i_start_phase[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \r_start_phase[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_start_phase[19]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[19]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[19] .is_wysiwyg = "true";
defparam \r_start_phase[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \r_nco[19] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[19]~feeder_combout ),
	.asdata(r_start_phase[19]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[19]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[19] .is_wysiwyg = "true";
defparam \r_nco[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \lut_addr[0]~feeder (
// Equation(s):
// \lut_addr[0]~feeder_combout  = r_nco[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_nco[19]),
	.cin(gnd),
	.combout(\lut_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \lut_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \lut_addr[0] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[0] .is_wysiwyg = "true";
defparam \lut_addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \i_fcw[20]~input (
	.i(i_fcw[20]),
	.ibar(gnd),
	.o(\i_fcw[20]~input_o ));
// synopsys translate_off
defparam \i_fcw[20]~input .bus_hold = "false";
defparam \i_fcw[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \r_fcw[20]~feeder (
// Equation(s):
// \r_fcw[20]~feeder_combout  = \i_fcw[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[20]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[20]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \r_fcw[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[20]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[20] .is_wysiwyg = "true";
defparam \r_fcw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \r_nco[20]~72 (
// Equation(s):
// \r_nco[20]~72_combout  = ((r_fcw[20] $ (r_nco[20] $ (!\r_nco[19]~71 )))) # (GND)
// \r_nco[20]~73  = CARRY((r_fcw[20] & ((r_nco[20]) # (!\r_nco[19]~71 ))) # (!r_fcw[20] & (r_nco[20] & !\r_nco[19]~71 )))

	.dataa(r_fcw[20]),
	.datab(r_nco[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[19]~71 ),
	.combout(\r_nco[20]~72_combout ),
	.cout(\r_nco[20]~73 ));
// synopsys translate_off
defparam \r_nco[20]~72 .lut_mask = 16'h698E;
defparam \r_nco[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \r_nco[20]~feeder (
// Equation(s):
// \r_nco[20]~feeder_combout  = \r_nco[20]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[20]~72_combout ),
	.cin(gnd),
	.combout(\r_nco[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[20]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \i_start_phase[20]~input (
	.i(i_start_phase[20]),
	.ibar(gnd),
	.o(\i_start_phase[20]~input_o ));
// synopsys translate_off
defparam \i_start_phase[20]~input .bus_hold = "false";
defparam \i_start_phase[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \r_start_phase[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_start_phase[20]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[20]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[20] .is_wysiwyg = "true";
defparam \r_start_phase[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \r_nco[20] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[20]~feeder_combout ),
	.asdata(r_start_phase[20]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[20]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[20] .is_wysiwyg = "true";
defparam \r_nco[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \lut_addr[1]~feeder (
// Equation(s):
// \lut_addr[1]~feeder_combout  = r_nco[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_nco[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lut_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[1]~feeder .lut_mask = 16'hF0F0;
defparam \lut_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \lut_addr[1] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[1] .is_wysiwyg = "true";
defparam \lut_addr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \i_fcw[21]~input (
	.i(i_fcw[21]),
	.ibar(gnd),
	.o(\i_fcw[21]~input_o ));
// synopsys translate_off
defparam \i_fcw[21]~input .bus_hold = "false";
defparam \i_fcw[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \r_fcw[21]~feeder (
// Equation(s):
// \r_fcw[21]~feeder_combout  = \i_fcw[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[21]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[21]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \r_fcw[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[21]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[21] .is_wysiwyg = "true";
defparam \r_fcw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \r_nco[21]~74 (
// Equation(s):
// \r_nco[21]~74_combout  = (r_fcw[21] & ((r_nco[21] & (\r_nco[20]~73  & VCC)) # (!r_nco[21] & (!\r_nco[20]~73 )))) # (!r_fcw[21] & ((r_nco[21] & (!\r_nco[20]~73 )) # (!r_nco[21] & ((\r_nco[20]~73 ) # (GND)))))
// \r_nco[21]~75  = CARRY((r_fcw[21] & (!r_nco[21] & !\r_nco[20]~73 )) # (!r_fcw[21] & ((!\r_nco[20]~73 ) # (!r_nco[21]))))

	.dataa(r_fcw[21]),
	.datab(r_nco[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[20]~73 ),
	.combout(\r_nco[21]~74_combout ),
	.cout(\r_nco[21]~75 ));
// synopsys translate_off
defparam \r_nco[21]~74 .lut_mask = 16'h9617;
defparam \r_nco[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \r_nco[21]~feeder (
// Equation(s):
// \r_nco[21]~feeder_combout  = \r_nco[21]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[21]~74_combout ),
	.cin(gnd),
	.combout(\r_nco[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[21]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \i_start_phase[21]~input (
	.i(i_start_phase[21]),
	.ibar(gnd),
	.o(\i_start_phase[21]~input_o ));
// synopsys translate_off
defparam \i_start_phase[21]~input .bus_hold = "false";
defparam \i_start_phase[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \r_start_phase[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_start_phase[21]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[21]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[21] .is_wysiwyg = "true";
defparam \r_start_phase[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \r_nco[21] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[21]~feeder_combout ),
	.asdata(r_start_phase[21]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[21]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[21] .is_wysiwyg = "true";
defparam \r_nco[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \lut_addr[2]~feeder (
// Equation(s):
// \lut_addr[2]~feeder_combout  = r_nco[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_nco[21]),
	.cin(gnd),
	.combout(\lut_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \lut_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \lut_addr[2] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[2] .is_wysiwyg = "true";
defparam \lut_addr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \i_fcw[22]~input (
	.i(i_fcw[22]),
	.ibar(gnd),
	.o(\i_fcw[22]~input_o ));
// synopsys translate_off
defparam \i_fcw[22]~input .bus_hold = "false";
defparam \i_fcw[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \r_fcw[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[22]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[22]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[22] .is_wysiwyg = "true";
defparam \r_fcw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \r_nco[22]~76 (
// Equation(s):
// \r_nco[22]~76_combout  = ((r_fcw[22] $ (r_nco[22] $ (!\r_nco[21]~75 )))) # (GND)
// \r_nco[22]~77  = CARRY((r_fcw[22] & ((r_nco[22]) # (!\r_nco[21]~75 ))) # (!r_fcw[22] & (r_nco[22] & !\r_nco[21]~75 )))

	.dataa(r_fcw[22]),
	.datab(r_nco[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[21]~75 ),
	.combout(\r_nco[22]~76_combout ),
	.cout(\r_nco[22]~77 ));
// synopsys translate_off
defparam \r_nco[22]~76 .lut_mask = 16'h698E;
defparam \r_nco[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \r_nco[22]~feeder (
// Equation(s):
// \r_nco[22]~feeder_combout  = \r_nco[22]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[22]~76_combout ),
	.cin(gnd),
	.combout(\r_nco[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[22]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \i_start_phase[22]~input (
	.i(i_start_phase[22]),
	.ibar(gnd),
	.o(\i_start_phase[22]~input_o ));
// synopsys translate_off
defparam \i_start_phase[22]~input .bus_hold = "false";
defparam \i_start_phase[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \r_start_phase[22]~feeder (
// Equation(s):
// \r_start_phase[22]~feeder_combout  = \i_start_phase[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[22]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[22]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N13
dffeas \r_start_phase[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[22]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[22] .is_wysiwyg = "true";
defparam \r_start_phase[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \r_nco[22] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[22]~feeder_combout ),
	.asdata(r_start_phase[22]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[22]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[22] .is_wysiwyg = "true";
defparam \r_nco[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \lut_addr[3]~feeder (
// Equation(s):
// \lut_addr[3]~feeder_combout  = r_nco[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_nco[22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lut_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[3]~feeder .lut_mask = 16'hF0F0;
defparam \lut_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \lut_addr[3] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[3] .is_wysiwyg = "true";
defparam \lut_addr[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \i_fcw[23]~input (
	.i(i_fcw[23]),
	.ibar(gnd),
	.o(\i_fcw[23]~input_o ));
// synopsys translate_off
defparam \i_fcw[23]~input .bus_hold = "false";
defparam \i_fcw[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \r_fcw[23]~feeder (
// Equation(s):
// \r_fcw[23]~feeder_combout  = \i_fcw[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[23]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[23]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \r_fcw[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[23]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[23] .is_wysiwyg = "true";
defparam \r_fcw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \r_nco[23]~78 (
// Equation(s):
// \r_nco[23]~78_combout  = (r_fcw[23] & ((r_nco[23] & (\r_nco[22]~77  & VCC)) # (!r_nco[23] & (!\r_nco[22]~77 )))) # (!r_fcw[23] & ((r_nco[23] & (!\r_nco[22]~77 )) # (!r_nco[23] & ((\r_nco[22]~77 ) # (GND)))))
// \r_nco[23]~79  = CARRY((r_fcw[23] & (!r_nco[23] & !\r_nco[22]~77 )) # (!r_fcw[23] & ((!\r_nco[22]~77 ) # (!r_nco[23]))))

	.dataa(r_fcw[23]),
	.datab(r_nco[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[22]~77 ),
	.combout(\r_nco[23]~78_combout ),
	.cout(\r_nco[23]~79 ));
// synopsys translate_off
defparam \r_nco[23]~78 .lut_mask = 16'h9617;
defparam \r_nco[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \r_nco[23]~feeder (
// Equation(s):
// \r_nco[23]~feeder_combout  = \r_nco[23]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[23]~78_combout ),
	.cin(gnd),
	.combout(\r_nco[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[23]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \i_start_phase[23]~input (
	.i(i_start_phase[23]),
	.ibar(gnd),
	.o(\i_start_phase[23]~input_o ));
// synopsys translate_off
defparam \i_start_phase[23]~input .bus_hold = "false";
defparam \i_start_phase[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \r_start_phase[23]~feeder (
// Equation(s):
// \r_start_phase[23]~feeder_combout  = \i_start_phase[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[23]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[23]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \r_start_phase[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[23]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[23] .is_wysiwyg = "true";
defparam \r_start_phase[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \r_nco[23] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[23]~feeder_combout ),
	.asdata(r_start_phase[23]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[23]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[23] .is_wysiwyg = "true";
defparam \r_nco[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \lut_addr[4]~feeder (
// Equation(s):
// \lut_addr[4]~feeder_combout  = r_nco[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_nco[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lut_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[4]~feeder .lut_mask = 16'hF0F0;
defparam \lut_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \lut_addr[4] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[4] .is_wysiwyg = "true";
defparam \lut_addr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \i_fcw[24]~input (
	.i(i_fcw[24]),
	.ibar(gnd),
	.o(\i_fcw[24]~input_o ));
// synopsys translate_off
defparam \i_fcw[24]~input .bus_hold = "false";
defparam \i_fcw[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \r_fcw[24]~feeder (
// Equation(s):
// \r_fcw[24]~feeder_combout  = \i_fcw[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[24]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[24]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N5
dffeas \r_fcw[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[24]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[24] .is_wysiwyg = "true";
defparam \r_fcw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \r_nco[24]~80 (
// Equation(s):
// \r_nco[24]~80_combout  = ((r_fcw[24] $ (r_nco[24] $ (!\r_nco[23]~79 )))) # (GND)
// \r_nco[24]~81  = CARRY((r_fcw[24] & ((r_nco[24]) # (!\r_nco[23]~79 ))) # (!r_fcw[24] & (r_nco[24] & !\r_nco[23]~79 )))

	.dataa(r_fcw[24]),
	.datab(r_nco[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[23]~79 ),
	.combout(\r_nco[24]~80_combout ),
	.cout(\r_nco[24]~81 ));
// synopsys translate_off
defparam \r_nco[24]~80 .lut_mask = 16'h698E;
defparam \r_nco[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \r_nco[24]~feeder (
// Equation(s):
// \r_nco[24]~feeder_combout  = \r_nco[24]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[24]~80_combout ),
	.cin(gnd),
	.combout(\r_nco[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[24]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \i_start_phase[24]~input (
	.i(i_start_phase[24]),
	.ibar(gnd),
	.o(\i_start_phase[24]~input_o ));
// synopsys translate_off
defparam \i_start_phase[24]~input .bus_hold = "false";
defparam \i_start_phase[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \r_start_phase[24]~feeder (
// Equation(s):
// \r_start_phase[24]~feeder_combout  = \i_start_phase[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[24]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[24]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \r_start_phase[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[24]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[24] .is_wysiwyg = "true";
defparam \r_start_phase[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \r_nco[24] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[24]~feeder_combout ),
	.asdata(r_start_phase[24]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[24]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[24] .is_wysiwyg = "true";
defparam \r_nco[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \lut_addr[5]~feeder (
// Equation(s):
// \lut_addr[5]~feeder_combout  = r_nco[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_nco[24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lut_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[5]~feeder .lut_mask = 16'hF0F0;
defparam \lut_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \lut_addr[5] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[5] .is_wysiwyg = "true";
defparam \lut_addr[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \i_fcw[25]~input (
	.i(i_fcw[25]),
	.ibar(gnd),
	.o(\i_fcw[25]~input_o ));
// synopsys translate_off
defparam \i_fcw[25]~input .bus_hold = "false";
defparam \i_fcw[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \r_fcw[25]~feeder (
// Equation(s):
// \r_fcw[25]~feeder_combout  = \i_fcw[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[25]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[25]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \r_fcw[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[25]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[25] .is_wysiwyg = "true";
defparam \r_fcw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \r_nco[25]~82 (
// Equation(s):
// \r_nco[25]~82_combout  = (r_fcw[25] & ((r_nco[25] & (\r_nco[24]~81  & VCC)) # (!r_nco[25] & (!\r_nco[24]~81 )))) # (!r_fcw[25] & ((r_nco[25] & (!\r_nco[24]~81 )) # (!r_nco[25] & ((\r_nco[24]~81 ) # (GND)))))
// \r_nco[25]~83  = CARRY((r_fcw[25] & (!r_nco[25] & !\r_nco[24]~81 )) # (!r_fcw[25] & ((!\r_nco[24]~81 ) # (!r_nco[25]))))

	.dataa(r_fcw[25]),
	.datab(r_nco[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[24]~81 ),
	.combout(\r_nco[25]~82_combout ),
	.cout(\r_nco[25]~83 ));
// synopsys translate_off
defparam \r_nco[25]~82 .lut_mask = 16'h9617;
defparam \r_nco[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N1
cycloneive_io_ibuf \i_start_phase[25]~input (
	.i(i_start_phase[25]),
	.ibar(gnd),
	.o(\i_start_phase[25]~input_o ));
// synopsys translate_off
defparam \i_start_phase[25]~input .bus_hold = "false";
defparam \i_start_phase[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \r_start_phase[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_start_phase[25]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[25]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[25] .is_wysiwyg = "true";
defparam \r_start_phase[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \r_nco[25] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[25]~82_combout ),
	.asdata(r_start_phase[25]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[25]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[25] .is_wysiwyg = "true";
defparam \r_nco[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \lut_addr[6]~feeder (
// Equation(s):
// \lut_addr[6]~feeder_combout  = r_nco[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_nco[25]),
	.cin(gnd),
	.combout(\lut_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \lut_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \lut_addr[6] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[6] .is_wysiwyg = "true";
defparam \lut_addr[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \i_fcw[26]~input (
	.i(i_fcw[26]),
	.ibar(gnd),
	.o(\i_fcw[26]~input_o ));
// synopsys translate_off
defparam \i_fcw[26]~input .bus_hold = "false";
defparam \i_fcw[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \r_fcw[26]~feeder (
// Equation(s):
// \r_fcw[26]~feeder_combout  = \i_fcw[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_fcw[26]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_fcw[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[26]~feeder .lut_mask = 16'hF0F0;
defparam \r_fcw[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \r_fcw[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[26]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[26] .is_wysiwyg = "true";
defparam \r_fcw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \r_nco[26]~84 (
// Equation(s):
// \r_nco[26]~84_combout  = ((r_fcw[26] $ (r_nco[26] $ (!\r_nco[25]~83 )))) # (GND)
// \r_nco[26]~85  = CARRY((r_fcw[26] & ((r_nco[26]) # (!\r_nco[25]~83 ))) # (!r_fcw[26] & (r_nco[26] & !\r_nco[25]~83 )))

	.dataa(r_fcw[26]),
	.datab(r_nco[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[25]~83 ),
	.combout(\r_nco[26]~84_combout ),
	.cout(\r_nco[26]~85 ));
// synopsys translate_off
defparam \r_nco[26]~84 .lut_mask = 16'h698E;
defparam \r_nco[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \i_start_phase[26]~input (
	.i(i_start_phase[26]),
	.ibar(gnd),
	.o(\i_start_phase[26]~input_o ));
// synopsys translate_off
defparam \i_start_phase[26]~input .bus_hold = "false";
defparam \i_start_phase[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \r_start_phase[26]~feeder (
// Equation(s):
// \r_start_phase[26]~feeder_combout  = \i_start_phase[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[26]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[26]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \r_start_phase[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[26]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[26] .is_wysiwyg = "true";
defparam \r_start_phase[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \r_nco[26] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[26]~84_combout ),
	.asdata(r_start_phase[26]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[26]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[26] .is_wysiwyg = "true";
defparam \r_nco[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \lut_addr[7]~feeder (
// Equation(s):
// \lut_addr[7]~feeder_combout  = r_nco[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_nco[26]),
	.cin(gnd),
	.combout(\lut_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \lut_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \lut_addr[7] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[7] .is_wysiwyg = "true";
defparam \lut_addr[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \i_fcw[27]~input (
	.i(i_fcw[27]),
	.ibar(gnd),
	.o(\i_fcw[27]~input_o ));
// synopsys translate_off
defparam \i_fcw[27]~input .bus_hold = "false";
defparam \i_fcw[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \r_fcw[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_fcw[27]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[27]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[27] .is_wysiwyg = "true";
defparam \r_fcw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \r_nco[27]~86 (
// Equation(s):
// \r_nco[27]~86_combout  = (r_fcw[27] & ((r_nco[27] & (\r_nco[26]~85  & VCC)) # (!r_nco[27] & (!\r_nco[26]~85 )))) # (!r_fcw[27] & ((r_nco[27] & (!\r_nco[26]~85 )) # (!r_nco[27] & ((\r_nco[26]~85 ) # (GND)))))
// \r_nco[27]~87  = CARRY((r_fcw[27] & (!r_nco[27] & !\r_nco[26]~85 )) # (!r_fcw[27] & ((!\r_nco[26]~85 ) # (!r_nco[27]))))

	.dataa(r_fcw[27]),
	.datab(r_nco[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[26]~85 ),
	.combout(\r_nco[27]~86_combout ),
	.cout(\r_nco[27]~87 ));
// synopsys translate_off
defparam \r_nco[27]~86 .lut_mask = 16'h9617;
defparam \r_nco[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \r_nco[27]~feeder (
// Equation(s):
// \r_nco[27]~feeder_combout  = \r_nco[27]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[27]~86_combout ),
	.cin(gnd),
	.combout(\r_nco[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[27]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \i_start_phase[27]~input (
	.i(i_start_phase[27]),
	.ibar(gnd),
	.o(\i_start_phase[27]~input_o ));
// synopsys translate_off
defparam \i_start_phase[27]~input .bus_hold = "false";
defparam \i_start_phase[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \r_start_phase[27]~feeder (
// Equation(s):
// \r_start_phase[27]~feeder_combout  = \i_start_phase[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[27]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[27]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \r_start_phase[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[27]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[27] .is_wysiwyg = "true";
defparam \r_start_phase[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \r_nco[27] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[27]~feeder_combout ),
	.asdata(r_start_phase[27]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[27]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[27] .is_wysiwyg = "true";
defparam \r_nco[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \lut_addr[8]~feeder (
// Equation(s):
// \lut_addr[8]~feeder_combout  = r_nco[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_nco[27]),
	.cin(gnd),
	.combout(\lut_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \lut_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \lut_addr[8] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[8] .is_wysiwyg = "true";
defparam \lut_addr[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \i_fcw[28]~input (
	.i(i_fcw[28]),
	.ibar(gnd),
	.o(\i_fcw[28]~input_o ));
// synopsys translate_off
defparam \i_fcw[28]~input .bus_hold = "false";
defparam \i_fcw[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \r_fcw[28]~feeder (
// Equation(s):
// \r_fcw[28]~feeder_combout  = \i_fcw[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[28]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[28]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \r_fcw[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[28]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[28] .is_wysiwyg = "true";
defparam \r_fcw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \r_nco[28]~88 (
// Equation(s):
// \r_nco[28]~88_combout  = ((r_fcw[28] $ (r_nco[28] $ (!\r_nco[27]~87 )))) # (GND)
// \r_nco[28]~89  = CARRY((r_fcw[28] & ((r_nco[28]) # (!\r_nco[27]~87 ))) # (!r_fcw[28] & (r_nco[28] & !\r_nco[27]~87 )))

	.dataa(r_fcw[28]),
	.datab(r_nco[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[27]~87 ),
	.combout(\r_nco[28]~88_combout ),
	.cout(\r_nco[28]~89 ));
// synopsys translate_off
defparam \r_nco[28]~88 .lut_mask = 16'h698E;
defparam \r_nco[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \r_nco[28]~feeder (
// Equation(s):
// \r_nco[28]~feeder_combout  = \r_nco[28]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[28]~88_combout ),
	.cin(gnd),
	.combout(\r_nco[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[28]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \i_start_phase[28]~input (
	.i(i_start_phase[28]),
	.ibar(gnd),
	.o(\i_start_phase[28]~input_o ));
// synopsys translate_off
defparam \i_start_phase[28]~input .bus_hold = "false";
defparam \i_start_phase[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \r_start_phase[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_start_phase[28]~input_o ),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[28]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[28] .is_wysiwyg = "true";
defparam \r_start_phase[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \r_nco[28] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[28]~feeder_combout ),
	.asdata(r_start_phase[28]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[28]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[28] .is_wysiwyg = "true";
defparam \r_nco[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \lut_addr[9]~feeder (
// Equation(s):
// \lut_addr[9]~feeder_combout  = r_nco[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_nco[28]),
	.cin(gnd),
	.combout(\lut_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \lut_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \lut_addr[9] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[9] .is_wysiwyg = "true";
defparam \lut_addr[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \i_fcw[29]~input (
	.i(i_fcw[29]),
	.ibar(gnd),
	.o(\i_fcw[29]~input_o ));
// synopsys translate_off
defparam \i_fcw[29]~input .bus_hold = "false";
defparam \i_fcw[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \r_fcw[29]~feeder (
// Equation(s):
// \r_fcw[29]~feeder_combout  = \i_fcw[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[29]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[29]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \r_fcw[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[29]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[29] .is_wysiwyg = "true";
defparam \r_fcw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \r_nco[29]~90 (
// Equation(s):
// \r_nco[29]~90_combout  = (r_nco[29] & ((r_fcw[29] & (\r_nco[28]~89  & VCC)) # (!r_fcw[29] & (!\r_nco[28]~89 )))) # (!r_nco[29] & ((r_fcw[29] & (!\r_nco[28]~89 )) # (!r_fcw[29] & ((\r_nco[28]~89 ) # (GND)))))
// \r_nco[29]~91  = CARRY((r_nco[29] & (!r_fcw[29] & !\r_nco[28]~89 )) # (!r_nco[29] & ((!\r_nco[28]~89 ) # (!r_fcw[29]))))

	.dataa(r_nco[29]),
	.datab(r_fcw[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[28]~89 ),
	.combout(\r_nco[29]~90_combout ),
	.cout(\r_nco[29]~91 ));
// synopsys translate_off
defparam \r_nco[29]~90 .lut_mask = 16'h9617;
defparam \r_nco[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \i_start_phase[29]~input (
	.i(i_start_phase[29]),
	.ibar(gnd),
	.o(\i_start_phase[29]~input_o ));
// synopsys translate_off
defparam \i_start_phase[29]~input .bus_hold = "false";
defparam \i_start_phase[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \r_start_phase[29]~feeder (
// Equation(s):
// \r_start_phase[29]~feeder_combout  = \i_start_phase[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[29]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[29]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \r_start_phase[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[29]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[29] .is_wysiwyg = "true";
defparam \r_start_phase[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \r_nco[29] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[29]~90_combout ),
	.asdata(r_start_phase[29]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[29]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[29] .is_wysiwyg = "true";
defparam \r_nco[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \lut_addr[10]~feeder (
// Equation(s):
// \lut_addr[10]~feeder_combout  = r_nco[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_nco[29]),
	.cin(gnd),
	.combout(\lut_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \lut_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \lut_addr[10] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[10] .is_wysiwyg = "true";
defparam \lut_addr[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \i_fcw[30]~input (
	.i(i_fcw[30]),
	.ibar(gnd),
	.o(\i_fcw[30]~input_o ));
// synopsys translate_off
defparam \i_fcw[30]~input .bus_hold = "false";
defparam \i_fcw[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \r_fcw[30]~feeder (
// Equation(s):
// \r_fcw[30]~feeder_combout  = \i_fcw[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[30]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[30]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \r_fcw[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[30]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[30] .is_wysiwyg = "true";
defparam \r_fcw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \r_nco[30]~92 (
// Equation(s):
// \r_nco[30]~92_combout  = ((r_fcw[30] $ (r_nco[30] $ (!\r_nco[29]~91 )))) # (GND)
// \r_nco[30]~93  = CARRY((r_fcw[30] & ((r_nco[30]) # (!\r_nco[29]~91 ))) # (!r_fcw[30] & (r_nco[30] & !\r_nco[29]~91 )))

	.dataa(r_fcw[30]),
	.datab(r_nco[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r_nco[29]~91 ),
	.combout(\r_nco[30]~92_combout ),
	.cout(\r_nco[30]~93 ));
// synopsys translate_off
defparam \r_nco[30]~92 .lut_mask = 16'h698E;
defparam \r_nco[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \i_start_phase[30]~input (
	.i(i_start_phase[30]),
	.ibar(gnd),
	.o(\i_start_phase[30]~input_o ));
// synopsys translate_off
defparam \i_start_phase[30]~input .bus_hold = "false";
defparam \i_start_phase[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \r_start_phase[30]~feeder (
// Equation(s):
// \r_start_phase[30]~feeder_combout  = \i_start_phase[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_start_phase[30]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_start_phase[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[30]~feeder .lut_mask = 16'hF0F0;
defparam \r_start_phase[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \r_start_phase[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[30]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[30] .is_wysiwyg = "true";
defparam \r_start_phase[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \r_nco[30] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[30]~92_combout ),
	.asdata(r_start_phase[30]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[30]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[30] .is_wysiwyg = "true";
defparam \r_nco[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \lut_addr[11]~feeder (
// Equation(s):
// \lut_addr[11]~feeder_combout  = r_nco[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_nco[30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lut_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[11]~feeder .lut_mask = 16'hF0F0;
defparam \lut_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \lut_addr[11] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[11] .is_wysiwyg = "true";
defparam \lut_addr[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \i_fcw[31]~input (
	.i(i_fcw[31]),
	.ibar(gnd),
	.o(\i_fcw[31]~input_o ));
// synopsys translate_off
defparam \i_fcw[31]~input .bus_hold = "false";
defparam \i_fcw[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \r_fcw[31]~feeder (
// Equation(s):
// \r_fcw[31]~feeder_combout  = \i_fcw[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_fcw[31]~input_o ),
	.cin(gnd),
	.combout(\r_fcw[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_fcw[31]~feeder .lut_mask = 16'hFF00;
defparam \r_fcw[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \r_fcw[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_fcw[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_fcw[31]),
	.prn(vcc));
// synopsys translate_off
defparam \r_fcw[31] .is_wysiwyg = "true";
defparam \r_fcw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \r_nco[31]~94 (
// Equation(s):
// \r_nco[31]~94_combout  = r_fcw[31] $ (\r_nco[30]~93  $ (r_nco[31]))

	.dataa(gnd),
	.datab(r_fcw[31]),
	.datac(gnd),
	.datad(r_nco[31]),
	.cin(\r_nco[30]~93 ),
	.combout(\r_nco[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[31]~94 .lut_mask = 16'hC33C;
defparam \r_nco[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \r_nco[31]~feeder (
// Equation(s):
// \r_nco[31]~feeder_combout  = \r_nco[31]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_nco[31]~94_combout ),
	.cin(gnd),
	.combout(\r_nco[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_nco[31]~feeder .lut_mask = 16'hFF00;
defparam \r_nco[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \i_start_phase[31]~input (
	.i(i_start_phase[31]),
	.ibar(gnd),
	.o(\i_start_phase[31]~input_o ));
// synopsys translate_off
defparam \i_start_phase[31]~input .bus_hold = "false";
defparam \i_start_phase[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \r_start_phase[31]~feeder (
// Equation(s):
// \r_start_phase[31]~feeder_combout  = \i_start_phase[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_start_phase[31]~input_o ),
	.cin(gnd),
	.combout(\r_start_phase[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_start_phase[31]~feeder .lut_mask = 16'hFF00;
defparam \r_start_phase[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \r_start_phase[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_start_phase[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_start_phase[31]),
	.prn(vcc));
// synopsys translate_off
defparam \r_start_phase[31] .is_wysiwyg = "true";
defparam \r_start_phase[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \r_nco[31] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\r_nco[31]~feeder_combout ),
	.asdata(r_start_phase[31]),
	.clrn(\i_rstb~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\r_sync_reset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_nco[31]),
	.prn(vcc));
// synopsys translate_off
defparam \r_nco[31] .is_wysiwyg = "true";
defparam \r_nco[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \lut_addr[12]~feeder (
// Equation(s):
// \lut_addr[12]~feeder_combout  = r_nco[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_nco[31]),
	.cin(gnd),
	.combout(\lut_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lut_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \lut_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \lut_addr[12] (
	.clk(\i_clk~inputclkctrl_outclk ),
	.d(\lut_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lut_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \lut_addr[12] .is_wysiwyg = "true";
defparam \lut_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hE1C3870E1E3C78F0E1E3C387870F0F0F0F0F0F0F0787C3E1F07C1F07C1F81F03F81FC07F807F801FF8003FFF80000001FFFF80000003FFF800FFC03F80FC0FC1F07C3C3C3C3870E38E38E718E7318CC66673336666CD9B26C936DB6D24B69694B5AD4AD4AB552AAA55555554AAA954AB56A5296B4B6925B6C926C9933266673319CE71CE3C70F0F0F83F01FE001FFFFFFFF000FF01F83E1E1C38E38E7398CCCCCCD9B36C924B692D695A952A95555555554AA54AD6B4B496DB6C9B36666666338C71C70E1E0F81FE007FFFFFFFC00FE07C1E1C38E38C673399B3364D92496D2D295A954AAAAAAAAAB55A95AD2D25B6D9364CCCCCCE739C71C3C3C1F01FE00000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000FF01F0787871C739CE6666664D936DB49696B52B55AAAAAAAAAA552B529696D249364D99B3399CC638E3870F07C0FE007FFFFFFFC00FF03E0F0E1C71C6398CCCCCCD9B26DB6D25A5AD6A54AA55555555552A952B52D692DA4926D9B36666666339CE38E3870F0F83F01FE001FFFFFFFF000FF01F83E1E1E1C78E71CE73199CCCC999326C926DB492DA5AD294AD5AA552AAA55555554AAA955AA56A56B5A52D2DA496DB6D926C9B366CCCD999CCCC66319CE31CE38E38E1C387878787C1F07E07E03F807FE003FFF80000003FFFF00000003FFF8003FF003FC03FC07F03F81F03F07C1F07C1F0F87C3C1E1E1E1E1E1E1E1C3C3878F0E1E3C78F0E1C3870E;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hE1C3870E1E3C78F0E1E3C387870F0F0F0F0F0F0F0787C3E1F07C1F07C1F81F03F81FC07F807F801FF8003FFF80000001FFFF80000003FFF800FFC03F80FC0FC1F07C3C3C3C3870E38E38E718E7318CC66673336666CD9B26C936DB6D24B69694B5AD4AD4AB552AAA55555554AAA954AB56A5296B4B6925B6C926C9933266673319CE71CE3C70F0F0F83F01FE001FFFFFFFF000FF01F83E1E1C38E38E7398CCCCCCD9B36C924B692D695A952A95555555554AA54AD6B4B496DB6C9B36666666338C71C70E1E0F81FE007FFFFFFFC00FE07C1E1C38E38C673399B3364D92496D2D295A954AAAAAAAAAB55A95AD2D25B6D9364CCCCCCE739C71C3C3C1F01FFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFF01F0787871C739CE6666664D936DB49696B52B55AAAAAAAAAA552B529696D249364D99B3399CC638E3870F07C0FE007FFFFFFFC00FF03E0F0E1C71C6398CCCCCCD9B26DB6D25A5AD6A54AA55555555552A952B52D692DA4926D9B36666666339CE38E3870F0F83F01FE001FFFFFFFF000FF01F83E1E1E1C78E71CE73199CCCC999326C926DB492DA5AD294AD5AA552AAA55555554AAA955AA56A56B5A52D2DA496DB6D926C9B366CCCD999CCCC66319CE31CE38E38E1C387878787C1F07E07E03F807FE003FFF80000003FFFF00000003FFF8003FF003FC03FC07F03F81F03F07C1F07C1F0F87C3C1E1E1E1E1E1E1E1C3C3878F0E1E3C78F0E1C3870E;
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h54A952A54A952A55AB56A952AD5AA55AA55AA55AAD52A954AAD54AAD54AAB556AAB5552AAAD5554AAAAA955555555554AAAAD55555555552AAAA95552AA9556AA556A956A952A54AD4AD4A52B5A5296B4B5A5A4B4B692DB4925B6DB64924DB26D9366C9932664CCC99999998CCCE673398C6318C738E39C70E38F1E3C38787C3E1F07E0FC07F00FF003FFE00001FFFFFFFF00000FFF801FE03F81F81F0783C3C3C3870E38E38E71CE7398CE67333333333266CD9B26D924DB6DA496D2D2D2D695AD4AD5AB55AAB55552AAAAAAA95554AA954A952B5294A5AD2DA5B69249249B64D93266CCCCCCCCCC66319CE31C638E1C78F0F0F0F83E07E03FC01FFE0000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000FFF007F80FC0F83E1E1E1E3C70E38C718E7318CC6666666666CC99364DB2492492DB4B696B4A5295A952A552AA55552AAAAAAA95555AAB55AB56A56B52D6969696D24B6DB64936C9B366CC9999999999CCE6339CE71CE38E38E1C387878783C1F03F03F80FF003FFE00001FFFFFFFF00000FFF801FE01FC07E0FC1F0F87C3C3878F1E38E1C738E39C6318C63399CCE666333333326664CC99326CD936C9B64924DB6DB4925B692DA5A4B4B5A5AD294B5A94A56A56A54A952AD52AD54AAD552AA95552AAAA955555555556AAAA555555555552AAAAA55556AAA9555AAAD55AAA556AA556AA552A956AB54AB54AB54AB56A952AD5AB54A952A54A952A54;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'hB56AD5AB54A952A54AB56AD52A55AA55AA55AA55AAD56AB55AA955AA9552AA5552AA95552AAAD55552AAAAAAD5555555555555555556AAAAAA55556AAA555AAB552A956A956AD5A95A95AD4A5294A5AD2D29692D2DA4B6925B6DB6DB6D924DB26C9B264D99336666CCCCCCCC66673398CE6318E738E71C71C71E3870F1E1E0F0F83E0FC1FC0FF00FF800FFFE00000000000000FFFE003FE01FC0FC0F83E0F0F0F0E1C38F1C738E318E6319CCE6666666666CC99364D926DB6DB6D25B4B4B4B5AD6A56A54AB552AAB5555555555555AAAD54AB56A56A52D694B696D24B6DB249B64C9B3266666666673398C631CE38E38F1C3C3C3C1F07C0FC03FC00FFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFE007F807E07C1F078787871E38E38E718C63399CCCCCCCCCC99B264DB249B6DA496D2DA52D694AD4AD5AA556AAB5555555555555AAA955AA54AD4AD6B5A5A5A5B496DB6DB6C9364D93266CCCCCCCCCCE67318CE318E39C71E3870E1E1E1E0F83E07E07F00FF800FFFE00000000000000FFFE003FE01FE07F07E0F83E1E0F0F1E1C38F1C71C71CE39CE318CE63399CCCC66666666CCCD993364C9B26C9B64936DB6DB6DB492DA4B69692D29696B4A5294A56B52B52B56AD52AD52A955AAB554AAAD5554AAAAAAD5555555555555555556AAAAAA955556AAA95552AA9554AA9552AB552AB55AAD56AB54AB54AB54AB54A956AD5AA54A952A55AB56AD5A;
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h3398CE63398CE63398CE67319CC663399CC663399CCE673399CCC66333998CCE6673331999CCCCC666667333333333339999B3333333333666664CCC999B33266CCD9B3264C993264D9B26C9936C9B26D936C926D9249B6DB6C92492DB6DB6924B6D25B496D2DA5A4B4B4B4A5A5AD296B5AD6B5AD6A56B52A56A54A956AD52A954AAD55AAAD555AAAA955555554AAAAAAAA555555552AAAB5552AAD55AAD56A956AD5AB52B52B5A94A52D6B4A5A5A5A5A5B4B692DB492496DB6C9249B649B64D9366C993266CCD9999B333333319998CCE67319CC6318C631CE39C71C71C71C78E1C3870F0F0F0F0F87C1E0FC1F83F01F80FF00FF003FF8003FFFE0000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000FFFF8003FF801FE01FE03F01F83F07E0F07C3E1E1E1E1E1C3870E3C71C71C71C738E718C6318C67319CCE66333319999999B3333666CC99326CD9364DB24DB24926DB6D24925B692DA5B4B4B4B4B4A5AD694A52B5A95A95AB56AD52AD56AB556AA9555AAAA955555554AAAAAAAA555555552AAAB5556AAB556AA552A956AD52A54AD4A95AD4AD6B5AD6B5AD296B4B4A5A5A5A4B4B696D25B496DA492DB6DB6924926DB6DB24936C926D936C9B26D9326C9B364C993264C99B3666CC999B3326664CCCCD9999999999B333399999999999CCCCCC666673331999CCCE66333998CC6673399CCE673398CC673398CC67319CCE63398CE63398CE63398;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'hC67319CC67319CC673398CE63399CC663399CC6633198CC6633199CCE66333999CCCE666333319999CCCCCCCE6666666666666666664CCCCCC9999B333666CCD99B3264CD9B366CD9326C99364D936C9B64DB249B6C924DB6DB6DB6DB6DB6924B6D24B692DA5B4B496969696B4B5A52D6B4A52B5AD4A56A56A54AD5AA54AB55AAD54AA9556AAA55552AAAAAB55555555555555AAAAAA95554AAA555AA955AA55AA54A95AB5295A94A5294B5A52D2D2D2D2DA5B492DB4924924924936D926D9364D9326CD99336666CCCCCCCCCCCCC66633398CE6319CE318C718E31C71C71C78E3C78F1E1E1E1E1E0F0783E0FC1F81F80FC03FC03FF003FFC0003FFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFF80007FF801FF807F807E03F03F07E0F83C1E0F0F0F0F0F1E3C78E3C71C71C718E31C6318E7318CE633998CCC6666666666666CCCD993366C99364D936C936D924924924925B6925B4B69696969694B5A5294A52B5295AB52A54AB54AB552AB554AAA55552AAAAAB55555555555555AAAAAA95554AAAD552AA556AB55AA54AB56A54AD4AD4A56B5A94A5AD694B5A5AD2D2D2D25A5B4B692DA496DA492DB6DB6DB6DB6DB64926DB249B64DB26D9364D9326C99366CD9B3664C99B33666CCD999B33326666664CCCCCCCCCCCCCCCCCCE6666667333319998CCCE667333998CCE6733198CC6633198CC673398CC673398CE63399CC67319CC67319CC6;
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hA52D6B4A52D6B4A52D6B4A5AD694B5AD296B4A52D694B5A52D696B4A5AD2D694B4A5A5AD2D69696B4B4B5A5A5A5A5A5AD2D2DA5A5A5A5A5B4B4B69692D2DA5B4B696D25B496D25B496D24B6D25B6D24B6DA4924B6DB6D24924924924924924DB6DB64926DB64936C926D926C936C9B24D9364D9364C9B264C9B366CD9B3664CD9933666CCC99993333266666666CCCCCCCC6666666633333999CCCE6633198CE67319CC6339CC6318C6318C739C639C639C738E31C71C718E38F1C71C78E3871E3870E1C3870F1E1E1C3C3C3C3E1E1F0F0783E1F07C1F07C1F03E07E07E07E07F01FC07F00FF00FF007FE00FFE003FFE000FFFF00003FFFFFC00000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000007FFFFF80001FFFE000FFF800FFE00FFC01FE01FE01FC07F01FC0FC0FC0FC0F81F07C1F07C1F0F83C1E1F0F0F878787870F0F1E1C3870E1C38F1C38E3C71C71E38E31C71C718E39C738C738C739C6318C6318C67398C67319CCE633198CCE66733399998CCCCCCCC66666666CCCCCCCC999993332666CCD9933664CD9B366CD9B264C9B264D9364D93649B26D926C936C926D924DB6C924DB6DB6492492492492492496DB6DA4924B6DA496DB496DA496D25B496D25B496D2DA5B4B69692D2DA5A5B4B4B4B4B4B69696B4B4B4B4B4B5A5A5AD2D2D696B4B4A5A52D696B4A5AD2D694B5A52D694A5AD296B5A52D6B4A5AD694A5AD694A5AD694A;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h52D6B4A52D6B4A52D694A5AD694B5AD296B4A52D694B5A52D694B4A5AD29694B4A5A52D29696B4B4B5A5A5A5AD2D2D2D2D2D2D2D2D2DA5A5A5B4B49696D2DA5B4B696D25B496D25B496DA4B6D24B6DA492DB6924925B6DB6DB6DB6DB6DB6DB6D924926DB64936D924DB24DB26D936C9B26D9366C9B26CD9326CD9B366CD9933664CD99B332666CCCC9999999333333333333339999998CCCC666333998CC663399CC67398CE7398C6318C739CE31CE31CE39C738E38C71C71C71C70E38E1C70E3C70E1C3870F1E1E3C3C3C3C3C3C3E1E0F0783E1F07C1F07C0F81F03F03F03F81FC07F01FE01FE01FF007FE003FF8007FFC0003FFFF000003FFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFF800001FFFF80007FFC003FF800FFC01FF00FF00FF01FC07F03F81F81F81F03E07C1F07C1F0F83C1E0F0F8787878787878F0F1E1C3870E1C78E1C70E38E1C71C71C71C638E39C738E718E718E739C6318C6339CE6339CC673398CC66333998CCC666633333339999999999999933333326666CCC999B33664CD993366CD9B366C99366C9B26CD936C9B26D936C9B649B64936D924DB6C924936DB6DB6DB6DB6DB6DB6DB492492DB6924B6DA496DA4B6D25B496D25B496D2DA5B4B696D2D25A5B4B4B4B6969696969696969696B4B4B4B5A5A5AD2D29694B4A5A52D296B4A5A52D694B5A52D694A5AD296B5A52D6B4A52D694A5AD694A5AD694;
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'hC6318C739CE738C6318C739CE718C631CE738C6318E739C6318E738C631CE718C739C631CE718E738C739C639C639C631CE31C639C639C638C738E71CE31C638C718E39C718E39C718E38C71C638E38C71C71C738E38E38E38E38E38E38E38E38E3871C71C78E38F1C71E38F1C70E3C71E3871E3870E3C78F1C3870E1C3878F1E1C3878F0F1E1E3C3C3878787870F0F0F0F87878787C3C3C1E1F0F0783C1E0F0783E1F07C3E0F83E0F83E0F83E07C1F83E07C0FC1F81F81F03F01F81F80FC07E03F80FE03F80FE01FE03FC03FC01FE00FF803FE007FE007FE003FF8007FF8007FFE0007FFF0000FFFF80000FFFFFC000000FFFFFFFFC00000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h000000000000000000007FFFFFFFE0000007FFFFE00003FFFE0001FFFC000FFFC003FFC003FF800FFC00FFC00FF803FE00FF007F807F80FF00FE03F80FE03F80FC07E03F03F01F81F03F03F07E07C0F83F07C0F83E0F83E0F83E0F87C1F0F83C1E0F0783C1E1F0F078787C3C3C3C3E1E1E1E1C3C3C3C387878F0F1E1E3C3870F1E3C3870E1C3871E3C78E1C38F1C38F1C78E1C71E38F1C71E38E3C71C71C38E38E38E38E38E38E38E38E38E39C71C71C638E38C71C638E31C738E31C738E31C638C718E71CE39C638C738C738C718E718C738C738C739C639CE31CE718C739C631CE718C639CE318C739CE318C639CE718C631CE739C6318C639CE739C6318C6;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h31CE739CE318C631CE739C6318C739CE718C631CE738C631CE738C639CE718C739C631CE718E738C739C639C631CE31CE31CE31CE31C639C638C738E71CE39C738E71CE38C71CE38C71C638E31C71C638E38E71C71C71C71C71C71C71C71C71C71C71E38E38F1C71C38E3C71E38F1C78E1C70E1C78E1C38F1E3C78F1E3C78F0E1C3C7870F1E1E3C3C78787870F0F0F0F0F0F0F87878783C3C1E1F0F8783C1E0F87C3E0F87C1F0783E0F83F07C1F03E0FC1F83F07E07C0FC0FC0FC0FE07E03F01FC0FE03F80FF01FE03FC03FC03FC01FE00FF801FF003FF003FF800FFF000FFF8003FFF0001FFFE0000FFFFE000007FFFFFC00000000FFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFE000000007FFFFFC00000FFFFE0000FFFF0001FFF8003FFE001FFE003FF801FF801FF003FE00FF007F807F807F80FF01FE03F80FE07F01F80FC0FE07E07E07E07C0FC1F83F07E0F81F07C1F83E0F83C1F07C3E0F87C3E0F0783C3E1F0F078783C3C3C3E1E1E1E1E1E1E1C3C3C3C7878F0F1E1C3C7870E1E3C78F1E3C78F1E3870E3C70E1C70E3C71E38F1C78E3871C71E38E38F1C71C71C71C71C71C71C71C71C71C71CE38E38C71C718E38C71C638E71C638E71CE39C738E71CE39C638C738C718E718E718E718E718C738C739C639CE31CE718C739C631CE738C639CE718C639CE718C631CE739C6318C739CE718C6318E739CE718;
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hF83E0F83E0F83F07C1F07C1F07E0F83E0F83F07C1F07C1F83E0F83F07C1F07E0F83E07C1F07E0F83F07C1F83E07C1F83E0FC1F83E07C1F83F07C0F81F03E07C0F81F03E07E0FC1F81F03F07E07C0FC0F81F81F83F03F03F03F03F03F03F03F03F03F81F81F80FC0FE07E03F01F80FC07E03F81FC07F03F80FE03F80FE03F80FE01FC07F00FE01FC03FC07F807F80FF00FF007F807F803FC01FE00FF803FE00FF803FE007FC00FFC00FFC00FFC007FE003FF800FFE001FFE003FFE001FFF0007FFC000FFFC000FFFE0003FFFC0001FFFF00003FFFF800007FFFFC000007FFFFF80000007FFFFFFF000000000FFFFFFFFFFFF00000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000001FFFFFFFFFFFE000000001FFFFFFFC0000003FFFFFC000007FFFFC00003FFFF80001FFFF00007FFF8000FFFE0007FFE0007FFC001FFF000FFF800FFF000FFE003FF800FFC007FE007FE007FE007FC00FF803FE00FF803FE00FF007F803FC03FC01FE01FE03FC03FC07F807F00FE01FC07F00FE03F80FE03F80FE03F81FC07F03F80FC07E03F01F80FC0FE07E03F03F03F81F81F81F81F81F81F81F81F81F83F03F03E07E07C0FC1F81F03F07E0FC0F81F03E07C0F81F03E07C1F83F07C0F83F07E0F83F07C0F83F07C1F83E0FC1F07C0F83E0FC1F07C1F83E0F83F07C1F07C1F83E0F83E0FC1F07C1F07C1F83E0F83E0F83E;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h0FC1F07C1F07C1F03E0F83E0F83F07C1F07C1F03E0F83E0FC1F07C1F83E0F83F07C1F03E0F81F07C0F83E07C1F03E0FC1F03E0FC1F03E07C1F83F07E0FC1F83F07E0FC1F83F03E07C0FC1F81F03F03E07E07E0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FE07E07F03F03F81FC0FE07F03F81FC0FE03F81FC07F01FC07F01FC07F01FC03F80FF01FE03FC07F807F00FF00FF00FF007F807F803FC01FF007F803FE007FC01FF803FF007FE007FF003FF001FFC007FF001FFC003FFC003FFE001FFF0003FFE0007FFF0001FFFC0003FFFC0001FFFF80000FFFFF000007FFFFF0000007FFFFFF00000001FFFFFFFFE000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFF00000001FFFFFFC000001FFFFFC00001FFFFE00003FFFF00007FFF80007FFF0001FFFC000FFF8001FFF000FFF8007FF8007FF001FFC007FF001FF801FFC00FFC01FF803FF007FC00FF803FC01FF007F803FC03FC01FE01FE01FE01FC03FC07F80FF01FE03F807F01FC07F01FC07F01FC07F03F80FE07F03F81FC0FE07F03F81F81FC0FC0FE07E07E07E07E07E07E07E07E07E07E0FC0FC0F81F81F03F07E07C0F81F83F07E0FC1F83F07E0FC1F83F07C0F81F07E0F81F07E0F81F07C0F83E07C1F03E0F81F07C1F83E0F83F07C1F07E0F83E0F81F07C1F07C1F83E0F83E0F81F07C1F07C1F07E0;
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFC00FFC00FFC007FE007FE007FF003FF003FF801FF801FFC00FFC007FE007FF003FF801FF800FFC007FE003FF801FFC00FFE003FF801FFC007FF001FFC007FF001FFC007FF001FFE003FF8007FF000FFE001FFC003FFC003FFC003FFC003FFC003FFE001FFF000FFF8003FFE000FFF8003FFE0007FFC000FFFC000FFFC000FFFE0007FFF0001FFFC0007FFF8000FFFF00007FFF80003FFFE0000FFFFC0000FFFFC00007FFFF00000FFFFF000007FFFFC00000FFFFFE000003FFFFFE0000007FFFFFF0000000FFFFFFFC00000001FFFFFFFFC0000000007FFFFFFFFFF80000000000007FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFC0000000007FFFFFFFF000000007FFFFFFE0000001FFFFFFC000000FFFFFF800000FFFFFE000007FFFFC00001FFFFE00001FFFFC00007FFFE00007FFFE0000FFFF80003FFFC0001FFFE0003FFFC0007FFF0001FFFC000FFFE0007FFE0007FFE0007FFC000FFF8003FFE000FFF8003FFE001FFF000FFF8007FF8007FF8007FF8007FF8007FF000FFE001FFC003FF800FFF001FFC007FF001FFC007FF001FFC007FF003FF800FFE007FF003FF800FFC007FE003FF003FF801FFC00FFC007FE007FF003FF003FF801FF801FFC00FFC00FFC007FE007FE007FE;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h003FF003FF003FF001FF801FF800FFC00FFC00FFE007FE003FF003FF801FF800FFC00FFE007FF003FF801FFC00FFE003FF001FFC00FFE003FF800FFE003FF800FFE003FF800FFE003FFC007FF000FFE001FFE003FFC003FFC003FFC003FFC003FFC001FFE000FFF0007FFC001FFF0007FFC001FFF8003FFF0003FFF0003FFF0003FFF8000FFFE0003FFF8000FFFF0000FFFF00007FFF80003FFFF00007FFFE00003FFFF80000FFFFE00000FFFFF000003FFFFF000003FFFFFC000001FFFFFF0000001FFFFFFF00000003FFFFFFFC000000007FFFFFFFFF00000000000FFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFE00000000001FFFFFFFFFC000000007FFFFFFF80000001FFFFFFF0000001FFFFFF0000007FFFFF800001FFFFF800001FFFFE00000FFFFE00003FFFF80000FFFFC0001FFFF80003FFFC0001FFFE0001FFFE0003FFF8000FFFE0003FFF8001FFF8001FFF8001FFF8003FFF0007FFC001FFF0007FFC001FFE000FFF0007FF8007FF8007FF8007FF8007FF800FFF000FFE001FFC007FF800FFE003FF800FFE003FF800FFE003FF800FFE007FF001FF800FFE007FF003FF801FFC00FFE007FE003FF003FF801FF800FFC00FFE007FE007FE003FF003FF001FF801FF801FF800;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFF00000FFFFF800007FFFF800003FFFFC00001FFFFE00000FFFFF800007FFFFC00001FFFFF000007FFFFC00001FFFFF000003FFFFE000007FFFFE000007FFFFE000007FFFFE000003FFFFF800000FFFFFE000003FFFFFC000003FFFFFC000003FFFFFE000000FFFFFFC000000FFFFFFC0000007FFFFFF0000000FFFFFFF00000007FFFFFFE00000007FFFFFFF000000007FFFFFFFC00000000FFFFFFFFF0000000007FFFFFFFFF00000000007FFFFFFFFFF000000000003FFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFFF800000000001FFFFFFFFFFC0000000001FFFFFFFFFC000000001FFFFFFFFE000000007FFFFFFFC00000001FFFFFFFC0000000FFFFFFFC0000001FFFFFFE0000001FFFFFFC0000007FFFFFE0000007FFFFFE000000FFFFFF8000007FFFFF8000007FFFFF800000FFFFFE000003FFFFF800000FFFFFC00000FFFFFC00000FFFFFC00000FFFFF800001FFFFF000007FFFFC00001FFFFF000007FFFFC00003FFFFE00000FFFFF000007FFFF800003FFFFC00003FFFFE00001FFFFE;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF000007FFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF800001FFFFF800001FFFFF800001FFFFFC00000FFFFFE000001FFFFFC000003FFFFFC000003FFFFFC000001FFFFFF0000003FFFFFF0000003FFFFFF8000000FFFFFFF0000000FFFFFFF80000001FFFFFFF80000000FFFFFFFF000000007FFFFFFFF000000001FFFFFFFFF8000000001FFFFFFFFFF00000000000FFFFFFFFFFFC000000000000FFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFE0000000000007FFFFFFFFFFE00000000001FFFFFFFFFF0000000003FFFFFFFFF000000001FFFFFFFFC00000001FFFFFFFE00000003FFFFFFF00000003FFFFFFE0000001FFFFFFE0000003FFFFFF8000001FFFFFF8000001FFFFFF0000007FFFFF8000007FFFFF8000007FFFFF000000FFFFFE000007FFFFF000003FFFFF000003FFFFF000003FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFC00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFE00000;
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000003FFFFFFFFFF800000000007FFFFFFFFFF800000000003FFFFFFFFFFF000000000003FFFFFFFFFFFC000000000003FFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFF800000000001FFFFFFFFFFF800000000003FFFFFFFFFFC00000000003FFFFFFFFFF80000000000FFFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFE;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000001FFFFFFFFFF80000000001FFFFFFFFFFC00000000007FFFFFFFFFF800000000007FFFFFFFFFFC00000000001FFFFFFFFFFFC000000000003FFFFFFFFFFFC000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFF000000000007FFFFFFFFFFC00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000;
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \Mux13_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\i_rstb~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({lut_addr[12],lut_addr[11],lut_addr[10],lut_addr[9],lut_addr[8],lut_addr[7],lut_addr[6],lut_addr[5],lut_addr[4],lut_addr[3],lut_addr[2],lut_addr[1],lut_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Mux13_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .init_file = "TEST.dds_sine0.rtl.mif";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:Mux13_rtl_0|altsyncram_ghv:auto_generated|ALTSYNCRAM";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 14;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Mux13_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

assign o_sine[0] = \o_sine[0]~output_o ;

assign o_sine[1] = \o_sine[1]~output_o ;

assign o_sine[2] = \o_sine[2]~output_o ;

assign o_sine[3] = \o_sine[3]~output_o ;

assign o_sine[4] = \o_sine[4]~output_o ;

assign o_sine[5] = \o_sine[5]~output_o ;

assign o_sine[6] = \o_sine[6]~output_o ;

assign o_sine[7] = \o_sine[7]~output_o ;

assign o_sine[8] = \o_sine[8]~output_o ;

assign o_sine[9] = \o_sine[9]~output_o ;

assign o_sine[10] = \o_sine[10]~output_o ;

assign o_sine[11] = \o_sine[11]~output_o ;

assign o_sine[12] = \o_sine[12]~output_o ;

assign o_sine[13] = \o_sine[13]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
