============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 19 2019  11:02:45 pm
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)              launch                                           0 R 
U_crtl
  estado_atual_reg[0]/CP                                           0             0 R 
  estado_atual_reg[0]/Q         HS65_LS_DFPRQX18        4  16.2   66  +165     165 F 
  g201/B                                                                +0     165   
  g201/Z                        HS65_LS_AND2X35        10 111.7   72  +102     266 F 
U_crtl/inp_source 
g2726/A                                                                 +1     267   
g2726/Z                         HS65_LS_IVX284         13 288.0   45   +54     321 R 
fopt3098/A                                                              +0     321   
fopt3098/Z                      HS65_LS_IVX142          4  93.7   24   +34     356 F 
fopt3092/A                                                              +0     356   
fopt3092/Z                      HS65_LS_IVX106          6  63.4   25   +26     382 R 
fopt3091/A                                                              +0     382   
fopt3091/Z                      HS65_LS_IVX106          6  49.4   16   +22     405 F 
g2343/B                                                                 +0     405   
g2343/Z                         HS65_LS_NAND2AX21       1   7.6   22   +18     423 R 
g2117/A                                                                 +0     423   
g2117/Z                         HS65_LS_NAND2X14        2  18.9   52   +47     470 F 
U_inter/linha[7][5] 
  addinc_PUs[9].U_F8_U_3_U_S0_add_18_16/A[5] 
    g377/A                                                              +0     470   
    g377/Z                      HS65_LS_IVX35           3  29.9   38   +43     514 R 
    g356/B                                                              +0     514   
    g356/Z                      HS65_LS_NAND2X29        3  31.1   46   +48     561 F 
    g337/A                                                              +0     562   
    g337/Z                      HS65_LS_NAND2X43        1  22.6   28   +36     597 R 
    g325/B                                                              +0     598   
    g325/Z                      HS65_LS_NAND2X57        2  18.7   22   +27     625 F 
    g312/B                                                              +0     625   
    g312/Z                      HS65_LS_NAND2X29        1  12.4   22   +21     646 R 
    g311/B                                                              +0     646   
    g311/Z                      HS65_LS_NAND2X29        1  20.1   34   +32     678 F 
    g302/C                                                              +0     678   
    g302/Z                      HS65_LS_AOI21X46        5  35.9   49   +46     725 R 
    g294/B                                                              +0     725   
    g294/Z                      HS65_LS_OAI12X18        1   7.7   29   +37     762 F 
    g291/B                                                              +0     762   
    g291/Z                      HS65_LS_XOR2X18         2  17.5   38   +87     850 F 
  addinc_PUs[9].U_F8_U_3_U_S0_add_18_16/Z[10] 
  csa_tree_PUs_9__U_F8_U_S22_add_18_16_groupi/in_1[10] 
    g166/B0                                                             +0     850   
    g166/S0                     HS65_LS_HA1X27          2  13.1   25  +108     958 F 
    g385/B                                                              +0     958   
    g385/Z                      HS65_LS_NOR2X19         4  16.5   50   +42    1000 R 
    g360/A                                                              +0    1000   
    g360/Z                      HS65_LS_NAND2AX21       2  16.3   31   +74    1074 R 
    g351/A                                                              +0    1074   
    g351/Z                      HS65_LS_NOR2X19         1  11.5   24   +32    1106 F 
    g349/B                                                              +0    1106   
    g349/Z                      HS65_LS_NOR2X25         2  13.5   37   +32    1138 R 
    g327/A                                                              +0    1138   
    g327/Z                      HS65_LS_NAND2X14        1   7.7   29   +40    1178 F 
    g322/B                                                              +0    1178   
    g322/Z                      HS65_LS_XOR2X18         2  16.5   38   +86    1264 F 
  csa_tree_PUs_9__U_F8_U_S22_add_18_16_groupi/out_0[12] 
  csa_tree_PUs_9__U_F8_U_s23_add_18_10_groupi/in_0[12] 
    g1132/CI                                                            +0    1264   
    g1132/S0                    HS65_LS_FA1X27          1  15.5   35  +164    1428 R 
    g1112/A0                                                            +0    1428   
    g1112/S0                    HS65_LS_FA1X27          2  13.1   33  +139    1567 F 
    g450/B                                                              +0    1567   
    g450/Z                      HS65_LS_NOR2X19         3  22.2   62   +53    1620 R 
    g421/B                                                              +0    1620   
    g421/Z                      HS65_LS_OAI21X24        2  16.5   39   +51    1672 F 
    g414/B                                                              +0    1672   
    g414/Z                      HS65_LS_AOI21X17        1   9.5   49   +46    1717 R 
    g409/C                                                              +0    1718   
    g409/Z                      HS65_LS_OAI12X18        1   6.9   29   +48    1765 F 
    g390/A                                                              +0    1765   
    g390/Z                      HS65_LS_NOR2X13         1   9.2   45   +46    1811 R 
    g385/A                                                              +0    1811   
    g385/Z                      HS65_LSS_XNOR2X12       1   6.9   51   +76    1887 F 
  csa_tree_PUs_9__U_F8_U_s23_add_18_10_groupi/out_0[15] 
U_inter/out_interpolation[29][9] 
clipping[29].U_clip_gte_592_34/A[9] 
  g117/A                                                                +0    1887   
  g117/Z                        HS65_LS_NOR2X13         1   7.6   43   +51    1938 R 
  g114/A                                                                +0    1938   
  g114/Z                        HS65_LS_NAND2X14        1  17.6   50   +56    1994 F 
clipping[29].U_clip_gte_592_34/Z 
g1302/A                                                                 +0    1995   
g1302/Z                         HS65_LS_IVX53           8  49.7   39   +44    2039 R 
g1136/B                                                                 +0    2039   
g1136/Z                         HS65_LS_NAND2AX14       1   3.7   23   +30    2069 F 
reg_out_clip_reg[29][7]/D  <<<  HS65_LS_DFPRQX18                        +0    2069   
reg_out_clip_reg[29][7]/CP      setup                              0  +101    2170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)              capture                                       2270 R 
                                adjustments                           -100    2170   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : reg_out_clip_reg[29][7]/D
