### CPU Design
MIPS - General Purpose

| Func/Opcode   | Name               | Description     | Operation           |
| ------------- | ------------------ | --------------- | ------------------- |
| 100000 (32)   | add  rd, rs, rt    | add             |  [rd]=[rs]+[rt]     |
| 100010 (34)   | sub  rd, rs, rt    | subract         |  [rd]=[rs]-[rt]     |
| 100100 (36)   | and  rd, rs, rt    | and             |  [rd]=[rs]&[rt]     |
| 100101 (37)   | or   rd, rs, rt    | or              |  [rd]=[rs]|[rt]     |
| 100110 (38)   | xor  rd, rs, rt    | xor             |  [rd]=[rs]^[rt]     |
| 100111 (39)   | nor  rd, rs, rt    | nor             |  [rd]=~([rs]|[rt])     |
| 101010 (42)   | slt  rd, rs, rt    | set less than   |  [rs]<[rt]?[rd]=1:[rd]=0  |
| ------------- | ------------------ | --------------- | ------------------- |
| 000100  (4)   | beq  rs, rt, label | branch if equal     |  if ([rs]==[rt]) PC=BTA |
| 000101  (5)   | bne  rs, rt, label | branch if not equal |  if ([rs]!=[rt]) PC=BTA |
| 001000  (8)   | addi rt, rs, imm   | add immediate       |  [rt]=[rs]+SignImm  |
| 001100 (12)   | andi rt, rs, imm   | and immediate       |  [rt]=[rs]&ZeroImm  |
| 001101 (13)   | ori  rt, rs, imm   | or immediate        |  [rt]=[rs]|ZeroImm  |
| 100011 (35)   | lw   rt, imm(rs)   | load word           |  [rt]=[Address]     |
| 101011 (43)   | sw   rt, imm(rs)   | store word          |  [Address]=[rt]     |
| 000010  (2)   | j    label         | jump                |  PC=JTA             |
