Circuit: mul_32
Generating netlist from Verilog...

Optimizing netlist...
Original gate num:   2967
...
Optimized gate num:  872



Circuit: mul_64
Generating netlist from Verilog...

Optimizing netlist...
Original gate num:  12235
...
Optimized gate num:  3573



Circuit: mul_128
Generating netlist from Verilog...

Optimizing netlist...
Original gate num:  49173
...
Optimized gate num:  14084

