{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634055556410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634055556426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 18:19:16 2021 " "Processing started: Tue Oct 12 18:19:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634055556426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634055556426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634055556426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634055558620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/masking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/masking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masking-RT_masking " "Found design unit 1: masking-RT_masking" {  } { { "../Lab3_VGA/masking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/masking.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055560145 ""} { "Info" "ISGN_ENTITY_NAME" "1 masking " "Found entity 1: masking" {  } { { "../Lab3_VGA/masking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/masking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055560145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055560145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/vs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/vs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vs_gen-rtl " "Found design unit 1: vs_gen-rtl" {  } { { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055560489 ""} { "Info" "ISGN_ENTITY_NAME" "1 vs_gen " "Found entity 1: vs_gen" {  } { { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055560489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055560489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/vga_contr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/vga_contr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_contr " "Found entity 1: VGA_contr" {  } { { "../Lab3_VGA/VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055560614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055560614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/rgb_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/rgb_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB_gen-rtl " "Found design unit 1: RGB_gen-rtl" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055560982 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB_gen " "Found entity 1: RGB_gen" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055560982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055560982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_control-rtl " "Found design unit 1: RAM_control-rtl" {  } { { "../Lab3_VGA/RAM_control.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561092 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_control " "Found entity 1: RAM_control" {  } { { "../Lab3_VGA/RAM_control.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055561092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ps2keyboardinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ps2keyboardinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2KeyboardInterface-rtl " "Found design unit 1: PS2KeyboardInterface-rtl" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561186 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2KeyboardInterface " "Found entity 1: PS2KeyboardInterface" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055561186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/pixelcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/pixelcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelcounter-rtl " "Found design unit 1: pixelcounter-rtl" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561312 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelcounter " "Found entity 1: pixelcounter" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055561312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/pixel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/pixel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_reg-rtl " "Found design unit 1: pixel_reg-rtl" {  } { { "../Lab3_VGA/pixel_reg.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561421 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_reg " "Found entity 1: pixel_reg" {  } { { "../Lab3_VGA/pixel_reg.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055561421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/linecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/linecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linecounter-rtl " "Found design unit 1: linecounter-rtl" {  } { { "../Lab3_VGA/linecounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561545 ""} { "Info" "ISGN_ENTITY_NAME" "1 linecounter " "Found entity 1: linecounter" {  } { { "../Lab3_VGA/linecounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055561545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/hs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/hs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hs_gen-rtl " "Found design unit 1: hs_gen-rtl" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561875 ""} { "Info" "ISGN_ENTITY_NAME" "1 hs_gen " "Found entity 1: hs_gen" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055561875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055561875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-foo " "Found design unit 1: group_no-foo" {  } { { "../Lab3_VGA/group_no.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562000 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "../Lab3_VGA/group_no.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055562000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/displayrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/displayrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Frame-Display_Arc " "Found design unit 1: Display_Frame-Display_Arc" {  } { { "../Lab3_VGA/DisplayROM.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Frame " "Found entity 1: Display_Frame" {  } { { "../Lab3_VGA/DisplayROM.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055562394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/ce_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/ce_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ce_gen-rtl " "Found design unit 1: ce_gen-rtl" {  } { { "../Lab3_VGA/ce_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562740 ""} { "Info" "ISGN_ENTITY_NAME" "1 ce_gen " "Found entity 1: ce_gen" {  } { { "../Lab3_VGA/ce_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055562740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tsiu03-vhdl-gang/software/lab3_vga/blank_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/tsiu03-vhdl-gang/software/lab3_vga/blank_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_gen-rtl " "Found design unit 1: blank_gen-rtl" {  } { { "../Lab3_VGA/blank_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562860 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_gen " "Found entity 1: blank_gen" {  } { { "../Lab3_VGA/blank_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055562860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634055562983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634055562983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634055563512 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_ce " "Pin \"sram_ce\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 392 1208 1384 408 "sram_ce" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563527 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_oe " "Pin \"sram_oe\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 376 1208 1384 392 "sram_oe" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563527 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_lb " "Pin \"sram_lb\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 344 1208 1384 360 "sram_lb" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563527 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_ub " "Pin \"sram_ub\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 328 1208 1384 344 "sram_ub" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563527 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_we " "Pin \"sram_we\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 360 1208 1384 376 "sram_we" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563527 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "mclk " "Pin \"mclk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 520 1208 1384 536 "mclk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "bclk " "Pin \"bclk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 536 1208 1384 552 "bclk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "adclrc " "Pin \"adclrc\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 552 1208 1384 568 "adclrc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "daclrc " "Pin \"daclrc\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 584 1208 1384 600 "daclrc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dacdat " "Pin \"dacdat\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 600 1208 1384 616 "dacdat" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0\[0..6\] " "Pin \"HEX0\[0..6\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0..8\] " "Pin \"LEDG\[0..8\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[0..17\] " "Pin \"LEDR\[0..17\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "sram_addr\[19..0\] " "Pin \"sram_addr\[19..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "adcdat " "Pin \"adcdat\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 568 1208 1376 584 "adcdat" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 144 56 224 160 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 56 224 176 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 176 56 224 192 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055563529 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW\[0..17\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1634055563531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_contr VGA_contr:inst_vga " "Elaborating entity \"VGA_contr\" for hierarchy \"VGA_contr:inst_vga\"" {  } { { "Proj.bdf" "inst_vga" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 8 1016 1184 232 "inst_vga" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055563583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hs_gen VGA_contr:inst_vga\|hs_gen:i_hs_gen " "Elaborating entity \"hs_gen\" for hierarchy \"VGA_contr:inst_vga\|hs_gen:i_hs_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_hs_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 200 1024 1184 312 "i_hs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055563651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelcounter VGA_contr:inst_vga\|pixelcounter:i_pixcounter " "Elaborating entity \"pixelcounter\" for hierarchy \"VGA_contr:inst_vga\|pixelcounter:i_pixcounter\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_pixcounter" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 232 256 408 344 "i_pixcounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055563720 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce pixelcounter.vhd(17) " "VHDL Process Statement warning at pixelcounter.vhd(17): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3_VGA/pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634055563730 "|Proj|VGA_contr:inst_vga|pixelcounter:i_pixcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ce_gen VGA_contr:inst_vga\|ce_gen:i_ce_gen " "Elaborating entity \"ce_gen\" for hierarchy \"VGA_contr:inst_vga\|ce_gen:i_ce_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_ce_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 80 344 472 160 "i_ce_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055563789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vs_gen VGA_contr:inst_vga\|vs_gen:i_vs_gen " "Elaborating entity \"vs_gen\" for hierarchy \"VGA_contr:inst_vga\|vs_gen:i_vs_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_vs_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 344 1024 1192 456 "i_vs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055563859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linecounter VGA_contr:inst_vga\|linecounter:i_linecounter " "Elaborating entity \"linecounter\" for hierarchy \"VGA_contr:inst_vga\|linecounter:i_linecounter\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_linecounter" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 376 272 408 488 "i_linecounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055563935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_gen VGA_contr:inst_vga\|blank_gen:iBlank_gen " "Elaborating entity \"blank_gen\" for hierarchy \"VGA_contr:inst_vga\|blank_gen:iBlank_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "iBlank_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 488 536 696 568 "iBlank_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055564008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_gen VGA_contr:inst_vga\|RGB_gen:i_RGB_gen " "Elaborating entity \"RGB_gen\" for hierarchy \"VGA_contr:inst_vga\|RGB_gen:i_RGB_gen\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_RGB_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1656 1856 728 "i_RGB_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055564076 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce RGB_gen.vhd(21) " "VHDL Process Statement warning at RGB_gen.vhd(21): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab3_VGA/RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634055564089 "|Proj|VGA_contr:inst_vga|RGB_gen:i_RGB_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masking VGA_contr:inst_vga\|masking:inst_masking " "Elaborating entity \"masking\" for hierarchy \"VGA_contr:inst_vga\|masking:inst_masking\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "inst_masking" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 648 1328 1544 824 "inst_masking" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055564149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_reg VGA_contr:inst_vga\|pixel_reg:i_pixreg " "Elaborating entity \"pixel_reg\" for hierarchy \"VGA_contr:inst_vga\|pixel_reg:i_pixreg\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_pixreg" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1024 1216 728 "i_pixreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055564355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2KeyboardInterface VGA_contr:inst_vga\|PS2KeyboardInterface:inst1 " "Elaborating entity \"PS2KeyboardInterface\" for hierarchy \"VGA_contr:inst_vga\|PS2KeyboardInterface:inst1\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "inst1" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 824 1056 1256 936 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055564488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_DAT2 PS2KeyboardInterface.vhd(15) " "Verilog HDL or VHDL warning at PS2KeyboardInterface.vhd(15): object \"PS2_DAT2\" assigned a value but never read" {  } { { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1634055564500 "|Proj|VGA_contr:inst_vga|PS2KeyboardInterface:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no VGA_contr:inst_vga\|group_no:i_GrNo " "Elaborating entity \"group_no\" for hierarchy \"VGA_contr:inst_vga\|group_no:i_GrNo\"" {  } { { "../Lab3_VGA/VGA_contr.bdf" "i_GrNo" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { -8 640 736 72 "i_GrNo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634055564559 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_data " "Bidir \"sram_data\" has no driver" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 424 1208 1384 440 "sram_data\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1634055567254 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1634055567254 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Lab3_VGA/hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 8 -1 0 } } { "../Lab3_VGA/vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 8 -1 0 } } { "../Lab3_VGA/PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1634055567300 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1634055567300 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 1208 1384 176 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 392 1208 1384 408 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 376 1208 1384 392 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 344 1208 1384 360 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 328 1208 1384 344 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_ub"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we GND " "Pin \"sram_we\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 360 1208 1384 376 "sram_we" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_we"} { "Warning" "WMLS_MLS_STUCK_PIN" "mclk GND " "Pin \"mclk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 520 1208 1384 536 "mclk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|mclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "bclk GND " "Pin \"bclk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 536 1208 1384 552 "bclk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|bclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "adclrc GND " "Pin \"adclrc\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 552 1208 1384 568 "adclrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|adclrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "daclrc GND " "Pin \"daclrc\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 584 1208 1384 600 "daclrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|daclrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "dacdat GND " "Pin \"dacdat\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 600 1208 1384 616 "dacdat" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|dacdat"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { -104 1208 1385 -88 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 48 1208 1384 64 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 32 1208 1384 48 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 432 40 216 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 448 40 216 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[19\] GND " "Pin \"sram_addr\[19\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[18\] GND " "Pin \"sram_addr\[18\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[17\] GND " "Pin \"sram_addr\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[16\] GND " "Pin \"sram_addr\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[15\] GND " "Pin \"sram_addr\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[14\] GND " "Pin \"sram_addr\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[13\] GND " "Pin \"sram_addr\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[12\] GND " "Pin \"sram_addr\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[11\] GND " "Pin \"sram_addr\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[10\] GND " "Pin \"sram_addr\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[9\] GND " "Pin \"sram_addr\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[8\] GND " "Pin \"sram_addr\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[7\] GND " "Pin \"sram_addr\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[6\] GND " "Pin \"sram_addr\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[5\] GND " "Pin \"sram_addr\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[4\] GND " "Pin \"sram_addr\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[3\] GND " "Pin \"sram_addr\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[2\] GND " "Pin \"sram_addr\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[1\] GND " "Pin \"sram_addr\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[0\] GND " "Pin \"sram_addr\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 408 1208 1385 424 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634055567537 "|Proj|sram_addr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634055567537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1634055567772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634055573424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055573424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adcdat " "No output dependent on input pin \"adcdat\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 568 1208 1376 584 "adcdat" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|adcdat"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 144 56 224 160 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 160 56 224 176 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 176 56 224 192 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Proj_template/Proj.bdf" { { 464 48 216 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634055574225 "|Proj|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1634055574225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634055574272 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634055574272 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1634055574272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "649 " "Implemented 649 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634055574272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634055574272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634055574508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 18:19:34 2021 " "Processing ended: Tue Oct 12 18:19:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634055574508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634055574508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634055574508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634055574508 ""}
