Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab tb_fsic -debug typical --snapshot tb_fsic_xelab --timescale 1ns/1ns 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'axi_awaddr' [/home/ricky/asoc/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/03_fsic_prj/rtl/fsic.v:466]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'axi_araddr' [/home/ricky/asoc/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/03_fsic_prj/rtl/fsic.v:471]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 24 for port 'up_la_data' [/home/ricky/asoc/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/03_fsic_prj/rtl/fsic.v:513]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'line_buf0_rsc_adr' [/home/ricky/asoc/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/03_fsic_prj/rtl/user_prj0.v:262]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'line_buf1_rsc_adr' [/home/ricky/asoc/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/03_fsic_prj/rtl/user_prj0.v:267]
WARNING: [VRFC 10-3645] port 'axi_awready4' remains unconnected for this instance [/home/ricky/asoc/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/03_fsic_prj/rtl/fsic.v:183]
WARNING: [VRFC 10-3645] port 'axi_awvalid' remains unconnected for this instance [/home/ricky/asoc/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/03_fsic_prj/rtl/fsic.v:311]
WARNING: [VRFC 10-5021] port 'axi_arvalid' is not connected on this instance [/home/ricky/asoc/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/03_fsic_prj/rtl/fsic.v:311]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.fsic_clock_div
Compiling module work.CFG_CTRL(pADDR_WIDTH=15)
Compiling module work.axilite_master
Compiling module work.axilite_slave
Compiling module work.axis_master
Compiling module work.axis_slave
Compiling module work.axi_ctrl_logic
Compiling module work.AXIL_AXIS(pADDR_WIDTH=15)
Compiling module work.AXIS_SW(pADDR_WIDTH=15)
Compiling module work.fsic_coreclk_phase_cnt
Compiling module work.fsic_io_serdes_rx
Compiling module work.IO_SERDES_default
Compiling module work.LOGIC_ANLZ(pADDR_WIDTH=15)
Compiling module work.AXIL_SLAV
Compiling module work.ccs_genreg_v1(has_en=1'b0)
Compiling module work.ccs_genreg_v1(ph_en=0)
Compiling module work.ccs_genreg_v1(width=36,ph_en=0)
Compiling module work.ccs_fifo_wait_core_v5(rscid=34,w...
Compiling module work.ccs_pipe_v6(rscid=34,width=36,sz...
Compiling module work.ccs_genreg_v1(width=32,ph_en=0)
Compiling module work.ccs_fifo_wait_core_v5(rscid=37,w...
Compiling module work.ccs_pipe_v6(rscid=37,width=32,sz...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.ccs_in_wait_coupled_v1(width=34)
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.ccs_out_wait_v1(width=32)
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.ccs_out_wait_v1(width=36)
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_VerDer
Compiling module work.ccs_in_wait_coupled_v1(width=32)
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer_...
Compiling module work.EdgeDetect_IP_EdgeDetect_HorDer
Compiling module work.ccs_out_v1(width=32)
Compiling module work.ccs_in_wait_v1(width=36)
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.ccs_out_wait_v1(width=34)
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.mgc_io_sync_v2
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng_...
Compiling module work.EdgeDetect_IP_EdgeDetect_MagAng
Compiling module work.EdgeDetect_IP_EdgeDetect_Top
Compiling module work.SPRAM(data_width=64,depth=80)
Compiling module work.USER_PRJ0_default
Compiling module work.USER_PRJ1
Compiling module work.USER_PRJ2
Compiling module work.USER_PRJ3
Compiling module work.AXIS_SLAV
Compiling module work.AXIS_MSTR
Compiling module work.IRQ_MUX
Compiling module work.LA_MUX
Compiling module work.USER_SUBSYS(pADDR_WIDTH=15)
Compiling module work.FSIC_CLKRST
Compiling module work.MPRJ_IO(pADDR_WIDTH=15)
Compiling module work.FSIC
Compiling module work.fpga
Compiling module work.tb_fsic
Built simulation snapshot tb_fsic_xelab
