
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121666                       # Number of seconds simulated
sim_ticks                                121666388970                       # Number of ticks simulated
final_tick                               1179525210283                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46781                       # Simulator instruction rate (inst/s)
host_op_rate                                    60194                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1316647                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930220                       # Number of bytes of host memory used
host_seconds                                 92406.24                       # Real time elapsed on the host
sim_insts                                  4322892968                       # Number of instructions simulated
sim_ops                                    5562274109                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3119872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2065920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3341696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       769536                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9303808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1960320                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1960320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16140                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        26107                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6012                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 72686                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15315                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15315                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25642842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16980203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13677                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27466057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6324968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76469829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13677                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16112256                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16112256                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16112256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25642842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16980203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27466057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6324968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               92582085                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146058091                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180796                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19089354                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933986                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9384480                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671931                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438258                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87633                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104509323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128065847                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180796                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110189                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27197096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6265926                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6273358                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107161                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142279857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.538706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115082761     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2785237      1.96%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365817      1.66%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380756      1.67%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265900      1.59%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127474      0.79%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778691      0.55%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978354      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514867      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142279857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158709                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.876814                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103332222                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7695664                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26848350                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109987                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293625                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732187                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6456                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154470739                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51114                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293625                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103849011                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4940720                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1579459                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26432466                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1184568                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153015972                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3555                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402418                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        32560                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214087639                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713219472                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713219472                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45828414                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33708                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17686                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3812216                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188725                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311585                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1703600                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149151452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139214599                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108781                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25183926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57158866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1664                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142279857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978456                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579420                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84877117     59.66%     59.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23739901     16.69%     76.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11965291      8.41%     84.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808568      5.49%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6911564      4.86%     95.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700491      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064470      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116759      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95696      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142279857                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976751     74.89%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155666     11.94%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171851     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114979771     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012822      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362998     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842986      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139214599                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.953145                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304268                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009369                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422122104                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174369753                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135096651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140518867                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202283                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976596                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          675                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158542                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          599                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293625                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4221311                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       261410                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149185160                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188725                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900212                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17686                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        208943                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13094                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          675                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235343                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136836992                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110767                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377607                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952066                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296314                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841299                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.936867                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135102226                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135096651                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81533797                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221201094                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.924952                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26772969                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958864                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137986232                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.887204                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705740                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88880380     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22511892     16.31%     80.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810442      7.83%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816456      3.49%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766837      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536608      1.11%     95.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563117      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093318      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007182      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137986232                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007182                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284173935                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302683607                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3778234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.460581                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.460581                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684659                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684659                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618347646                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186418638                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145836048                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146058091                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21250467                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18626084                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1655474                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10570686                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10268579                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1477502                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51853                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112122089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118135851                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21250467                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11746081                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24031873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5416752                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2176671                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12778947                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1044389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142082227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118050354     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1206931      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2214162      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1855860      1.31%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3406587      2.40%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3685400      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          801123      0.56%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          628669      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10233141      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142082227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145493                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.808828                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111205400                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3276064                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23830461                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23641                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3746660                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2278887                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4940                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133291825                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3746660                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111653827                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1688806                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       763122                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23394238                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       835573                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132354433                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84411                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175740840                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600497281                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600497281                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141790508                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33950316                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18878                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9447                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2598986                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22065279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4273715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76927                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       947879                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130821568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18877                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122923529                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99134                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21695460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46473520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142082227                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865158                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.476969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90906626     63.98%     63.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20855018     14.68%     78.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10463807      7.36%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6856262      4.83%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7150675      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3699033      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1659978      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       412246      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78582      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142082227                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         308922     59.91%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        129918     25.20%     85.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76794     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97012014     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028278      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9431      0.01%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20631682     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4242124      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122923529                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.841607                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             515634                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004195                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388544052                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152536210                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120145986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123439163                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228005                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3999554                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131536                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3746660                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1177628                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50121                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130840445                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22065279                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4273715                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9447                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32313                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       800979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       983682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1784661                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121604259                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20314591                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1319269                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24556504                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18736411                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4241913                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.832575                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120254240                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120145986                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69394164                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164654728                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.822590                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421453                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95282879                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108221268                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22620153                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18860                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1659993                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138335567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782310                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658964                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98151224     70.95%     70.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15591307     11.27%     82.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11270748      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2519801      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2868126      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018556      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4253206      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856250      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1806349      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138335567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95282879                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108221268                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22207901                       # Number of memory references committed
system.switch_cpus1.commit.loads             18065722                       # Number of loads committed
system.switch_cpus1.commit.membars               9430                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16948801                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94466137                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1461517                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1806349                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267370639                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265429592                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3975864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95282879                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108221268                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95282879                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.532889                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.532889                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.652363                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.652363                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562647580                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157807023                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139874139                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18860                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146058091                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23794875                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19282831                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2064716                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9626596                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9136408                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2543673                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91751                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103823768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131002538                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23794875                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11680081                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28618854                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6698282                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3552058                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12116947                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1665269                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140582631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.137577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.552031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111963777     79.64%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2691358      1.91%     81.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2054714      1.46%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5041546      3.59%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1131513      0.80%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1627743      1.16%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1234524      0.88%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773426      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14064030     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140582631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162914                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.896921                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102599583                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5147356                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28176983                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113665                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4545035                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4106521                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42919                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158000899                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82219                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4545035                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103469227                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1432296                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2221762                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27411314                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1502989                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156377283                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        24954                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        276386                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       611186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       177530                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219724044                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728355479                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728355479                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173436673                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46287369                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37844                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21044                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5062664                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15073949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7363367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       124174                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1635079                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153607843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142696615                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       195198                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27988816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60664151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4221                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140582631                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015037                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.563581                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80809538     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25121449     17.87%     75.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11740495      8.35%     83.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8602708      6.12%     89.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7647803      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3037661      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3005545      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       466191      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151241      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140582631                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574609     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        114277     13.72%     82.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144084     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119770946     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2144925      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16799      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13472633      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7291312      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142696615                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.976985                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             832970                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427004029                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181634906                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139108327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143529585                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       350992                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3659678                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1088                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       224842                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4545035                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         850570                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94149                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153645664                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49967                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15073949                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7363367                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21021                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1125237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1173942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2299179                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140125678                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12947607                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2570937                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20237233                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19903994                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7289626                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.959383                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139290477                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139108327                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83433769                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231129730                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.952418                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360982                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101605348                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124780960                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28866709                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2067146                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136037596                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.917253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.691412                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84863179     62.38%     62.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23939784     17.60%     79.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10549468      7.75%     87.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5534076      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4404026      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1587757      1.17%     96.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1341950      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005425      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2811931      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136037596                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101605348                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124780960                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18552796                       # Number of memory references committed
system.switch_cpus2.commit.loads             11414271                       # Number of loads committed
system.switch_cpus2.commit.membars              16800                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17928639                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112432107                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2540308                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2811931                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286873334                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311840613                       # The number of ROB writes
system.switch_cpus2.timesIdled                  74494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                5475460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101605348                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124780960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101605348                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.437504                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.437504                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.695650                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.695650                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631872503                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193771830                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147838998                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33600                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146058091                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24432103                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20016037                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2072279                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9925048                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9649950                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2501258                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95073                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108389275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131133848                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24432103                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12151208                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28412231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6210084                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4613613                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12681754                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1620602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    145535091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.102697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.528023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117122860     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2293016      1.58%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3892765      2.67%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2264500      1.56%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1771610      1.22%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1562788      1.07%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          957340      0.66%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2397006      1.65%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13273206      9.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    145535091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167277                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.897820                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107700879                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5827976                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27812615                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73922                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4119693                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4005453                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158093639                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4119693                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108246754                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         618585                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4276883                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27323014                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       950157                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     157018797                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         97276                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    221682601                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    730500605                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    730500605                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177416769                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        44265827                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35301                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17677                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2763522                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14601092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7453491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        72706                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1696304                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         151864911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35301                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        142526405                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        91620                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22664426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50335905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    145535091                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.979327                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.544008                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     87381478     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22317047     15.33%     75.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12019533      8.26%     83.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8933179      6.14%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8704731      5.98%     95.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3220307      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2445971      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       328290      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       184555      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    145535091                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         126937     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169724     37.45%     65.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       156537     34.54%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120297285     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1929771      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17624      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12853485      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7428240      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     142526405                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.975820                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             453198                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003180                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    431132719                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    174564879                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139484586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     142979603                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       293032                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3072813                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       122647                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4119693                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         413834                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        55167                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    151900212                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       792964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14601092                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7453491                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17677                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1189966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1104100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2294066                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    140308446                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12531107                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2217959                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19959135                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19854972                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7428028                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.960635                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             139484646                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139484586                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82472076                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        228475729                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.954994                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360966                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103154810                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127152800                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24747629                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2089677                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    141415398                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.899144                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.709876                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89988475     63.63%     63.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24788699     17.53%     81.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9691718      6.85%     88.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5099193      3.61%     91.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4337806      3.07%     94.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2086316      1.48%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       982358      0.69%     96.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1520530      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2920303      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    141415398                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103154810                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127152800                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18859120                       # Number of memory references committed
system.switch_cpus3.commit.loads             11528276                       # Number of loads committed
system.switch_cpus3.commit.membars              17624                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18448508                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114470236                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2629867                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2920303                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290395524                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          307922246                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 523000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103154810                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127152800                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103154810                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.415912                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.415912                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.706259                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.706259                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       630941940                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194754592                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      147568358                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35248                       # number of misc regfile writes
system.l20.replacements                         24384                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552636                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28480                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.404354                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.583108                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.417026                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3126.048436                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           966.951430                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000346                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.763195                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.236072                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73909                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73909                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16098                       # number of Writeback hits
system.l20.Writeback_hits::total                16098                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73909                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73909                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73909                       # number of overall hits
system.l20.overall_hits::total                  73909                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24374                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24384                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24374                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24384                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24374                       # number of overall misses
system.l20.overall_misses::total                24384                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2724173                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7346754936                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7349479109                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2724173                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7346754936                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7349479109                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2724173                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7346754936                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7349479109                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98283                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98293                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16098                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16098                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98283                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98293                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98283                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98293                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247998                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248075                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247998                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248075                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247998                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248075                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 272417.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301417.696562                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301405.803355                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 272417.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301417.696562                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301405.803355                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 272417.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301417.696562                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301405.803355                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4723                       # number of writebacks
system.l20.writebacks::total                     4723                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24374                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24384                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24374                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24384                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24374                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24384                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2083854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5789891871                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5791975725                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2083854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5789891871                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5791975725                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2083854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5789891871                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5791975725                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247998                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248075                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247998                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248075                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247998                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248075                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 208385.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237543.770862                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237531.812869                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 208385.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237543.770862                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237531.812869                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 208385.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237543.770862                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237531.812869                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16155                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          149215                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20251                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.368278                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.902542                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.818049                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3136.750362                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           888.529046                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016578                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000688                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.765808                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.216926                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31003                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31003                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8000                       # number of Writeback hits
system.l21.Writeback_hits::total                 8000                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31003                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31003                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31003                       # number of overall hits
system.l21.overall_hits::total                  31003                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16140                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16154                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16140                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16154                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16140                       # number of overall misses
system.l21.overall_misses::total                16154                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4324504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5287864677                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5292189181                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4324504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5287864677                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5292189181                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4324504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5287864677                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5292189181                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47143                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47157                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8000                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8000                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47143                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47157                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47143                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47157                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342363                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342558                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342363                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342558                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342363                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342558                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327624.825093                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327608.591123                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327624.825093                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327608.591123                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327624.825093                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327608.591123                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2497                       # number of writebacks
system.l21.writebacks::total                     2497                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16140                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16154                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16140                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16154                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16140                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16154                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4255511223                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4258942289                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4255511223                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4258942289                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4255511223                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4258942289                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342363                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342558                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342363                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342558                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342363                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342558                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 263662.405390                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 263646.297450                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 263662.405390                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 263646.297450                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 263662.405390                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 263646.297450                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         26121                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          368378                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30217                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.191084                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.307193                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.354111                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2679.419046                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1376.919651                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009108                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000575                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.654155                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.336162                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        48123                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  48123                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           14257                       # number of Writeback hits
system.l22.Writeback_hits::total                14257                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        48123                       # number of demand (read+write) hits
system.l22.demand_hits::total                   48123                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        48123                       # number of overall hits
system.l22.overall_hits::total                  48123                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        26107                       # number of ReadReq misses
system.l22.ReadReq_misses::total                26120                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        26107                       # number of demand (read+write) misses
system.l22.demand_misses::total                 26120                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        26107                       # number of overall misses
system.l22.overall_misses::total                26120                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2980462                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   7856461840                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     7859442302                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2980462                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   7856461840                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      7859442302                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2980462                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   7856461840                       # number of overall miss cycles
system.l22.overall_miss_latency::total     7859442302                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74230                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74243                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        14257                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            14257                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74230                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74243                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74230                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74243                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.351704                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.351818                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.351704                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.351818                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.351704                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.351818                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 300933.153560                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 300897.484763                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 300933.153560                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 300897.484763                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 300933.153560                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 300897.484763                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4457                       # number of writebacks
system.l22.writebacks::total                     4457                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        26107                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           26120                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        26107                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            26120                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        26107                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           26120                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   6188536929                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   6190687215                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   6188536929                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   6190687215                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   6188536929                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   6190687215                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.351704                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.351818                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.351704                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.351818                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.351704                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.351818                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 237045.119278                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 237009.464587                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 237045.119278                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 237009.464587                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 237045.119278                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 237009.464587                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6028                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          271783                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10124                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.845417                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.816867                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2204.280182                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1772.902951                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001664                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.538154                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.432838                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        27925                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  27925                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9121                       # number of Writeback hits
system.l23.Writeback_hits::total                 9121                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        27925                       # number of demand (read+write) hits
system.l23.demand_hits::total                   27925                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        27925                       # number of overall hits
system.l23.overall_hits::total                  27925                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6012                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6028                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6012                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6028                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6012                       # number of overall misses
system.l23.overall_misses::total                 6028                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5157875                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2030773938                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2035931813                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5157875                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2030773938                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2035931813                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5157875                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2030773938                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2035931813                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33937                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33953                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9121                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9121                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33937                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33953                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33937                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33953                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.177152                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.177540                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.177152                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.177540                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.177152                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.177540                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 322367.187500                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 337786.749501                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 337745.821666                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 322367.187500                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 337786.749501                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 337745.821666                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 322367.187500                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 337786.749501                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 337745.821666                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3638                       # number of writebacks
system.l23.writebacks::total                     3638                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6012                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6028                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6012                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6028                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6012                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6028                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4131442                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1646564189                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1650695631                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4131442                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1646564189                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1650695631                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4131442                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1646564189                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1650695631                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.177152                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.177540                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.177152                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.177540                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.177152                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.177540                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 258215.125000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 273879.605622                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 273838.027704                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 258215.125000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 273879.605622                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 273838.027704                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 258215.125000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 273879.605622                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 273838.027704                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.956916                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114812                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.749091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.956916                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015957                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881341                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107151                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107151                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107151                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107151                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107151                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107151                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2912173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2912173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2912173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2912173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2912173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2912173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107161                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107161                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107161                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107161                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107161                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107161                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291217.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291217.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291217.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291217.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291217.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291217.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2807173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2807173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2807173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2807173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2807173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2807173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 280717.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 280717.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 280717.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 280717.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 280717.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 280717.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98283                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191217819                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98539                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1940.529323                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513551                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486449                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916069                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083931                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10953291                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10953291                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17259                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17259                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18662716                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18662716                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18662716                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18662716                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       410644                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       410644                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       410744                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        410744                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       410744                       # number of overall misses
system.cpu0.dcache.overall_misses::total       410744                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51883988804                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51883988804                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15085710                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15085710                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  51899074514                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  51899074514                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  51899074514                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  51899074514                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073460                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073460                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073460                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073460                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036136                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036136                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021535                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021535                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021535                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021535                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126347.855573                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126347.855573                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 150857.100000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 150857.100000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126353.822610                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126353.822610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126353.822610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126353.822610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16098                       # number of writebacks
system.cpu0.dcache.writebacks::total            16098                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       312361                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       312361                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       312461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       312461                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312461                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98283                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98283                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98283                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12427609255                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12427609255                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12427609255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12427609255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12427609255                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12427609255                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005153                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005153                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005153                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005153                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126447.190816                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126447.190816                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126447.190816                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126447.190816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126447.190816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126447.190816                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995550                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924244921                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708400.963031                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995550                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12778931                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12778931                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12778931                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12778931                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12778931                       # number of overall hits
system.cpu1.icache.overall_hits::total       12778931                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5101755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5101755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12778947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12778947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12778947                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12778947                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12778947                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12778947                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47143                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227491288                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47399                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4799.495517                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.431869                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.568131                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825906                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174094                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18379901                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18379901                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4123304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4123304                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9449                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9449                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9430                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9430                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22503205                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22503205                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22503205                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22503205                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181916                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181916                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181916                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181916                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181916                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181916                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  34889179993                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34889179993                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  34889179993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34889179993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  34889179993                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34889179993                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18561817                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18561817                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4123304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4123304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22685121                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22685121                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22685121                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22685121                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009801                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009801                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008019                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008019                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008019                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008019                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 191787.308390                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 191787.308390                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 191787.308390                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 191787.308390                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 191787.308390                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 191787.308390                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8000                       # number of writebacks
system.cpu1.dcache.writebacks::total             8000                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134773                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134773                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134773                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134773                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134773                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134773                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47143                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47143                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47143                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47143                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47143                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47143                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7441634072                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7441634072                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7441634072                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7441634072                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7441634072                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7441634072                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 157852.365611                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 157852.365611                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 157852.365611                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 157852.365611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 157852.365611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 157852.365611                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996191                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017197685                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050801.784274                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996191                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12116930                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12116930                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12116930                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12116930                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12116930                       # number of overall hits
system.cpu2.icache.overall_hits::total       12116930                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4061567                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4061567                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4061567                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4061567                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4061567                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4061567                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12116947                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12116947                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12116947                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12116947                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12116947                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12116947                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 238915.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 238915.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 238915.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3088362                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3088362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3088362                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 237566.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74230                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180621311                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74486                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2424.902814                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.735483                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.264517                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901310                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098690                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9745340                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9745340                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7104924                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7104924                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20687                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20687                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16800                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16800                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16850264                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16850264                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16850264                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16850264                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181534                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181534                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181534                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181534                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181534                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181534                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  28577450934                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  28577450934                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  28577450934                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  28577450934                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  28577450934                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  28577450934                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9926874                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9926874                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7104924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7104924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17031798                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17031798                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17031798                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17031798                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018287                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018287                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010659                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010659                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010659                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010659                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 157422.030771                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 157422.030771                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 157422.030771                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 157422.030771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 157422.030771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 157422.030771                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        14257                       # number of writebacks
system.cpu2.dcache.writebacks::total            14257                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       107304                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       107304                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       107304                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107304                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       107304                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107304                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74230                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74230                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74230                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74230                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74230                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74230                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  11216248777                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11216248777                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  11216248777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11216248777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  11216248777                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11216248777                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004358                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004358                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151101.290273                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 151101.290273                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 151101.290273                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 151101.290273                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 151101.290273                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 151101.290273                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.025843                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1019032302                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205697.623377                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.025843                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024080                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738823                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12681737                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12681737                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12681737                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12681737                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12681737                       # number of overall hits
system.cpu3.icache.overall_hits::total       12681737                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5629500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5629500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5629500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5629500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5629500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5629500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12681754                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12681754                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12681754                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12681754                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12681754                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12681754                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 331147.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 331147.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 331147.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 331147.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 331147.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 331147.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5290675                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5290675                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5290675                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5290675                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5290675                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5290675                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 330667.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 330667.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 330667.187500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 330667.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 330667.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 330667.187500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33937                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163815895                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34193                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4790.919048                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.040889                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.959111                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902503                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097497                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9344325                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9344325                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7295596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7295596                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17648                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17648                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17624                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17624                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16639921                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16639921                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16639921                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16639921                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        87145                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        87145                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        87145                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         87145                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        87145                       # number of overall misses
system.cpu3.dcache.overall_misses::total        87145                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10120940781                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10120940781                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10120940781                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10120940781                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10120940781                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10120940781                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9431470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9431470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7295596                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7295596                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16727066                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16727066                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16727066                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16727066                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009240                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009240                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005210                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005210                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005210                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005210                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 116139.087509                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 116139.087509                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 116139.087509                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 116139.087509                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 116139.087509                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 116139.087509                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9121                       # number of writebacks
system.cpu3.dcache.writebacks::total             9121                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53208                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53208                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53208                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53208                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53208                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53208                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33937                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33937                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33937                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33937                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33937                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33937                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3901524055                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3901524055                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3901524055                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3901524055                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3901524055                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3901524055                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002029                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002029                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114963.728526                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114963.728526                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114963.728526                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114963.728526                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114963.728526                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114963.728526                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
