//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif

.visible .entry _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif(
	.param .u64 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_0,
	.param .u64 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_1,
	.param .u64 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_2,
	.param .u64 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_3,
	.param .u64 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_4,
	.param .u64 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_5,
	.param .f32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_6,
	.param .f32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_7,
	.param .u32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_8,
	.param .u32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_9,
	.param .u32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_10,
	.param .f32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_11,
	.param .u32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_12,
	.param .u32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_13,
	.param .f32 _Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_14
)
{
	.reg .pred 	%p<65>;
	.reg .f32 	%f<502>;
	.reg .b32 	%r<173>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<86>;


	ld.param.u64 	%rd11, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_1];
	ld.param.u64 	%rd12, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_2];
	ld.param.u64 	%rd14, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_4];
	ld.param.u64 	%rd15, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_5];
	ld.param.f32 	%f114, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_6];
	ld.param.f32 	%f115, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_7];
	ld.param.f32 	%f109, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_11];
	ld.param.u32 	%r48, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_12];
	ld.param.u32 	%r49, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_13];
	ld.param.f32 	%f110, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_14];
	ld.param.u32 	%r47, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_9];
	ld.param.u32 	%r46, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_8];
	cvta.to.global.u64 	%rd16, %rd15;
	mov.u32 	%r51, %ntid.z;
	mov.u32 	%r52, %ctaid.z;
	mov.u32 	%r53, %tid.z;
	mad.lo.s32 	%r54, %r51, %r52, %r53;
	mov.u32 	%r55, %ntid.y;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %tid.y;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %ntid.x;
	mov.u32 	%r60, %ctaid.x;
	mov.u32 	%r61, %tid.x;
	mad.lo.s32 	%r62, %r59, %r60, %r61;
	shr.u32 	%r63, %r46, 31;
	add.s32 	%r64, %r46, %r63;
	shr.s32 	%r65, %r64, 1;
	sub.s32 	%r66, %r62, %r65;
	cvt.rn.f32.s32	%f116, %r66;
	mul.f32 	%f117, %f116, %f114;
	cvta.to.global.u64 	%rd17, %rd14;
	ld.global.f32 	%f118, [%rd17];
	sub.f32 	%f1, %f118, %f117;
	shr.u32 	%r67, %r47, 31;
	add.s32 	%r68, %r47, %r67;
	shr.s32 	%r69, %r68, 1;
	sub.s32 	%r70, %r58, %r69;
	cvt.rn.f32.s32	%f119, %r70;
	ld.global.f32 	%f120, [%rd17+4];
	fma.rn.f32 	%f2, %f119, %f114, %f120;
	cvt.rn.f32.s32	%f121, %r54;
	ld.global.f32 	%f122, [%rd17+8];
	fma.rn.f32 	%f3, %f121, %f115, %f122;
	ld.global.f32 	%f123, [%rd16];
	sub.f32 	%f124, %f123, %f1;
	ld.global.f32 	%f125, [%rd16+4];
	sub.f32 	%f126, %f125, %f2;
	mul.f32 	%f127, %f126, %f126;
	fma.rn.f32 	%f128, %f124, %f124, %f127;
	ld.global.f32 	%f129, [%rd16+8];
	sub.f32 	%f130, %f129, %f3;
	fma.rn.f32 	%f131, %f130, %f130, %f128;
	sqrt.rn.f32 	%f4, %f131;
	mov.f32 	%f475, 0f00000000;
	mov.u32 	%r168, 1;
	setp.lt.s32	%p3, %r48, 1;
	mov.f32 	%f474, %f475;
	@%p3 bra 	BB0_24;

	and.b32  	%r78, %r48, 3;
	mov.f32 	%f475, 0f00000000;
	mov.u32 	%r168, 1;
	mov.u32 	%r159, 0;
	setp.eq.s32	%p4, %r78, 0;
	mov.f32 	%f474, %f475;
	mov.f32 	%f477, %f475;
	mov.f32 	%f476, %f475;
	mov.u32 	%r161, %r159;
	@%p4 bra 	BB0_12;

	mov.f32 	%f475, 0f00000000;
	mov.u32 	%r168, 1;
	mov.u32 	%r156, 0;
	and.b32  	%r147, %r48, 3;
	setp.eq.s32	%p5, %r147, 1;
	mov.f32 	%f474, %f475;
	@%p5 bra 	BB0_9;

	mov.f32 	%f475, 0f00000000;
	mov.u32 	%r168, 1;
	mov.u32 	%r153, 0;
	and.b32  	%r150, %r48, 3;
	setp.eq.s32	%p6, %r150, 2;
	mov.f32 	%f474, %f475;
	@%p6 bra 	BB0_6;

	mov.f32 	%f475, 0f00000000;
	ld.param.u64 	%rd79, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_3];
	cvta.to.global.u64 	%rd18, %rd79;
	mul.wide.s32 	%rd19, %r48, 4;
	add.s64 	%rd20, %rd18, %rd19;
	shl.b32 	%r81, %r48, 1;
	mul.wide.s32 	%rd21, %r81, 4;
	add.s64 	%rd22, %rd18, %rd21;
	ld.global.f32 	%f144, [%rd18];
	sub.f32 	%f145, %f144, %f1;
	ld.global.f32 	%f146, [%rd20];
	sub.f32 	%f147, %f146, %f2;
	mul.f32 	%f148, %f147, %f147;
	fma.rn.f32 	%f149, %f145, %f145, %f148;
	ld.global.f32 	%f150, [%rd22];
	sub.f32 	%f151, %f150, %f3;
	fma.rn.f32 	%f152, %f151, %f151, %f149;
	sqrt.rn.f32 	%f153, %f152;
	add.f32 	%f154, %f4, %f153;
	div.rn.f32 	%f155, %f154, %f109;
	sub.f32 	%f156, %f155, %f110;
	cvt.rmi.f32.f32	%f157, %f156;
	cvt.rzi.s32.f32	%r1, %f157;
	setp.lt.s32	%p7, %r1, %r49;
	setp.gt.s32	%p8, %r1, 0;
	and.pred  	%p9, %p7, %p8;
	mov.u32 	%r153, 1;
	mov.u32 	%r168, %r153;
	mov.f32 	%f474, %f475;
	@!%p9 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	cvta.to.global.u64 	%rd23, %rd11;
	mul.wide.s32 	%rd24, %r1, 4;
	add.s64 	%rd25, %rd23, %rd24;
	cvta.to.global.u64 	%rd26, %rd12;
	add.s64 	%rd27, %rd26, %rd24;
	ld.global.f32 	%f158, [%rd25];
	add.f32 	%f474, %f158, 0f00000000;
	ld.global.f32 	%f159, [%rd27];
	add.f32 	%f475, %f159, 0f00000000;
	fma.rn.f32 	%f476, %f158, %f158, %f160;
	fma.rn.f32 	%f477, %f159, %f159, %f161;
	mov.u32 	%r168, 2;

BB0_6:
	ld.param.u64 	%rd80, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_3];
	cvta.to.global.u64 	%rd28, %rd80;
	mul.wide.u32 	%rd29, %r153, 4;
	add.s64 	%rd30, %rd28, %rd29;
	add.s32 	%r84, %r153, %r48;
	mul.wide.s32 	%rd31, %r84, 4;
	add.s64 	%rd32, %rd28, %rd31;
	shl.b32 	%r85, %r48, 1;
	add.s32 	%r86, %r153, %r85;
	mul.wide.s32 	%rd33, %r86, 4;
	add.s64 	%rd34, %rd28, %rd33;
	ld.global.f32 	%f162, [%rd30];
	sub.f32 	%f163, %f162, %f1;
	ld.global.f32 	%f164, [%rd32];
	sub.f32 	%f165, %f164, %f2;
	mul.f32 	%f166, %f165, %f165;
	fma.rn.f32 	%f167, %f163, %f163, %f166;
	ld.global.f32 	%f168, [%rd34];
	sub.f32 	%f169, %f168, %f3;
	fma.rn.f32 	%f170, %f169, %f169, %f167;
	sqrt.rn.f32 	%f171, %f170;
	add.f32 	%f172, %f4, %f171;
	div.rn.f32 	%f173, %f172, %f109;
	sub.f32 	%f174, %f173, %f110;
	cvt.rmi.f32.f32	%f175, %f174;
	cvt.rzi.s32.f32	%r4, %f175;
	setp.lt.s32	%p10, %r4, %r49;
	setp.gt.s32	%p11, %r4, 0;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB0_8;
	bra.uni 	BB0_7;

BB0_7:
	neg.s32 	%r87, %r153;
	and.b32  	%r88, %r87, %r49;
	add.s32 	%r89, %r4, %r88;
	cvta.to.global.u64 	%rd35, %rd11;
	mul.wide.s32 	%rd36, %r89, 4;
	add.s64 	%rd37, %rd35, %rd36;
	cvta.to.global.u64 	%rd38, %rd12;
	add.s64 	%rd39, %rd38, %rd36;
	ld.global.f32 	%f176, [%rd37];
	add.f32 	%f474, %f474, %f176;
	ld.global.f32 	%f177, [%rd39];
	add.f32 	%f475, %f475, %f177;
	fma.rn.f32 	%f476, %f176, %f176, %f476;
	fma.rn.f32 	%f477, %f177, %f177, %f477;
	add.s32 	%r168, %r168, 1;

BB0_8:
	add.s32 	%r156, %r153, 1;

BB0_9:
	ld.param.u64 	%rd81, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_3];
	cvta.to.global.u64 	%rd40, %rd81;
	mul.wide.s32 	%rd41, %r156, 4;
	add.s64 	%rd42, %rd40, %rd41;
	shl.b32 	%r90, %r48, 2;
	cvt.s64.s32	%rd43, %r90;
	add.s64 	%rd44, %rd42, %rd43;
	add.s64 	%rd45, %rd44, %rd43;
	ld.global.f32 	%f178, [%rd42];
	sub.f32 	%f179, %f178, %f1;
	ld.global.f32 	%f180, [%rd44];
	sub.f32 	%f181, %f180, %f2;
	mul.f32 	%f182, %f181, %f181;
	fma.rn.f32 	%f183, %f179, %f179, %f182;
	ld.global.f32 	%f184, [%rd45];
	sub.f32 	%f185, %f184, %f3;
	fma.rn.f32 	%f186, %f185, %f185, %f183;
	sqrt.rn.f32 	%f187, %f186;
	add.f32 	%f188, %f4, %f187;
	div.rn.f32 	%f189, %f188, %f109;
	sub.f32 	%f190, %f189, %f110;
	cvt.rmi.f32.f32	%f191, %f190;
	cvt.rzi.s32.f32	%r10, %f191;
	setp.lt.s32	%p13, %r10, %r49;
	setp.gt.s32	%p14, %r10, 0;
	and.pred  	%p15, %p13, %p14;
	@!%p15 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_10:
	mad.lo.s32 	%r91, %r156, %r49, %r10;
	cvta.to.global.u64 	%rd46, %rd11;
	mul.wide.s32 	%rd47, %r91, 4;
	add.s64 	%rd48, %rd46, %rd47;
	cvta.to.global.u64 	%rd49, %rd12;
	add.s64 	%rd50, %rd49, %rd47;
	ld.global.f32 	%f192, [%rd48];
	add.f32 	%f474, %f474, %f192;
	ld.global.f32 	%f193, [%rd50];
	add.f32 	%f475, %f475, %f193;
	fma.rn.f32 	%f476, %f192, %f192, %f476;
	fma.rn.f32 	%f477, %f193, %f193, %f477;
	add.s32 	%r168, %r168, 1;

BB0_11:
	add.s32 	%r159, %r156, 1;
	mov.u32 	%r161, %r168;

BB0_12:
	setp.lt.u32	%p16, %r48, 4;
	@%p16 bra 	BB0_13;
	bra.uni 	BB0_14;

BB0_13:
	mov.u32 	%r168, %r161;
	bra.uni 	BB0_24;

BB0_14:
	ld.param.u64 	%rd82, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_3];
	add.s32 	%r92, %r159, 3;
	mul.lo.s32 	%r165, %r49, %r92;
	shl.b32 	%r18, %r49, 2;
	add.s32 	%r93, %r159, 2;
	mul.lo.s32 	%r164, %r49, %r93;
	mul.lo.s32 	%r163, %r159, %r49;
	add.s32 	%r94, %r159, 1;
	mul.lo.s32 	%r162, %r49, %r94;
	cvta.to.global.u64 	%rd51, %rd82;
	mul.wide.s32 	%rd52, %r159, 4;
	add.s64 	%rd83, %rd51, %rd52;
	add.s32 	%r95, %r159, %r48;
	mul.wide.s32 	%rd53, %r95, 4;
	add.s64 	%rd84, %rd51, %rd53;
	mad.lo.s32 	%r96, %r48, 2, %r159;
	mul.wide.s32 	%rd54, %r96, 4;
	add.s64 	%rd85, %rd51, %rd54;

BB0_15:
	ld.global.f32 	%f194, [%rd83];
	sub.f32 	%f195, %f194, %f1;
	ld.global.f32 	%f196, [%rd84];
	sub.f32 	%f197, %f196, %f2;
	mul.f32 	%f198, %f197, %f197;
	fma.rn.f32 	%f199, %f195, %f195, %f198;
	ld.global.f32 	%f200, [%rd85];
	sub.f32 	%f201, %f200, %f3;
	fma.rn.f32 	%f202, %f201, %f201, %f199;
	sqrt.rn.f32 	%f203, %f202;
	add.f32 	%f204, %f4, %f203;
	div.rn.f32 	%f205, %f204, %f109;
	sub.f32 	%f206, %f205, %f110;
	cvt.rmi.f32.f32	%f207, %f206;
	cvt.rzi.s32.f32	%r28, %f207;
	setp.lt.s32	%p17, %r28, %r49;
	setp.gt.s32	%p18, %r28, 0;
	and.pred  	%p19, %p17, %p18;
	@!%p19 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_16:
	add.s32 	%r97, %r28, %r163;
	cvta.to.global.u64 	%rd55, %rd11;
	mul.wide.s32 	%rd56, %r97, 4;
	add.s64 	%rd57, %rd55, %rd56;
	cvta.to.global.u64 	%rd58, %rd12;
	add.s64 	%rd59, %rd58, %rd56;
	ld.global.f32 	%f208, [%rd57];
	add.f32 	%f474, %f474, %f208;
	ld.global.f32 	%f209, [%rd59];
	add.f32 	%f475, %f475, %f209;
	fma.rn.f32 	%f476, %f208, %f208, %f476;
	fma.rn.f32 	%f477, %f209, %f209, %f477;
	add.s32 	%r168, %r168, 1;

BB0_17:
	ld.global.f32 	%f210, [%rd83+4];
	sub.f32 	%f211, %f210, %f1;
	ld.global.f32 	%f212, [%rd84+4];
	sub.f32 	%f213, %f212, %f2;
	mul.f32 	%f214, %f213, %f213;
	fma.rn.f32 	%f215, %f211, %f211, %f214;
	ld.global.f32 	%f216, [%rd85+4];
	sub.f32 	%f217, %f216, %f3;
	fma.rn.f32 	%f218, %f217, %f217, %f215;
	sqrt.rn.f32 	%f219, %f218;
	add.f32 	%f220, %f4, %f219;
	div.rn.f32 	%f221, %f220, %f109;
	sub.f32 	%f222, %f221, %f110;
	cvt.rmi.f32.f32	%f223, %f222;
	cvt.rzi.s32.f32	%r31, %f223;
	setp.lt.s32	%p20, %r31, %r49;
	setp.gt.s32	%p21, %r31, 0;
	and.pred  	%p22, %p20, %p21;
	@!%p22 bra 	BB0_19;
	bra.uni 	BB0_18;

BB0_18:
	add.s32 	%r98, %r31, %r162;
	cvta.to.global.u64 	%rd60, %rd11;
	mul.wide.s32 	%rd61, %r98, 4;
	add.s64 	%rd62, %rd60, %rd61;
	cvta.to.global.u64 	%rd63, %rd12;
	add.s64 	%rd64, %rd63, %rd61;
	ld.global.f32 	%f224, [%rd62];
	add.f32 	%f474, %f474, %f224;
	ld.global.f32 	%f225, [%rd64];
	add.f32 	%f475, %f475, %f225;
	fma.rn.f32 	%f476, %f224, %f224, %f476;
	fma.rn.f32 	%f477, %f225, %f225, %f477;
	add.s32 	%r168, %r168, 1;

BB0_19:
	ld.global.f32 	%f226, [%rd83+8];
	sub.f32 	%f227, %f226, %f1;
	ld.global.f32 	%f228, [%rd84+8];
	sub.f32 	%f229, %f228, %f2;
	mul.f32 	%f230, %f229, %f229;
	fma.rn.f32 	%f231, %f227, %f227, %f230;
	ld.global.f32 	%f232, [%rd85+8];
	sub.f32 	%f233, %f232, %f3;
	fma.rn.f32 	%f234, %f233, %f233, %f231;
	sqrt.rn.f32 	%f235, %f234;
	add.f32 	%f236, %f4, %f235;
	div.rn.f32 	%f237, %f236, %f109;
	sub.f32 	%f238, %f237, %f110;
	cvt.rmi.f32.f32	%f239, %f238;
	cvt.rzi.s32.f32	%r34, %f239;
	setp.lt.s32	%p23, %r34, %r49;
	setp.gt.s32	%p24, %r34, 0;
	and.pred  	%p25, %p23, %p24;
	@!%p25 bra 	BB0_21;
	bra.uni 	BB0_20;

BB0_20:
	add.s32 	%r99, %r34, %r164;
	cvta.to.global.u64 	%rd65, %rd11;
	mul.wide.s32 	%rd66, %r99, 4;
	add.s64 	%rd67, %rd65, %rd66;
	cvta.to.global.u64 	%rd68, %rd12;
	add.s64 	%rd69, %rd68, %rd66;
	ld.global.f32 	%f240, [%rd67];
	add.f32 	%f474, %f474, %f240;
	ld.global.f32 	%f241, [%rd69];
	add.f32 	%f475, %f475, %f241;
	fma.rn.f32 	%f476, %f240, %f240, %f476;
	fma.rn.f32 	%f477, %f241, %f241, %f477;
	add.s32 	%r168, %r168, 1;

BB0_21:
	ld.global.f32 	%f242, [%rd83+12];
	sub.f32 	%f243, %f242, %f1;
	ld.global.f32 	%f244, [%rd84+12];
	sub.f32 	%f245, %f244, %f2;
	mul.f32 	%f246, %f245, %f245;
	fma.rn.f32 	%f247, %f243, %f243, %f246;
	ld.global.f32 	%f248, [%rd85+12];
	sub.f32 	%f249, %f248, %f3;
	fma.rn.f32 	%f250, %f249, %f249, %f247;
	sqrt.rn.f32 	%f251, %f250;
	add.f32 	%f252, %f4, %f251;
	div.rn.f32 	%f253, %f252, %f109;
	sub.f32 	%f254, %f253, %f110;
	cvt.rmi.f32.f32	%f255, %f254;
	cvt.rzi.s32.f32	%r37, %f255;
	setp.lt.s32	%p26, %r37, %r49;
	setp.gt.s32	%p27, %r37, 0;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_22:
	add.s32 	%r100, %r37, %r165;
	cvta.to.global.u64 	%rd70, %rd11;
	mul.wide.s32 	%rd71, %r100, 4;
	add.s64 	%rd72, %rd70, %rd71;
	cvta.to.global.u64 	%rd73, %rd12;
	add.s64 	%rd74, %rd73, %rd71;
	ld.global.f32 	%f256, [%rd72];
	add.f32 	%f474, %f474, %f256;
	ld.global.f32 	%f257, [%rd74];
	add.f32 	%f475, %f475, %f257;
	fma.rn.f32 	%f476, %f256, %f256, %f476;
	fma.rn.f32 	%f477, %f257, %f257, %f477;
	add.s32 	%r168, %r168, 1;

BB0_23:
	add.s32 	%r165, %r165, %r18;
	add.s32 	%r164, %r164, %r18;
	add.s32 	%r163, %r163, %r18;
	add.s32 	%r162, %r162, %r18;
	add.s32 	%r159, %r159, 4;
	setp.lt.s32	%p29, %r159, %r48;
	add.s64 	%rd83, %rd83, 16;
	add.s64 	%rd84, %rd84, 16;
	add.s64 	%rd85, %rd85, 16;
	@%p29 bra 	BB0_15;

BB0_24:
	mov.f32 	%f500, 0f00000000;
	cvt.f64.f32	%fd1, %f476;
	setp.gt.f64	%p30, %fd1, 0d3EB0C6F7A0B5ED8D;
	cvt.f64.f32	%fd2, %f477;
	setp.gt.f64	%p31, %fd2, 0d3EB0C6F7A0B5ED8D;
	and.pred  	%p32, %p30, %p31;
	mov.f32 	%f501, %f500;
	@!%p32 bra 	BB0_48;
	bra.uni 	BB0_25;

BB0_25:
	mov.f32 	%f262, 0f3F800000;
	cvt.rzi.f32.f32	%f263, %f262;
	add.f32 	%f264, %f263, %f263;
	mov.f32 	%f265, 0f40000000;
	sub.f32 	%f266, %f265, %f264;
	abs.f32 	%f79, %f266;
	abs.f32 	%f80, %f474;
	setp.lt.f32	%p33, %f80, 0f00800000;
	mul.f32 	%f267, %f80, 0f4B800000;
	selp.f32	%f268, 0fC3170000, 0fC2FE0000, %p33;
	selp.f32	%f269, %f267, %f80, %p33;
	mov.b32 	 %r101, %f269;
	and.b32  	%r102, %r101, 8388607;
	or.b32  	%r103, %r102, 1065353216;
	mov.b32 	 %f270, %r103;
	shr.u32 	%r104, %r101, 23;
	cvt.rn.f32.u32	%f271, %r104;
	add.f32 	%f272, %f268, %f271;
	setp.gt.f32	%p34, %f270, 0f3FB504F3;
	mul.f32 	%f273, %f270, 0f3F000000;
	add.f32 	%f274, %f272, 0f3F800000;
	selp.f32	%f275, %f273, %f270, %p34;
	selp.f32	%f276, %f274, %f272, %p34;
	add.f32 	%f277, %f275, 0fBF800000;
	add.f32 	%f261, %f275, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f260,%f261;
	// inline asm
	add.f32 	%f278, %f277, %f277;
	mul.f32 	%f279, %f260, %f278;
	mul.f32 	%f280, %f279, %f279;
	mov.f32 	%f281, 0f3C4CAF63;
	mov.f32 	%f282, 0f3B18F0FE;
	fma.rn.f32 	%f283, %f282, %f280, %f281;
	mov.f32 	%f284, 0f3DAAAABD;
	fma.rn.f32 	%f285, %f283, %f280, %f284;
	mul.rn.f32 	%f286, %f285, %f280;
	mul.rn.f32 	%f287, %f286, %f279;
	sub.f32 	%f288, %f277, %f279;
	neg.f32 	%f289, %f279;
	add.f32 	%f290, %f288, %f288;
	fma.rn.f32 	%f291, %f289, %f277, %f290;
	mul.rn.f32 	%f292, %f260, %f291;
	add.f32 	%f293, %f287, %f279;
	sub.f32 	%f294, %f279, %f293;
	add.f32 	%f295, %f287, %f294;
	add.f32 	%f296, %f292, %f295;
	add.f32 	%f297, %f293, %f296;
	sub.f32 	%f298, %f293, %f297;
	add.f32 	%f299, %f296, %f298;
	mov.f32 	%f300, 0f3F317200;
	mul.rn.f32 	%f301, %f276, %f300;
	mov.f32 	%f302, 0f35BFBE8E;
	mul.rn.f32 	%f303, %f276, %f302;
	add.f32 	%f304, %f301, %f297;
	sub.f32 	%f305, %f301, %f304;
	add.f32 	%f306, %f297, %f305;
	add.f32 	%f307, %f299, %f306;
	add.f32 	%f308, %f303, %f307;
	add.f32 	%f309, %f304, %f308;
	sub.f32 	%f310, %f304, %f309;
	add.f32 	%f311, %f308, %f310;
	mul.rn.f32 	%f312, %f265, %f309;
	neg.f32 	%f313, %f312;
	fma.rn.f32 	%f314, %f265, %f309, %f313;
	fma.rn.f32 	%f315, %f265, %f311, %f314;
	mov.f32 	%f316, 0f00000000;
	fma.rn.f32 	%f317, %f316, %f309, %f315;
	add.rn.f32 	%f318, %f312, %f317;
	neg.f32 	%f319, %f318;
	add.rn.f32 	%f320, %f312, %f319;
	add.rn.f32 	%f321, %f320, %f317;
	mov.b32 	 %r105, %f318;
	setp.eq.s32	%p35, %r105, 1118925336;
	add.s32 	%r106, %r105, -1;
	mov.b32 	 %f322, %r106;
	add.f32 	%f323, %f321, 0f37000000;
	selp.f32	%f324, %f322, %f318, %p35;
	selp.f32	%f81, %f323, %f321, %p35;
	mul.f32 	%f325, %f324, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f326, %f325;
	mov.f32 	%f327, 0fBF317200;
	fma.rn.f32 	%f328, %f326, %f327, %f324;
	mov.f32 	%f329, 0fB5BFBE8E;
	fma.rn.f32 	%f330, %f326, %f329, %f328;
	mul.f32 	%f331, %f330, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f332, %f331;
	add.f32 	%f333, %f326, 0f00000000;
	ex2.approx.f32 	%f334, %f333;
	mul.f32 	%f335, %f332, %f334;
	setp.lt.f32	%p36, %f324, 0fC2D20000;
	selp.f32	%f336, 0f00000000, %f335, %p36;
	setp.gt.f32	%p37, %f324, 0f42D20000;
	selp.f32	%f494, 0f7F800000, %f336, %p37;
	setp.eq.f32	%p38, %f494, 0f7F800000;
	@%p38 bra 	BB0_27;

	fma.rn.f32 	%f494, %f494, %f81, %f494;

BB0_27:
	setp.lt.f32	%p39, %f474, 0f00000000;
	setp.eq.f32	%p40, %f79, 0f3F800000;
	and.pred  	%p1, %p39, %p40;
	mov.b32 	 %r107, %f494;
	xor.b32  	%r108, %r107, -2147483648;
	mov.b32 	 %f337, %r108;
	selp.f32	%f496, %f337, %f494, %p1;
	setp.eq.f32	%p41, %f474, 0f00000000;
	@%p41 bra 	BB0_30;
	bra.uni 	BB0_28;

BB0_30:
	add.f32 	%f340, %f474, %f474;
	selp.f32	%f496, %f340, 0f00000000, %p40;
	bra.uni 	BB0_31;

BB0_28:
	setp.geu.f32	%p42, %f474, 0f00000000;
	@%p42 bra 	BB0_31;

	mov.f32 	%f447, 0f40000000;
	cvt.rzi.f32.f32	%f339, %f447;
	setp.neu.f32	%p43, %f339, 0f40000000;
	selp.f32	%f496, 0f7FFFFFFF, %f496, %p43;

BB0_31:
	add.f32 	%f341, %f80, 0f40000000;
	mov.b32 	 %r109, %f341;
	setp.lt.s32	%p45, %r109, 2139095040;
	@%p45 bra 	BB0_36;

	setp.gtu.f32	%p46, %f80, 0f7F800000;
	@%p46 bra 	BB0_35;
	bra.uni 	BB0_33;

BB0_35:
	add.f32 	%f496, %f474, 0f40000000;
	bra.uni 	BB0_36;

BB0_33:
	setp.neu.f32	%p47, %f80, 0f7F800000;
	@%p47 bra 	BB0_36;

	selp.f32	%f496, 0fFF800000, 0f7F800000, %p1;

BB0_36:
	mov.f32 	%f445, 0fB5BFBE8E;
	mov.f32 	%f444, 0fBF317200;
	mov.f32 	%f443, 0f00000000;
	mov.f32 	%f442, 0f35BFBE8E;
	mov.f32 	%f441, 0f3F317200;
	mov.f32 	%f440, 0f3DAAAABD;
	mov.f32 	%f439, 0f3C4CAF63;
	mov.f32 	%f438, 0f3B18F0FE;
	mov.f32 	%f437, 0f40000000;
	setp.eq.f32	%p48, %f474, 0f3F800000;
	selp.f32	%f344, 0f3F800000, %f496, %p48;
	div.rn.f32 	%f345, %f344, %f476;
	cvt.rn.f32.s32	%f92, %r168;
	div.rn.f32 	%f346, %f345, %f92;
	add.f32 	%f500, %f346, 0f00000000;
	abs.f32 	%f94, %f475;
	setp.lt.f32	%p49, %f94, 0f00800000;
	mul.f32 	%f347, %f94, 0f4B800000;
	selp.f32	%f348, 0fC3170000, 0fC2FE0000, %p49;
	selp.f32	%f349, %f347, %f94, %p49;
	mov.b32 	 %r110, %f349;
	and.b32  	%r111, %r110, 8388607;
	or.b32  	%r112, %r111, 1065353216;
	mov.b32 	 %f350, %r112;
	shr.u32 	%r113, %r110, 23;
	cvt.rn.f32.u32	%f351, %r113;
	add.f32 	%f352, %f348, %f351;
	setp.gt.f32	%p50, %f350, 0f3FB504F3;
	mul.f32 	%f353, %f350, 0f3F000000;
	add.f32 	%f354, %f352, 0f3F800000;
	selp.f32	%f355, %f353, %f350, %p50;
	selp.f32	%f356, %f354, %f352, %p50;
	add.f32 	%f357, %f355, 0fBF800000;
	add.f32 	%f343, %f355, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f342,%f343;
	// inline asm
	add.f32 	%f358, %f357, %f357;
	mul.f32 	%f359, %f342, %f358;
	mul.f32 	%f360, %f359, %f359;
	fma.rn.f32 	%f363, %f438, %f360, %f439;
	fma.rn.f32 	%f365, %f363, %f360, %f440;
	mul.rn.f32 	%f366, %f365, %f360;
	mul.rn.f32 	%f367, %f366, %f359;
	sub.f32 	%f368, %f357, %f359;
	neg.f32 	%f369, %f359;
	add.f32 	%f370, %f368, %f368;
	fma.rn.f32 	%f371, %f369, %f357, %f370;
	mul.rn.f32 	%f372, %f342, %f371;
	add.f32 	%f373, %f367, %f359;
	sub.f32 	%f374, %f359, %f373;
	add.f32 	%f375, %f367, %f374;
	add.f32 	%f376, %f372, %f375;
	add.f32 	%f377, %f373, %f376;
	sub.f32 	%f378, %f373, %f377;
	add.f32 	%f379, %f376, %f378;
	mul.rn.f32 	%f381, %f356, %f441;
	mul.rn.f32 	%f383, %f356, %f442;
	add.f32 	%f384, %f381, %f377;
	sub.f32 	%f385, %f381, %f384;
	add.f32 	%f386, %f377, %f385;
	add.f32 	%f387, %f379, %f386;
	add.f32 	%f388, %f383, %f387;
	add.f32 	%f389, %f384, %f388;
	sub.f32 	%f390, %f384, %f389;
	add.f32 	%f391, %f388, %f390;
	mul.rn.f32 	%f393, %f437, %f389;
	neg.f32 	%f394, %f393;
	fma.rn.f32 	%f395, %f437, %f389, %f394;
	fma.rn.f32 	%f396, %f437, %f391, %f395;
	fma.rn.f32 	%f398, %f443, %f389, %f396;
	add.rn.f32 	%f399, %f393, %f398;
	neg.f32 	%f400, %f399;
	add.rn.f32 	%f401, %f393, %f400;
	add.rn.f32 	%f402, %f401, %f398;
	mov.b32 	 %r114, %f399;
	setp.eq.s32	%p51, %r114, 1118925336;
	add.s32 	%r115, %r114, -1;
	mov.b32 	 %f403, %r115;
	add.f32 	%f404, %f402, 0f37000000;
	selp.f32	%f405, %f403, %f399, %p51;
	selp.f32	%f95, %f404, %f402, %p51;
	mul.f32 	%f406, %f405, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f407, %f406;
	fma.rn.f32 	%f409, %f407, %f444, %f405;
	fma.rn.f32 	%f411, %f407, %f445, %f409;
	mul.f32 	%f412, %f411, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f413, %f412;
	add.f32 	%f414, %f407, 0f00000000;
	ex2.approx.f32 	%f415, %f414;
	mul.f32 	%f416, %f413, %f415;
	setp.lt.f32	%p52, %f405, 0fC2D20000;
	selp.f32	%f417, 0f00000000, %f416, %p52;
	setp.gt.f32	%p53, %f405, 0f42D20000;
	selp.f32	%f497, 0f7F800000, %f417, %p53;
	setp.eq.f32	%p54, %f497, 0f7F800000;
	@%p54 bra 	BB0_38;

	fma.rn.f32 	%f497, %f497, %f95, %f497;

BB0_38:
	setp.lt.f32	%p55, %f475, 0f00000000;
	and.pred  	%p2, %p55, %p40;
	mov.b32 	 %r116, %f497;
	xor.b32  	%r117, %r116, -2147483648;
	mov.b32 	 %f418, %r117;
	selp.f32	%f499, %f418, %f497, %p2;
	setp.eq.f32	%p57, %f475, 0f00000000;
	@%p57 bra 	BB0_41;
	bra.uni 	BB0_39;

BB0_41:
	add.f32 	%f421, %f475, %f475;
	selp.f32	%f499, %f421, 0f00000000, %p40;
	bra.uni 	BB0_42;

BB0_39:
	setp.geu.f32	%p58, %f475, 0f00000000;
	@%p58 bra 	BB0_42;

	mov.f32 	%f446, 0f40000000;
	cvt.rzi.f32.f32	%f420, %f446;
	setp.neu.f32	%p59, %f420, 0f40000000;
	selp.f32	%f499, 0f7FFFFFFF, %f499, %p59;

BB0_42:
	add.f32 	%f422, %f94, 0f40000000;
	mov.b32 	 %r118, %f422;
	setp.lt.s32	%p61, %r118, 2139095040;
	@%p61 bra 	BB0_47;

	setp.gtu.f32	%p62, %f94, 0f7F800000;
	@%p62 bra 	BB0_46;
	bra.uni 	BB0_44;

BB0_46:
	add.f32 	%f499, %f475, 0f40000000;
	bra.uni 	BB0_47;

BB0_44:
	setp.neu.f32	%p63, %f94, 0f7F800000;
	@%p63 bra 	BB0_47;

	selp.f32	%f499, 0fFF800000, 0f7F800000, %p2;

BB0_47:
	setp.eq.f32	%p64, %f475, 0f3F800000;
	selp.f32	%f423, 0f3F800000, %f499, %p64;
	div.rn.f32 	%f424, %f423, %f477;
	div.rn.f32 	%f425, %f424, %f92;
	add.f32 	%f501, %f425, 0f00000000;

BB0_48:
	ld.param.u64 	%rd78, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_0];
	mov.u32 	%r146, %tid.x;
	mov.u32 	%r145, %ctaid.x;
	mov.u32 	%r144, %ntid.x;
	mad.lo.s32 	%r143, %r144, %r145, %r146;
	ld.param.u32 	%r142, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_8];
	mov.u32 	%r141, %tid.y;
	mov.u32 	%r140, %ctaid.y;
	mov.u32 	%r139, %ntid.y;
	mad.lo.s32 	%r138, %r139, %r140, %r141;
	ld.param.u32 	%r137, [_Z26ThreeD_NLOS_Phasor_GeneralPfS_S_S_S_S_ffiiifiif_param_9];
	mov.u32 	%r136, %tid.z;
	mov.u32 	%r135, %ctaid.z;
	mov.u32 	%r134, %ntid.z;
	mad.lo.s32 	%r133, %r134, %r135, %r136;
	mul.f32 	%f426, %f501, %f501;
	fma.rn.f32 	%f427, %f500, %f500, %f426;
	sqrt.rn.f32 	%f428, %f427;
	mul.f32 	%f429, %f475, %f475;
	fma.rn.f32 	%f430, %f474, %f474, %f429;
	sqrt.rn.f32 	%f431, %f430;
	mul.f32 	%f432, %f428, %f431;
	mad.lo.s32 	%r127, %r133, %r137, %r138;
	mad.lo.s32 	%r132, %r127, %r142, %r143;
	cvta.to.global.u64 	%rd75, %rd78;
	mul.wide.s32 	%rd76, %r132, 4;
	add.s64 	%rd77, %rd75, %rd76;
	st.global.f32 	[%rd77], %f432;
	ret;
}


