#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f8c29f06bd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8c29f06d40 .scope module, "tb_full_adder" "tb_full_adder" 3 1;
 .timescale 0 0;
v0x7f8c29f1a310_0 .var "A", 0 0;
v0x7f8c29f1a3a0_0 .var "B", 0 0;
v0x7f8c29f1a430_0 .var "carry_in", 0 0;
v0x7f8c29f1a500_0 .net "carry_out", 0 0, L_0x7f8c29f1acb0;  1 drivers
v0x7f8c29f1a5b0_0 .net "sum_bit", 0 0, L_0x7f8c29f1a7b0;  1 drivers
S_0x7f8c29f09e20 .scope module, "uut" "full_adder" 3 7, 4 1 0, S_0x7f8c29f06d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum_bit";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x7f8c29f1a680 .functor XOR 1, v0x7f8c29f1a310_0, v0x7f8c29f1a3a0_0, C4<0>, C4<0>;
L_0x7f8c29f1a7b0 .functor XOR 1, L_0x7f8c29f1a680, v0x7f8c29f1a430_0, C4<0>, C4<0>;
L_0x7f8c29f1a8a0 .functor AND 1, v0x7f8c29f1a310_0, v0x7f8c29f1a3a0_0, C4<1>, C4<1>;
L_0x7f8c29f1a910 .functor AND 1, v0x7f8c29f1a3a0_0, v0x7f8c29f1a430_0, C4<1>, C4<1>;
L_0x7f8c29f1aa20 .functor OR 1, L_0x7f8c29f1a8a0, L_0x7f8c29f1a910, C4<0>, C4<0>;
L_0x7f8c29f1ab40 .functor AND 1, v0x7f8c29f1a310_0, v0x7f8c29f1a430_0, C4<1>, C4<1>;
L_0x7f8c29f1acb0 .functor OR 1, L_0x7f8c29f1aa20, L_0x7f8c29f1ab40, C4<0>, C4<0>;
v0x7f8c29f08180_0 .net "A", 0 0, v0x7f8c29f1a310_0;  1 drivers
v0x7f8c29f19c10_0 .net "B", 0 0, v0x7f8c29f1a3a0_0;  1 drivers
v0x7f8c29f19cb0_0 .net *"_ivl_0", 0 0, L_0x7f8c29f1a680;  1 drivers
v0x7f8c29f19d50_0 .net *"_ivl_10", 0 0, L_0x7f8c29f1ab40;  1 drivers
v0x7f8c29f19e00_0 .net *"_ivl_4", 0 0, L_0x7f8c29f1a8a0;  1 drivers
v0x7f8c29f19ef0_0 .net *"_ivl_6", 0 0, L_0x7f8c29f1a910;  1 drivers
v0x7f8c29f19fa0_0 .net *"_ivl_8", 0 0, L_0x7f8c29f1aa20;  1 drivers
v0x7f8c29f1a050_0 .net "carry_in", 0 0, v0x7f8c29f1a430_0;  1 drivers
v0x7f8c29f1a0f0_0 .net "carry_out", 0 0, L_0x7f8c29f1acb0;  alias, 1 drivers
v0x7f8c29f1a200_0 .net "sum_bit", 0 0, L_0x7f8c29f1a7b0;  alias, 1 drivers
    .scope S_0x7f8c29f06d40;
T_0 ;
    %vpi_call/w 3 18 "$dumpfile", "full_adder.vcd" {0 0 0};
    %vpi_call/w 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8c29f06d40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c29f1a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c29f1a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c29f1a430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8c29f1a430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8c29f1a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c29f1a430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8c29f1a430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8c29f1a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c29f1a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c29f1a430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8c29f1a430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8c29f1a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c29f1a430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8c29f1a430_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "full_adder_tb.v";
    "full_adder.v";
