<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Limitations</title><link rel="Prev" href="LPF_changes.htm" title="Previous" /><link rel="Next" href="using_unlicensed_IP.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/la_inserter.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pEmDnAEp2zKgzNAytYBzX9A" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/On-Chip%20Debugging/limitations.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="debugging_on_chip.htm#1230997">Testing and Debugging On-Chip</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="creating_Reveal_modules.htm#1230997">Creating Reveal Modules</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="About_Reveal_Inserter.htm#1230997">About Reveal Inserter</a> &gt; Limitations</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1230997" class="Heading3"><span></span>Limitations</h4><p id="ww1224205" class="BodyAfterHead"><span></span>Reveal Inserter has the following limitations:</p><h5 id="ww1224207" class="HeadingRunIn"><span></span>Unsupported VHDL and Verilog Features in Reveal Inserter</h5><p id="ww1224209" class="BodyAfterHead"><span></span>The following features that are valid in the VHDL and Verilog languages are not supported in Reveal Inserter:</p><div id="ww1224210" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Array types of two dimensions or more are not shown in the port or node section.</div><div id="ww1224211" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Undeclared wires attached to instantiated component instances are not shown in the hierarchical design tree. You must declare these wires explicitly if you want to trace or trigger with them.</div><div id="ww1224212" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Variables used in conditional statements like if-then-else statements are not available for tracing and triggering.</div><div id="ww1224213" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Variables used in selection statements like the case statement are not available for tracing and triggering.</div><div id="ww1224214" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>If function calls are used in the array declaration, the actual size of the array is unknown to Reveal Inserter.</div><div id="ww1224215" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Entity and architecture of the same design cannot be in different files.</div><div id="ww1224216" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>In Verilog, you must explicitly declare variables at the very beginning of a module body to avoid obtaining different results from various synthesis tools.</div><div id="ww1224217" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>In VHDL, you must declare synthesis attributes within an entity, not within an architecture, to avoid obtaining different results from various synthesis tools.</div><div id="ww1227877" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Signals used in VHDL “generate” statements are not available for tracing and triggering.</div><div id="ww1227878" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Signals that are VHDL user-defined enumerated types, integer type, or Boolean type are not available for tracing and triggering.</div><h5 id="ww1224219" class="HeadingRunIn"><span></span>Syn_keep and Preserve_signal Attributes</h5><p id="ww1224220" class="Body"><span></span>In VHDL, always define the syn_keep and preserve_signal attributes as Boolean types when you declare them in your design. Synplify defines them as Boolean types, and Reveal Inserter will issue an error message if you define them as strings.</p><h5 id="ww1227823" class="HeadingRunIn"><span></span>Signals Implemented as Hard Routes</h5><p id="ww1228997" class="BodyAfterHead"><span></span>Signals that are implemented as hard routes in the FPGA instead of using the routing fabric are not available for tracing or triggering. Examples are connections to IB and OB components. Many common hard routes are automatically shown as unavailable in Reveal Inserter, but some are not. If you select a signal for tracing or triggering that is implemented as a hard route, an error will occur during the synthesis, mapping, placement, or routing steps.</p><h5 id="ww1224222" class="HeadingRunIn"><span></span>Dangling or Unconnected Nets</h5><p id="ww1233664" class="BodyAfterHead"><span></span>Dangling, or unconnected, nets in Verilog or VHDL code are available for use with Reveal Inserter. However, if you are using EDIF files as your source, dangling nets are probably not available because synthesis tools, which produce EDIF files, normally optimize out dangling logic.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>