----------------------------------------
Report  : report_design_physical
          -all
          -floorplan
          -netlist
          -route
          -utilization
          -design_setup
Date    : Sun Mar 15 19:35:14 2020
Version : M-2016.12-SP5-3
--------------------------------------------------------------------------------
                            DESIGN SETUP INFORMATION
--------------------------------------------------------------------------------
Host Name             : linuxsrv01.ece.uw.edu
Working Directory     : /home/jlewis24/final_project/ee477-chip
Library Name          : bp_softcore_mwlib
Cell Name             : chip_finish_icc.CEL;1
Library settings      :
  Search Path      : .
                     ./rm_icc_scripts
                     ./rm_icc_zrt_scripts
                     ./rm_icc_dp_scripts
                     /home/jlewis24/final_project/ee477-chip/mk/../scripts/dc
                     /home/jlewis24/final_project/ee477-chip/mk/../scripts/icc
                     /home/jlewis24/final_project/ee477-chip/mk/../scripts/pt
                     /home/lab.apps/vlsiapps/icc/M-2016.12-SP5-3/icc/M-2016.12-SP5-3/libraries/syn
                     /home/lab.apps/vlsiapps/icc/M-2016.12-SP5-3/icc/M-2016.12-SP5-3/minpower/syn
                     /home/lab.apps/vlsiapps/icc/M-2016.12-SP5-3/icc/M-2016.12-SP5-3/dw/syn_ver
                     /home/lab.apps/vlsiapps/icc/M-2016.12-SP5-3/icc/M-2016.12-SP5-3/dw/sim_ver
  Target Libraries : /home/projects/vlsi/common/ee477/kits/wi18/saed-90nm/stdview/stdcells.db
  Link Libraries   : *
                     /home/projects/vlsi/common/ee477/kits/wi18/saed-90nm/stdview/stdcells.db
                     /home/jlewis24/final_project/ee477-chip/mk/../memories/saed90_8x64_1P_bit/saed90_8x64_1P_bit.db
                     /home/jlewis24/final_project/ee477-chip/mk/../memories/saed90_64x32_2P/saed90_64x32_2P.db
                     /home/jlewis24/final_project/ee477-chip/mk/../memories/saed90_64x512_1P_BM/saed90_64x512_1P_BM.db
                     /home/jlewis24/final_project/ee477-chip/mk/../memories/saed90_248x64_1P_bit/saed90_248x64_1P_bit.db
                     /home/jlewis24/final_project/ee477-chip/mk/../memories/saed90_16x64_1P_bit/saed90_16x64_1P_bit.db
                     /home/projects/vlsi/common/ee477/kits/wi18/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/clock_gating/saed90nm_typ_cg.db
  MW Ref Libraries : /home/projects/vlsi/common/ee477/kits/wi18/saed-90nm/pkgs/SAED_EDK90nm_01252011/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm_fr
                     /home/jlewis24/final_project/ee477-chip/memories/saed90_8x64_1P_bit/ref_lib/saed90_8x64_1P_bit.mw
                     /home/jlewis24/final_project/ee477-chip/memories/saed90_64x32_2P/ref_lib/saed90_64x32_2P.mw
                     /home/jlewis24/final_project/ee477-chip/memories/saed90_64x512_1P_BM/ref_lib/saed90_64x512_1P_BM.mw
                     /home/jlewis24/final_project/ee477-chip/memories/saed90_248x64_1P_bit/ref_lib/saed90_248x64_1P_bit.mw
                     /home/jlewis24/final_project/ee477-chip/memories/saed90_16x64_1P_bit/ref_lib/saed90_16x64_1P_bit.mw

Units                 :
                   Library   Milkyway  TechFile
    Time              ns        ns        ns
    Capacitance       fF        -         pF
    Resitance         MOhm      -         kOhm
    Power             -         -         pW
    Current           uA        uA        uA
    Voltage           V         V         V
--------------------------------------------------------------------------------
                              NETLIST INFORMATION
--------------------------------------------------------------------------------

CELL INSTANCE SECTION
---------------------
 Cell Instance Type       Count           Area     Sites
TOTAL LEAF CELLS         330430     4043669.71 unit:4404974 
  Standard  Cells        330408     2366419.97 unit:2567730 
  Antenna Cells               0           0.00 --
  STD Filler Cells            0           0.00 --
  Macro Cells                22     1677249.74 unit:1837244 
    Block                     0           0.00 --
    HardMacros               22     1677249.74 unit:1837244 
    SoftMacros                0           0.00 --
    physBlackBox              0           0.00 --
    SoftFixed IO              0           0.00 --
  IOPad  Cells                0           0.00 --
    Pad Filler Cells          0           0.00 --
    FC Pad                    0           0.00 --
  Cover Cells                 0           0.00 --
  FC Driver Cells             0           0.00 --
  Chip Cells                  0           0.00 --
  Tap Cells                   0           0.00 --
  CornerPad Cells             0           0.00 --
  SpecialVia Cells            0           0.00 --
  StackVia Cells              0           0.00 --
  Other  Cells                0           0.00 --

  Spare Cells                 0           0.00 --
  Special cells               0           0.00 --
    Level Shifters            0           0.00 --
    Isolation                 0           0.00 --
    Switch                    0           0.00 --
    AlwaysOn                  0           0.00 --
    TieOff Cells              0           0.00 --

  NORMAL CELLS            72050     2635853.82 unit:2877396 
  PHYSONLY CELLS         258380     1407815.88 unit:1527578 
    STD Filler Cells          0           0.00 --
    PGPin Only Cells     258380     1407815.88 unit:1527578 

  Combinational           57104      587150.44 unit:637099 
  Sequential              14946     2048703.39 unit:2240297 
  Others                      0           0.00 --

  Buffers                  5258       63784.86 unit:69211 
  Inverters                4148       33012.63 unit:35821 
  Inverters/Buffers        9406       96797.49 unit:105032 
  Latches                     0           0.00 --
  Flipflops               14924      371453.64 unit:403053 

  DoubleHeight                0           0.00 --
  TripleHeight                0           0.00 --
  MoreThanTriple              0           0.00 --

LogicalBlackBox cells         0           0.00 --

NET INFORMATION
---------------
NetType        Count FloatingNets      Vias  Nets/Cells
Signal         75059          721    798615      0.227
Power              1            0        12      0.000
Ground             1            0        12      0.000
TieLow            39           39        99      0.000
TieHigh          925          925        14      0.003
Others           129            0     67274      0.000
Total          76154         1685    866026      0.230
Feedthru           0            0         0      0.000

NET FANOUT AND PINCOUNT STATISTICS
----------------------------------
FanOut         NetCount    NetPins        NetCount
Less than 2       47377    Less than 2        1672
2                 17714    2                 45705
3                  3359    3                 17716
4                  3646    4                  3357
5                   313    5                  3646
6-10               1820    6-10               2039
11-20               529    11-20               607
21-30               217    21-30               209
31-50               998    31-50               998
51-100               87    51-100              111
101-500              92    101-500              92
501-1000              0    501-1000              0
>1000                 0    >1000                 0

PORT and PIN INFORMATION
------------------------
Type     Total    Input   Output    INOUT  3-st    Power   Ground  Uncon Pin/net Pin/STDcell
Leaf    943616   193822    88934   660860     0   330430   330430 14892   12.39      2.86
Macro     4316     2600     1672       44     0       22       22     2    0.06    196.18
Ports     2292     1146     1144        2     0        1        1    28       -         -

MASTER INSTANTIATION INFORMATION
--------------------------------
No. of Masters Used: 89
Name                Type  InstCnt    LKgPwr  Height   Width     PinDens SiteName
SHFILL3             std    211781              2.88    0.96      0.7234 unit
SHFILL1             std     20653              2.88    0.32      2.1701 unit
SHFILL2             std     18383              2.88    0.64      1.0851 unit
MUX21X1             std     15866 83300.359    2.88    3.84      0.5425 unit
DFFX1               std     14909 140823.703
                                               2.88    8.64      0.2411 unit
AO22X1              std     13550 63182.500    2.88    4.16      0.5843 unit
SHFILL128           std      5481              2.88   40.96      0.0170 unit
NBUFFX2             std      3977 40719.719    2.88    1.92      0.7234 unit
NAND2X0             std      3686 38742.410    2.88    1.92      0.9042 unit
INVX0               std      3175 25413.820    2.88    1.92      0.7234 unit
AND2X1              std      3021 56926.770    2.88    2.56      0.6782 unit
NOR2X0              std      2790 35280.500    2.88    1.92      0.9042 unit
SHFILL64            std      2082              2.88   20.48      0.0339 unit
NOR4X0              std      1691 48421.648    2.88    3.20      0.7595 unit
NAND4X0             std      1219 114436.898
                                               2.88    2.88      0.8439 unit
AO222X1             std       686 69029.430    2.88    5.12      0.6104 unit
XNOR2X1             std       647 82874.438    2.88    4.80      0.3617 unit
OR2X1               std       644 58361.301    2.88    2.56      0.6782 unit
OA22X1              std       496 63813.160    2.88    3.84      0.6330 unit
NBUFFX32            std       480 445035.312
                                               2.88   19.20      0.0723 unit
NBUFFX8             std       427 104232.797
                                               2.88    5.12      0.2713 unit
OR4X1               std       406 64943.410    2.88    3.52      0.6905 unit
NBUFFX16            std       311 204079.000
                                               2.88    9.28      0.1497 unit
OA21X1              std       295 58174.328    2.88    3.20      0.6510 unit
AO21X1              std       291 59356.102    2.88    3.52      0.5919 unit
XOR2X1              std       282 89835.469    2.88    4.80      0.3617 unit
AOI22X1             std       241 89749.391    2.88    4.48      0.5425 unit
NAND3X0             std       209 91514.172    2.88    2.56      0.8138 unit
INVX8               std       195 418709.406
                                               2.88    5.12      0.2713 unit
INVX2               std       179 104679.203
                                               2.88    2.24      0.6200 unit
AO221X1             std       173 65205.121    2.88    4.48      0.6200 unit
NAND2X1             std       171 78585.352    2.88    1.92      0.9042 unit
INVX1               std       168 52340.102    2.88    2.24      0.6200 unit
INVX4               std       163 209355.703
                                               2.88    3.20      0.4340 unit
HADDX1              std       161 114777.703
                                               2.88    5.44      0.3830 unit
FADDX1              std       149 159159.594
                                               2.88   10.24      0.2374 unit
AND3X1              std       145 59411.602    2.88    2.88      0.7234 unit
NOR3X0              std       144 48439.371    2.88    2.88      0.7234 unit
INVX16              std       125 837424.375
                                               2.88    8.96      0.1550 unit
OAI21X1             std       119 88240.156    2.88    3.84      0.5425 unit
INVX32              std       108 1674824.000
                                               2.88   16.32      0.0851 unit
OA221X1             std       105 71517.531    2.88    4.48      0.6200 unit
NAND2X2             std        63 157172.203
                                               2.88    3.20      0.5425 unit
NBUFFX4             std        62 53558.441    2.88    3.52      0.3946 unit
AOI21X1             std        59 86423.453    2.88    4.16      0.5008 unit
AND4X1              std        43 63451.641    2.88    3.52      0.6905 unit
OAI22X1             std        41 98691.023    2.88    4.48      0.5425 unit
AND2X2              std        34 108073.102
                                               2.88    2.88      0.6028 unit
NOR2X1              std        30 49424.141    2.88    2.24      0.7750 unit
NOR2X2              std        29 62885.871    2.88    3.20      0.5425 unit
MUX21X2             std        25 134878.094
                                               2.88    4.48      0.4650 unit
AOI222X1            std        17 109880.500
                                               2.88    5.44      0.5744 unit
OAI222X1            std        16 94702.359    2.88    5.44      0.5744 unit
IBUFFX4             std        16 235516.094
                                               2.88    4.48      0.3100 unit
NOR2X4              std        15 125772.102
                                               2.88    5.12      0.3391 unit
DFFX2               std        15 206368.797
                                               2.88   10.88      0.1915 unit
OR2X2               std        15 110618.297
                                               2.88    3.20      0.5425 unit
OR3X1               std        14 62566.211    2.88    3.20      0.6510 unit
MUX41X1             std        13 84198.359    2.88    8.00      0.3906 unit
NAND3X1             std        12 102554.398
                                               2.88    4.16      0.5008 unit
AOI221X1            std        10 102492.797
                                               2.88    5.12      0.5425 unit
XNOR2X2             std        10 129075.203
                                               2.88    5.44      0.3191 unit
IBUFFX2             std        10 131684.797
                                               2.88    3.52      0.3946 unit
NAND2X4             std         8 314345.688
                                               2.88    5.12      0.3391 unit
NAND3X2             std         8 155091.000
                                               2.88    4.48      0.4650 unit
NOR4X1              std         7 119171.102
                                               2.88    5.44      0.4468 unit
NAND4X1             std         7 161902.203
                                               2.88    4.48      0.5425 unit
XOR3X1              std         5 168382.703
                                               2.88    7.68      0.2713 unit
OR4X2               std         5 119479.297
                                               2.88    4.16      0.5843 unit
OR3X2               std         5 115956.797
                                               2.88    3.84      0.5425 unit
IBUFFX16            std         5 861120.500
                                               2.88   10.88      0.1277 unit
IBUFFX8             std         4 441872.594
                                               2.88    6.40      0.2170 unit
NOR3X1              std         4 104545.398
                                               2.88    4.16      0.5008 unit
AND3X2              std         3 109738.102
                                               2.88    3.52      0.5919 unit
OA21X2              std         3 111685.703
                                               2.88    3.84      0.5425 unit
XNOR3X1             std         2 184973.906
                                               2.88    7.68      0.2713 unit
OR2X4               std         2 216337.406
                                               2.88    4.16      0.4173 unit
XOR2X2              std         1 141002.703
                                               2.88    5.44      0.3191 unit
OAI21X2             std         1 139790.594
                                               2.88    4.16      0.5008 unit
OA221X2             std         1 118595.398
                                               2.88    5.12      0.5425 unit
NOR3X2              std         1 157621.797
                                               2.88    4.80      0.4340 unit
AO22X2              std         1 114795.602
                                               2.88    4.48      0.5425 unit
OAI221X1            std         1 101722.203
                                               2.88    5.12      0.5425 unit
DELLN1X2            std         1 121283.703
                                               2.88    5.12      0.2713 unit
saed90_64x512_1P_BM macro      16 98404400.000
                                             151.04  561.92      0.0018 unit
saed90_64x32_2P     macro       2 17166900.000
                                             129.28  108.80      0.0104 unit
saed90_248x64_1P_bit
                    macro       2 62029000.000
                                             263.68  544.00      0.0053 unit
saed90_16x64_1P_bit macro       1 6510350.000
                                              75.52   37.12      0.0214 unit
saed90_8x64_1P_bit  macro       1 3626860.000
                                              39.68   37.12      0.0244 unit
--------------------------------------------------------------------------------
                             FLOORPLAN INFORMATION
--------------------------------------------------------------------------------
SITE ROW INFORMATION
--------------------
Site Type     Hrows     Vrows      Tiles        Width      Height   Row area
unit            521         0    4477474         0.32        2.88   4126440.04

CHIP AND CORE INFORMATION
-------------------------
               Width         Height               Area
Core        2750.080       1500.480        4126440.038
Chip        2769.920       1519.520        4208948.838

ROUTE GUIDE SECTION
-------------------
No route guide exists

VOLTAGE AREA SECTION
--------------------
No voltage area exists

PLAN GROUP SECTION
------------------
No plan group exists

EXCL MOVEBOUND SECTION
----------------------
No exclusive movebound exists

HARD/SOFT MOVEBOUND SECTION
---------------------------
No hard/soft movebound exists

GROUP BOUND SECTION
-------------------
No group bound exists

RP GROUP SECTION
----------------
No rp group exists

POWER DOMAIN SECTION
--------------------
No power domain exists

LAYER SECTION
-------------
Name    Dir     Ign           Pitch   Spacing     Width
M1      Hor     NO            0.320     0.140     0.140
M2      Ver     NO            0.320     0.160     0.160
M3      Hor     NO            0.320     0.160     0.160
M4      Ver     NO            0.320     0.160     0.160
M5      Hor     NO            0.320     0.160     0.160
M6      Ver     NO            0.320     0.160     0.160
M7      Hor     NO            0.320     0.160     0.160
M8      Ver     NO            0.320     0.160     0.160
M9      Hor     NO            0.900     0.450     0.450
--------------------------------------------------------------------------------
                            UTILIZATION INFORMATION
--------------------------------------------------------------------------------
BLOCKAGES SECTION
-----------------
BLK Type           Count Islands  Area(um^2)    AreaOutsideCore(um^2)
                                                         BlockedSites            BlockedSites(unit)
Hard Placement Blockage
                       0       0        0.00        0.00 ---                     0
Soft Placement Blockage
                       0       0        0.00        0.00 ---                     ---
Partial Placement Blockage
                       0       0        0.00        0.00 ---                     ---
Macro Cell            22      22  1677249.74        0.00 unit:1827812            1827812
Pad Cell               0       0        0.00        0.00 ---                     0
Fixed Standard Cell
                     128     127     2205.39        0.00 unit:2393               2392
Hard Keepout Margin Derived
                      22       2    79574.63        0.00 unit:96840              96840
Soft Keepout Margin Derived
                       0       0        0.00        0.00 ---                     ---
Complete PNet        ---     ---        0.00        0.00 ---                     0
Partial PNet         ---     ---        0.00        0.00 ---                     ---
Voltage Area Guardband
                       0       0        0.00        0.00 ---                     0
Exclusive Movebound Guardband
                       0       0        0.00        0.00 ---                     ---
Hard Keepout Distance Blockage
                       0       0        0.00        0.00 ---                     0
Chimney Area         ---     ---        0.00        0.00 ---                     0

CELL INSTANCE SECTION
---------------------

 Cell Instance Type       Count           Area
  Placed Cells           330430     4043669.71
    Fixed Cells              22     1677249.74
    Soft Fixed Cells          0           0.00
  Unplaced Cells              0           0.00

UTILIZATION RATIOS
------------------
Chip area           : 4208948.84
Core area           : 4126440.04
  SiteRow area      : 4126440.04
Cell/Core Ratio     : 97.9941%
Cell/Chip Ratio     : 96.0731%
(A) Logical cell sites (non-fixed) :      1037759
(B) Logical cell sites (fixed) :         2393
(C) All blocked sites :      1912137
(D) Total core sites :      4477474
Cell Utilization(non-fixed) = 40.45% (A) / (D - C)
                                              (1037759) / (4477474 - 1912137)
Cell Utilization(non-fixed + fixed) = 40.51% (A + B) / (D - (C - B))
                                              (1037759 + 2393) / (4477474 - (1912137 - 2393))
Blockage Percentage = 42.71% (C) / (D)
                                              (1912137) / (4477474)

PNET OPTIONS INFORMATION
------------------------
Layer     Blockage MinWidth  MinHeight Via_additive    Density   DER minWidth
                                                                            DER minHeight
M1        none        ---       ---    Via additive     ---         ---        ---
M2        none        ---       ---    Via additive     ---         ---        ---
M3        none        ---       ---    Via additive     ---         ---        ---
M4        none        ---       ---    Via additive     ---         ---        ---
M5        none        ---       ---    Via additive     ---         ---        ---
M6        none        ---       ---    Via additive     ---         ---        ---
M7        none        ---       ---    Via additive     ---         ---        ---
M8        none        ---       ---    Via additive     ---         ---        ---
M9        none        ---       ---    Via additive     ---         ---        ---
--------------------------------------------------------------------------------
                               ROUTE INFORMATION
--------------------------------------------------------------------------------

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
    layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
    layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
    layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
    layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
    layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
    layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
    layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
    layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 0.90
     
    Average gCell capacity  2.56	 on layer (1)	 M1
    Average gCell capacity  5.34	 on layer (2)	 M2
    Average gCell capacity  5.37	 on layer (3)	 M3
    Average gCell capacity  5.34	 on layer (4)	 M4
    Average gCell capacity  5.37	 on layer (5)	 M5
    Average gCell capacity  9.01	 on layer (6)	 M6
    Average gCell capacity  9.01	 on layer (7)	 M7
    Average gCell capacity  9.01	 on layer (8)	 M8
    Average gCell capacity  3.20	 on layer (9)	 M9
     
    Initial. Both Dirs: Overflow =   555 Max = 18 GRCs =   293 (0.03%)
    Initial. H routing: Overflow =    70 Max = 10 (GRCs =  1) GRCs =    49 (0.01%)
    Initial. V routing: Overflow =   485 Max = 18 (GRCs =  1) GRCs =   244 (0.05%)
     
    phase1. Both Dirs: Overflow =   554 Max = 18 GRCs =   293 (0.03%)
    phase1. H routing: Overflow =    70 Max = 10 (GRCs =  1) GRCs =    49 (0.01%)
    phase1. V routing: Overflow =   484 Max = 18 (GRCs =  1) GRCs =   244 (0.05%)
     
    phase2. Both Dirs: Overflow =   554 Max = 18 GRCs =   293 (0.03%)
    phase2. H routing: Overflow =    70 Max = 10 (GRCs =  1) GRCs =    49 (0.01%)
    phase2. V routing: Overflow =   484 Max = 18 (GRCs =  1) GRCs =   244 (0.05%)
     
    Total Wire Length = 6370.63
    Layer M1 wire length = 1160.23
    Layer M2 wire length = 908.38
    Layer M3 wire length = 3599.60
    Layer M4 wire length = 92.81
    Layer M5 wire length = 99.45
    Layer M6 wire length = 177.41
    Layer M7 wire length = 95.46
    Layer M8 wire length = 234.74
    Layer M9 wire length = 2.56
    Total Number of Contacts = 1784
    Via VIA12B count = 836
    Via VIA23C count = 800
    Via VIA34C count = 48
    Via VIA45C count = 35
    Via VIA56C count = 30
    Via VIA67C count = 17
    Via VIA78C count = 15
    Via VIA89C count = 3
     
    Elapsed real time: 0:00:07
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:13 total = 0:00:13
    Total Proc Memory(MB): 2785

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 2400 of 4688

    Number of wires with overlap after iteration 1 = 1505 of 3438

    Total M1 wire length: 1245.7
    Total M2 wire length: 1456.4
    Total M3 wire length: 3788.9
    Total M4 wire length: 245.8
    Total M5 wire length: 310.0
    Total M6 wire length: 185.8
    Total M7 wire length: 98.2
    Total M8 wire length: 238.3
    Total M9 wire length: 4.0
    Total wire length: 7573.1

    Elapsed real time: 0:00:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2897

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	356
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	66
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	50
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	22
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	14
     
    Iteration 5: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	15
     
    Iteration 6: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	12
     
    Iteration 7: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
     
    Iteration 8: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	11
     
    Iteration 9: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	10
     
    Elapsed real time: 0:01:42
    Elapsed cpu time: sys = 0:00:07 usr = 0:05:57 total = 0:06:05
    Total Proc Memory(MB): 2914
     
    Cumulative run time upto current stage: Elapsed = 0:01:42 CPU = 0:06:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 5 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	Diff net spacing : 3
    	Short : 2
    Total number of nets = 76149
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 5
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2914
     
    Cumulative run time upto current stage: Elapsed = 0:01:42 CPU = 0:06:05
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	9
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    DR finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Diff net spacing : 1
     
    Begin timing optimization in DR ...

     
    Finished timing optimization in DR ...

     
    Elapsed real time: 0:00:19
    Elapsed cpu time: sys = 0:00:02 usr = 0:01:06 total = 0:01:08
    Total Proc Memory(MB): 2935
     
    Cumulative run time upto current stage: Elapsed = 0:02:01 CPU = 0:07:13
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Diff net spacing : 1
    Total number of nets = 76154
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 1
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2935
     
    Cumulative run time upto current stage: Elapsed = 0:02:01 CPU = 0:07:13
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	12
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	2
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	2
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Elapsed real time: 0:00:50
    Elapsed cpu time: sys = 0:00:06 usr = 0:02:57 total = 0:03:04
    Total Proc Memory(MB): 3097
     
    Cumulative run time upto current stage: Elapsed = 0:02:51 CPU = 0:10:17
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Diff net spacing : 1
    Total number of nets = 76154
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 1
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 3097
     
    Cumulative run time upto current stage: Elapsed = 0:02:51 CPU = 0:10:17
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 5: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 6: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 7: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 8: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 9: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Iteration 10: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
     
    Elapsed real time: 0:00:20
    Elapsed cpu time: sys = 0:00:02 usr = 0:01:05 total = 0:01:07
    Total Proc Memory(MB): 2351
     
    Cumulative run time upto current stage: Elapsed = 0:03:11 CPU = 0:11:24
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Diff net spacing : 1
    Total number of nets = 76154
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 1
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2351
     
    Cumulative run time upto current stage: Elapsed = 0:03:11 CPU = 0:11:24
     
    Total Wire Length =                    6499397 micron
    Total Number of Contacts =             866002
    Total Number of Wires =                724360
    Total Number of PtConns =              1038
    Total Number of Routed Wires =       724360
    Total Routed Wire Length =           6499126 micron
    Total Number of Routed Contacts =       866002
    	Layer          M1 :      79917 micron
    	Layer          M2 :     721550 micron
    	Layer          M3 :    1009949 micron
    	Layer          M4 :    1026997 micron
    	Layer          M5 :     878172 micron
    	Layer          M6 :    1032360 micron
    	Layer          M7 :     988104 micron
    	Layer          M8 :     617177 micron
    	Layer          M9 :     145171 micron
    	Via        VIA89C :       7092
    	Via   VIA89C(rot) :          2
    	Via        VIA78C :      24684
    	Via        VIA67C :      38294
    	Via        VIA56C :      49838
    	Via        VIA45C :      89183
    	Via        VIA34C :     122851
    	Via        VIA23C :     266504
    	Via        VIA12B :      42150
    	Via   VIA12B(rot) :     225364
    	Via        VIA12C :         40
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate =  0.00% (0 / 866002 vias)
     
        Layer VIA1       =  0.00% (0      / 267554  vias)
            Un-optimized = 100.00% (267554  vias)
        Layer VIA2       =  0.00% (0      / 266504  vias)
            Un-optimized = 100.00% (266504  vias)
        Layer VIA3       =  0.00% (0      / 122851  vias)
            Un-optimized = 100.00% (122851  vias)
        Layer VIA4       =  0.00% (0      / 89183   vias)
            Un-optimized = 100.00% (89183   vias)
        Layer VIA5       =  0.00% (0      / 49838   vias)
            Un-optimized = 100.00% (49838   vias)
        Layer VIA6       =  0.00% (0      / 38294   vias)
            Un-optimized = 100.00% (38294   vias)
        Layer VIA7       =  0.00% (0      / 24684   vias)
            Un-optimized = 100.00% (24684   vias)
        Layer VIA8       =  0.00% (0      / 7094    vias)
            Un-optimized = 100.00% (7094    vias)
     
      Total double via conversion rate    =  0.00% (0 / 866002 vias)
     
        Layer VIA1       =  0.00% (0      / 267554  vias)
        Layer VIA2       =  0.00% (0      / 266504  vias)
        Layer VIA3       =  0.00% (0      / 122851  vias)
        Layer VIA4       =  0.00% (0      / 89183   vias)
        Layer VIA5       =  0.00% (0      / 49838   vias)
        Layer VIA6       =  0.00% (0      / 38294   vias)
        Layer VIA7       =  0.00% (0      / 24684   vias)
        Layer VIA8       =  0.00% (0      / 7094    vias)
     
      The optimized via conversion rate based on total routed via count =  0.00% (0 / 866002 vias)
     
        Layer VIA1       =  0.00% (0      / 267554  vias)
            Un-optimized = 100.00% (267554  vias)
        Layer VIA2       =  0.00% (0      / 266504  vias)
            Un-optimized = 100.00% (266504  vias)
        Layer VIA3       =  0.00% (0      / 122851  vias)
            Un-optimized = 100.00% (122851  vias)
        Layer VIA4       =  0.00% (0      / 89183   vias)
            Un-optimized = 100.00% (89183   vias)
        Layer VIA5       =  0.00% (0      / 49838   vias)
            Un-optimized = 100.00% (49838   vias)
        Layer VIA6       =  0.00% (0      / 38294   vias)
            Un-optimized = 100.00% (38294   vias)
        Layer VIA7       =  0.00% (0      / 24684   vias)
            Un-optimized = 100.00% (24684   vias)
        Layer VIA8       =  0.00% (0      / 7094    vias)
            Un-optimized = 100.00% (7094    vias)
     

DRC information: 
      Diff net spacing: 1 
      Total error number: 1

Ring Wiring Statistics:

Stripe Wiring Statistics:

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             838775.84(4141)
    metal2 Wire Length(count):                 53.28(24)
  ==============================================
    Total Wire Length(count):              838829.12(4165)
    Number of via1 Contacts:             24
  ==============================================
    Total Number of Contacts:       24

Signal Wiring Statistics:
    metal1 Wire Length(count):              82213.08(52758)
    metal2 Wire Length(count):             721514.16(262996)
    metal3 Wire Length(count):            1009870.93(179906)
    metal4 Wire Length(count):            1026947.18(89552)
    metal5 Wire Length(count):             878138.70(59079)
    metal6 Wire Length(count):            1032346.29(35338)
    metal7 Wire Length(count):             988096.19(26845)
    metal8 Wire Length(count):             617150.93(19714)
    metal9 Wire Length(count):             145321.88(5374)
  ==============================================
    Total Wire Length(count):             6501599.33(731562)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1          VIA12B(11)            267514	        100
        via1          VIA12C(15)                40	      0.015
        via2          VIA23C(16)            266504	        100
        via3          VIA34C(17)            122851	        100
        via4          VIA45C(18)             89183	        100
        via5          VIA56C(19)             49838	        100
        via6          VIA67C(20)             38294	        100
        via7          VIA78C(21)             24684	        100
        via8          VIA89C(22)              7094	        100
  ==============================================
    Total Number of Contacts:    866002

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         75607.95 ( 2.42%)          6605.14 ( 0.20%)
    metal2         25450.42 ( 0.82%)        696063.73 (20.59%)
    metal3       1003690.74 (32.16%)          6180.19 ( 0.18%)
    metal4          4807.20 ( 0.15%)       1022139.97 (30.23%)
    metal5        876426.06 (28.09%)          1712.64 ( 0.05%)
    metal6          1085.58 ( 0.03%)       1031260.71 (30.50%)
    metal7        987355.48 (31.64%)           740.72 ( 0.02%)
    metal8          1493.77 ( 0.05%)        615657.16 (18.21%)
    metal9        144647.33 ( 4.64%)           674.54 ( 0.02%)
  ==============================================================
    Total        3120564.54                3381034.80
--------------------------------------------------------------------------------
