// Seed: 2618161816
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    input wire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output supply1 id_10
);
  always @(posedge id_3 == id_1 or id_9 == id_3) release id_8[1];
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri0  id_4,
    output uwire id_5
);
  always @(*) begin
    id_1 <= 1 - id_4;
  end
  module_0(
      id_2, id_4, id_2, id_3, id_2, id_3, id_5, id_4, id_5, id_3, id_5
  );
endmodule
