<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3995" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3995{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_3995{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3995{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3995{left:717px;bottom:1051px;letter-spacing:0.25px;word-spacing:0.56px;}
#t5_3995{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#t6_3995{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3995{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t8_3995{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t9_3995{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_3995{left:69px;bottom:897px;letter-spacing:-0.07px;}
#tb_3995{left:95px;bottom:897px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tc_3995{left:69px;bottom:872px;letter-spacing:-0.07px;}
#td_3995{left:95px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3995{left:95px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_3995{left:69px;bottom:831px;letter-spacing:-0.07px;}
#tg_3995{left:95px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3995{left:95px;bottom:803px;}
#ti_3995{left:121px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tj_3995{left:121px;bottom:790px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tk_3995{left:95px;bottom:762px;}
#tl_3995{left:121px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_3995{left:95px;bottom:737px;}
#tn_3995{left:121px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3995{left:69px;bottom:716px;letter-spacing:-0.07px;}
#tp_3995{left:95px;bottom:716px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_3995{left:69px;bottom:692px;letter-spacing:-0.12px;}
#tr_3995{left:95px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_3995{left:69px;bottom:668px;letter-spacing:-0.07px;}
#tt_3995{left:95px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#tu_3995{left:95px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3995{left:69px;bottom:626px;letter-spacing:-0.07px;}
#tw_3995{left:95px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3995{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#ty_3995{left:69px;bottom:585px;letter-spacing:-0.21px;}
#tz_3995{left:69px;bottom:559px;}
#t10_3995{left:95px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_3995{left:95px;bottom:545px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t12_3995{left:69px;bottom:519px;}
#t13_3995{left:95px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3995{left:95px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t15_3995{left:646px;bottom:512px;}
#t16_3995{left:657px;bottom:506px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t17_3995{left:95px;bottom:489px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t18_3995{left:95px;bottom:472px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t19_3995{left:69px;bottom:446px;}
#t1a_3995{left:95px;bottom:449px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1b_3995{left:95px;bottom:432px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t1c_3995{left:324px;bottom:432px;letter-spacing:-0.12px;word-spacing:-1.24px;}
#t1d_3995{left:95px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1e_3995{left:69px;bottom:391px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1f_3995{left:69px;bottom:374px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1g_3995{left:69px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3995{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_3995{left:69px;bottom:324px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t1j_3995{left:69px;bottom:307px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1k_3995{left:69px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_3995{left:69px;bottom:266px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#t1m_3995{left:672px;bottom:266px;letter-spacing:-0.13px;word-spacing:-1.43px;}
#t1n_3995{left:69px;bottom:249px;letter-spacing:-0.13px;word-spacing:-0.35px;}
#t1o_3995{left:231px;bottom:249px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#t1p_3995{left:373px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1q_3995{left:69px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1r_3995{left:69px;bottom:149px;letter-spacing:-0.14px;}
#t1s_3995{left:91px;bottom:149px;letter-spacing:-0.15px;word-spacing:-0.15px;}
#t1t_3995{left:91px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t1u_3995{left:91px;bottom:116px;letter-spacing:-0.14px;word-spacing:0.01px;}

.s1_3995{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3995{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3995{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3995{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3995{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3995{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3995{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3995" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3995Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3995" style="-webkit-user-select: none;"><object width="935" height="1210" data="3995/3995.svg" type="image/svg+xml" id="pdf3995" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3995" class="t s1_3995">Vol. 3C </span><span id="t2_3995" class="t s1_3995">27-1 </span>
<span id="t3_3995" class="t s2_3995">CHAPTER 27 </span>
<span id="t4_3995" class="t s2_3995">VM ENTRIES </span>
<span id="t5_3995" class="t s3_3995">Software can enter VMX non-root operation using either of the VM-entry instructions VMLAUNCH and VMRESUME. </span>
<span id="t6_3995" class="t s3_3995">VMLAUNCH can be used only with a VMCS whose launch state is clear and VMRESUME can be used only with a </span>
<span id="t7_3995" class="t s3_3995">VMCS whose the launch state is launched. VMLAUNCH should be used for the first VM entry after VMCLEAR; VMRE- </span>
<span id="t8_3995" class="t s3_3995">SUME should be used for subsequent VM entries with the same VMCS. </span>
<span id="t9_3995" class="t s3_3995">Each VM entry performs the following steps in the order indicated: </span>
<span id="ta_3995" class="t s3_3995">1. </span><span id="tb_3995" class="t s3_3995">Basic checks are performed to ensure that VM entry can commence (Section 27.1). </span>
<span id="tc_3995" class="t s3_3995">2. </span><span id="td_3995" class="t s3_3995">The control and host-state areas of the VMCS are checked to ensure that they are proper for supporting VMX </span>
<span id="te_3995" class="t s3_3995">non-root operation and that the VMCS is correctly configured to support the next VM exit (Section 27.2). </span>
<span id="tf_3995" class="t s3_3995">3. </span><span id="tg_3995" class="t s3_3995">The following may be performed in parallel or in any order (Section 27.3): </span>
<span id="th_3995" class="t s4_3995">• </span><span id="ti_3995" class="t s3_3995">The guest-state area of the VMCS is checked to ensure that, after the VM entry completes, the state of the </span>
<span id="tj_3995" class="t s3_3995">logical processor is consistent with IA-32 and Intel 64 architectures. </span>
<span id="tk_3995" class="t s4_3995">• </span><span id="tl_3995" class="t s3_3995">Processor state is loaded from the guest-state area and based on controls in the VMCS. </span>
<span id="tm_3995" class="t s4_3995">• </span><span id="tn_3995" class="t s3_3995">Address-range monitoring is cleared. </span>
<span id="to_3995" class="t s3_3995">4. </span><span id="tp_3995" class="t s3_3995">MSRs are loaded from the VM-entry MSR-load area (Section 27.4). </span>
<span id="tq_3995" class="t s3_3995">5. </span><span id="tr_3995" class="t s3_3995">If VMLAUNCH is being executed, the launch state of the VMCS is set to “launched.” </span>
<span id="ts_3995" class="t s3_3995">6. </span><span id="tt_3995" class="t s3_3995">If the “Intel PT uses guest physical addresses” VM-execution control is 1, trace-address pre-translation (TAPT) </span>
<span id="tu_3995" class="t s3_3995">may occur (see Section 26.5.4 and Section 27.5). </span>
<span id="tv_3995" class="t s3_3995">7. </span><span id="tw_3995" class="t s3_3995">An event may be injected in the guest context (Section 27.6). </span>
<span id="tx_3995" class="t s3_3995">Steps 1–4 above perform checks that may cause VM entry to fail. Such failures occur in one of the following three </span>
<span id="ty_3995" class="t s3_3995">ways: </span>
<span id="tz_3995" class="t s4_3995">• </span><span id="t10_3995" class="t s3_3995">Some of the checks in Section 27.1 may generate ordinary faults (for example, an invalid-opcode exception). </span>
<span id="t11_3995" class="t s3_3995">Such faults are delivered normally. </span>
<span id="t12_3995" class="t s4_3995">• </span><span id="t13_3995" class="t s3_3995">Some of the checks in Section 27.1 and all the checks in Section 27.2 cause control to pass to the instruction </span>
<span id="t14_3995" class="t s3_3995">following the VM-entry instruction. The failure is indicated by setting RFLAGS.ZF </span>
<span id="t15_3995" class="t s5_3995">1 </span>
<span id="t16_3995" class="t s3_3995">(if there is a current VMCS) </span>
<span id="t17_3995" class="t s3_3995">or RFLAGS.CF (if there is no current VMCS). If there is a current VMCS, an error number indicating the cause of </span>
<span id="t18_3995" class="t s3_3995">the failure is stored in the VM-instruction error field. See Chapter 31 for the error numbers. </span>
<span id="t19_3995" class="t s4_3995">• </span><span id="t1a_3995" class="t s3_3995">The checks in Section 27.3 and Section 27.4 cause processor state to be loaded from the host-state area of the </span>
<span id="t1b_3995" class="t s3_3995">VMCS (as would be done on a VM </span><span id="t1c_3995" class="t s3_3995">exit). Information about the failure is stored in the VM-exit information fields. </span>
<span id="t1d_3995" class="t s3_3995">See Section 27.8 for details. </span>
<span id="t1e_3995" class="t s3_3995">EFLAGS.TF = 1 causes a VM-entry instruction to generate a single-step debug exception only if failure of one of the </span>
<span id="t1f_3995" class="t s3_3995">checks in Section 27.1 and Section 27.2 causes control to pass to the following instruction. A VM-entry does not </span>
<span id="t1g_3995" class="t s3_3995">generate a single-step debug exception in any of the following cases: (1) the instruction generates a fault; (2) </span>
<span id="t1h_3995" class="t s3_3995">failure of one of the checks in Section 27.3 or in loading MSRs causes processor state to be loaded from the host- </span>
<span id="t1i_3995" class="t s3_3995">state area of the VMCS; or (3) the instruction passes all checks in Section 27.1, Section 27.2, and Section 27.3 and </span>
<span id="t1j_3995" class="t s3_3995">there is no failure in loading MSRs. </span>
<span id="t1k_3995" class="t s3_3995">Section 32.15 describes the dual-monitor treatment of system-management interrupts (SMIs) and system- </span>
<span id="t1l_3995" class="t s3_3995">management mode (SMM). Under this treatment, code running in SMM returns using VM </span><span id="t1m_3995" class="t s3_3995">entries instead of the RSM </span>
<span id="t1n_3995" class="t s3_3995">instruction. A VM entry </span><span id="t1o_3995" class="t s6_3995">returns from SMM </span><span id="t1p_3995" class="t s3_3995">if it is executed in SMM and the “entry to SMM” VM-entry control is 0. </span>
<span id="t1q_3995" class="t s3_3995">VM entries that return from SMM differ from ordinary VM entries in ways that are detailed in Section 32.15.4. </span>
<span id="t1r_3995" class="t s7_3995">1. </span><span id="t1s_3995" class="t s7_3995">This chapter uses the notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because most processors that support VMX oper- </span>
<span id="t1t_3995" class="t s7_3995">ation also support Intel 64 architecture. For IA-32 processors, this notation refers to the 32-bit forms of those registers (EAX, EIP, </span>
<span id="t1u_3995" class="t s7_3995">ESP, EFLAGS, etc.). In a few places, notation such as EAX is used to refer specifically to lower 32 bits of the indicated register. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
