<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: RiscvISA::RiscvFault Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceRiscvISA.html">RiscvISA</a></li><li class="navelem"><a class="el" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classRiscvISA_1_1RiscvFault-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RiscvISA::RiscvFault Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for RiscvISA::RiscvFault:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classRiscvISA_1_1RiscvFault.png" usemap="#RiscvISA::RiscvFault_map" alt=""/>
  <map id="RiscvISA::RiscvFault_map" name="RiscvISA::RiscvFault_map">
<area href="classFaultBase.html" alt="FaultBase" shape="rect" coords="382,0,563,24"/>
<area href="classRiscvISA_1_1AddressFault.html" alt="RiscvISA::AddressFault" shape="rect" coords="0,112,181,136"/>
<area href="classRiscvISA_1_1BreakpointFault.html" alt="RiscvISA::BreakpointFault" shape="rect" coords="191,112,372,136"/>
<area href="classRiscvISA_1_1InstFault.html" alt="RiscvISA::InstFault" shape="rect" coords="382,112,563,136"/>
<area href="classRiscvISA_1_1InterruptFault.html" alt="RiscvISA::InterruptFault" shape="rect" coords="573,112,754,136"/>
<area href="classRiscvISA_1_1SyscallFault.html" alt="RiscvISA::SyscallFault" shape="rect" coords="764,112,945,136"/>
<area href="classRiscvISA_1_1IllegalFrmFault.html" alt="RiscvISA::IllegalFrmFault" shape="rect" coords="95,168,276,192"/>
<area href="classRiscvISA_1_1IllegalInstFault.html" alt="RiscvISA::IllegalInstFault" shape="rect" coords="286,168,467,192"/>
<area href="classRiscvISA_1_1UnimplementedFault.html" alt="RiscvISA::UnimplementedFault" shape="rect" coords="477,168,658,192"/>
<area href="classRiscvISA_1_1UnknownInstFault.html" alt="RiscvISA::UnknownInstFault" shape="rect" coords="668,168,849,192"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ac558da1bbcb8953511beb9e51388ac79"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#ac558da1bbcb8953511beb9e51388ac79">RiscvFault</a> (<a class="el" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> n, bool <a class="el" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a>, <a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> <a class="el" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>)</td></tr>
<tr class="separator:ac558da1bbcb8953511beb9e51388ac79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a493f0dca0547d1507ff1f19afa43255c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">name</a> () const override</td></tr>
<tr class="separator:a493f0dca0547d1507ff1f19afa43255c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f94cf6a647cfd87027d812019c5a4d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#ad2f94cf6a647cfd87027d812019c5a4d">isInterrupt</a> () const</td></tr>
<tr class="separator:ad2f94cf6a647cfd87027d812019c5a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f5a9fa00c385955f46b37987404443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#a21f5a9fa00c385955f46b37987404443">exception</a> () const</td></tr>
<tr class="separator:a21f5a9fa00c385955f46b37987404443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b422d9357dcbaee66a8defc6f47d5c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#ae6b422d9357dcbaee66a8defc6f47d5c">trap_value</a> () const</td></tr>
<tr class="separator:ae6b422d9357dcbaee66a8defc6f47d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770c316c240645e7fedca335c746fa60"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;inst)</td></tr>
<tr class="separator:a770c316c240645e7fedca335c746fa60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58447cb0559b422ea089fd19814ceb20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#a58447cb0559b422ea089fd19814ceb20">invoke</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;inst) override</td></tr>
<tr class="separator:a58447cb0559b422ea089fd19814ceb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a2ce85df93cddada4ccf67ae6c043c83a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#a2ce85df93cddada4ccf67ae6c043c83a">_name</a></td></tr>
<tr class="separator:a2ce85df93cddada4ccf67ae6c043c83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2364909fc621600d2fbc8ab8af3fd287"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#a2364909fc621600d2fbc8ab8af3fd287">_interrupt</a></td></tr>
<tr class="separator:a2364909fc621600d2fbc8ab8af3fd287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bb3491284a95cad0dae9e6a167f551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a></td></tr>
<tr class="separator:a81bb3491284a95cad0dae9e6a167f551"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_methods_classFaultBase"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classFaultBase')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classFaultBase.html">FaultBase</a></td></tr>
<tr class="memitem:aa4734bc0715634e96e1f6e09d9b8c023 inherit pub_methods_classFaultBase"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFaultBase.html#aa4734bc0715634e96e1f6e09d9b8c023">~FaultBase</a> ()</td></tr>
<tr class="separator:aa4734bc0715634e96e1f6e09d9b8c023 inherit pub_methods_classFaultBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00095">95</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ac558da1bbcb8953511beb9e51388ac79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac558da1bbcb8953511beb9e51388ac79">&#9670;&nbsp;</a></span>RiscvFault()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RiscvISA::RiscvFault::RiscvFault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a>&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>i</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a>&#160;</td>
          <td class="paramname"><em>c</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00102">102</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a21f5a9fa00c385955f46b37987404443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f5a9fa00c385955f46b37987404443">&#9670;&nbsp;</a></span>exception()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> RiscvISA::RiscvFault::exception </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00108">108</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00100">_code</a>.</p>

</div>
</div>
<a id="a58447cb0559b422ea089fd19814ceb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58447cb0559b422ea089fd19814ceb20">&#9670;&nbsp;</a></span>invoke()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::RiscvFault::invoke </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classFaultBase.html#abc0bfc0aefe9dbfd0393c010b9273e72">FaultBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">54</a> of file <a class="el" href="arch_2riscv_2faults_8cc_source.html">faults.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00100">_code</a>, <a class="el" href="inet_8hh_source.html#l00335">addr</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00172">RiscvISA::advancePC()</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">ThreadContext::instAddr()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00048">invokeSE()</a>, <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00107">isInterrupt()</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00221">RiscvISA::MISCREG_MCAUSE</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00215">RiscvISA::MISCREG_MEDELEG</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00220">RiscvISA::MISCREG_MEPC</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00216">RiscvISA::MISCREG_MIDELEG</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00222">RiscvISA::MISCREG_MTVAL</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00217">RiscvISA::MISCREG_MTVEC</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00137">RiscvISA::MISCREG_PRV</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00250">RiscvISA::MISCREG_SCAUSE</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00244">RiscvISA::MISCREG_SEDELEG</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00249">RiscvISA::MISCREG_SEPC</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00245">RiscvISA::MISCREG_SIDELEG</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00143">RiscvISA::MISCREG_STATUS</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00251">RiscvISA::MISCREG_STVAL</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00246">RiscvISA::MISCREG_STVEC</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00257">RiscvISA::MISCREG_UCAUSE</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00256">RiscvISA::MISCREG_UEPC</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00258">RiscvISA::MISCREG_UTVAL</a>, <a class="el" href="riscv_2registers_8hh_source.html#l00254">RiscvISA::MISCREG_UTVEC</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00062">RiscvISA::PRV_M</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00061">RiscvISA::PRV_S</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00060">RiscvISA::PRV_U</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00218">GenericISA::UPCState&lt; MachInst &gt;::set()</a>, <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00396">ArmISA::status</a>, and <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00109">trap_value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00122">RiscvISA::Reset::name()</a>, and <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00109">trap_value()</a>.</p>

</div>
</div>
<a id="a770c316c240645e7fedca335c746fa60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a770c316c240645e7fedca335c746fa60">&#9670;&nbsp;</a></span>invokeSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RiscvISA::RiscvFault::invokeSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classRiscvISA_1_1SyscallFault.html#a3234ea279c3b79dfe9f8232723dc79e2">RiscvISA::SyscallFault</a>, <a class="el" href="classRiscvISA_1_1BreakpointFault.html#a03dae57829ac5e14ef77434958e80cd0">RiscvISA::BreakpointFault</a>, <a class="el" href="classRiscvISA_1_1IllegalFrmFault.html#a13bd5c98341446c2b63422dcd9d1d989">RiscvISA::IllegalFrmFault</a>, <a class="el" href="classRiscvISA_1_1UnimplementedFault.html#a8973c18e1d009971e571b60210da55fd">RiscvISA::UnimplementedFault</a>, <a class="el" href="classRiscvISA_1_1IllegalInstFault.html#ad498afd61414ef1ce4dba1e8bc0e285f">RiscvISA::IllegalInstFault</a>, and <a class="el" href="classRiscvISA_1_1UnknownInstFault.html#ac6388a01f5db878c34f4deec06534a81">RiscvISA::UnknownInstFault</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00048">48</a> of file <a class="el" href="arch_2riscv_2faults_8cc_source.html">faults.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00106">name()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00191">RiscvISA::IllegalFrmFault::IllegalFrmFault()</a>, <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00164">RiscvISA::IllegalInstFault::IllegalInstFault()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">invoke()</a>, <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00229">RiscvISA::SyscallFault::SyscallFault()</a>, <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00109">trap_value()</a>, <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00222">RiscvISA::BreakpointFault::trap_value()</a>, <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00177">RiscvISA::UnimplementedFault::UnimplementedFault()</a>, and <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00151">RiscvISA::UnknownInstFault::UnknownInstFault()</a>.</p>

</div>
</div>
<a id="ad2f94cf6a647cfd87027d812019c5a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f94cf6a647cfd87027d812019c5a4d">&#9670;&nbsp;</a></span>isInterrupt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RiscvISA::RiscvFault::isInterrupt </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00107">107</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00099">_interrupt</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">invoke()</a>.</p>

</div>
</div>
<a id="a493f0dca0547d1507ff1f19afa43255c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a493f0dca0547d1507ff1f19afa43255c">&#9670;&nbsp;</a></span>name()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> RiscvISA::RiscvFault::name </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">FaultBase</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00106">106</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00098">_name</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00048">invokeSE()</a>.</p>

</div>
</div>
<a id="ae6b422d9357dcbaee66a8defc6f47d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b422d9357dcbaee66a8defc6f47d5c">&#9670;&nbsp;</a></span>trap_value()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> RiscvISA::RiscvFault::trap_value </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classRiscvISA_1_1BreakpointFault.html#a9a3e725630b2c94dcf9036dc1906cdd0">RiscvISA::BreakpointFault</a>, <a class="el" href="classRiscvISA_1_1AddressFault.html#a9e203efe3b6c5fdc2b4760ccf0932bf2">RiscvISA::AddressFault</a>, and <a class="el" href="classRiscvISA_1_1InstFault.html#a5542a44c095a8f090f11cce07c59402f">RiscvISA::InstFault</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00109">109</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">invoke()</a>, and <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00048">invokeSE()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">invoke()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a81bb3491284a95cad0dae9e6a167f551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81bb3491284a95cad0dae9e6a167f551">&#9670;&nbsp;</a></span>_code</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> RiscvISA::RiscvFault::_code</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00100">100</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00108">exception()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">invoke()</a>, and <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00229">RiscvISA::SyscallFault::SyscallFault()</a>.</p>

</div>
</div>
<a id="a2364909fc621600d2fbc8ab8af3fd287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2364909fc621600d2fbc8ab8af3fd287">&#9670;&nbsp;</a></span>_interrupt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const bool RiscvISA::RiscvFault::_interrupt</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00099">99</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00107">isInterrupt()</a>.</p>

</div>
</div>
<a id="a2ce85df93cddada4ccf67ae6c043c83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce85df93cddada4ccf67ae6c043c83a">&#9670;&nbsp;</a></span>_name</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> RiscvISA::RiscvFault::_name</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00098">98</a> of file <a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00106">name()</a>, and <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00122">RiscvISA::Reset::name()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/riscv/<a class="el" href="arch_2riscv_2faults_8hh_source.html">faults.hh</a></li>
<li>arch/riscv/<a class="el" href="arch_2riscv_2faults_8cc_source.html">faults.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:27 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
