// Seed: 4181200674
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    output logic id_5
);
  logic id_7;
  bit   id_8;
  id_9 :
  assert property (@(-1) -1) id_8 = -1 | -1'h0;
  else begin : LABEL_0
    if (1) id_8 = id_7;
  end
  if (1) wire id_10, id_11;
  else wire id_12, id_13;
  always begin : LABEL_1
    id_5 <= 1;
  end
  assign id_12 = id_7;
  assign module_1.id_1 = 0;
  wire id_14;
  assign id_5 = id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    output logic id_5,
    output uwire id_6,
    input supply0 id_7,
    output logic id_8,
    input tri id_9,
    output logic id_10
);
  always id_10 = 1;
  always begin : LABEL_0
    id_8 <= -1;
    id_5 = !id_3;
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_0,
      id_7,
      id_8
  );
  wire id_12;
endmodule
