# ECE128-Lab8
# David Riley and Owen Funk

# Description

These files implement a RAM and ROM module in Verilog, and includes a testbench to verify their functionality. 

# Instructions to Run

Download the two verilog module files, and two test benches. Additionally, download rom.hex, which contains the values for the ROM module. These can then be simulated in Vivado. 
