#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 20 16:50:34 2024
# Process ID: 1736
# Current directory: C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.runs/design_04_ay_swled_0_0_synth_1
# Command line: vivado.exe -log design_04_ay_swled_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_04_ay_swled_0_0.tcl
# Log file: C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.runs/design_04_ay_swled_0_0_synth_1/design_04_ay_swled_0_0.vds
# Journal file: C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.runs/design_04_ay_swled_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_04_ay_swled_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arify/WorkSpace/ZEDb_IPrepo/ay_swled/ay_swled_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/arify/Prog_4_user/Xlixv20_1/Vivado/2020.1/data/ip'.
Command: synth_design -top design_04_ay_swled_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_04_ay_swled_0_0' [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ip/design_04_ay_swled_0_0/synth/design_04_ay_swled_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ay_swled_v1_0' declared at 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0.vhd:5' bound to instance 'U0' of component 'ay_swled_v1_0' [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ip/design_04_ay_swled_0_0/synth/design_04_ay_swled_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ay_swled_v1_0' [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ay_swled_v1_0_S00_AXI' declared at 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0_S00_AXI.vhd:5' bound to instance 'ay_swled_v1_0_S00_AXI_inst' of component 'ay_swled_v1_0_S00_AXI' [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ay_swled_v1_0_S00_AXI' [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'ay_swled_v1_0_S00_AXI' (1#1) [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ay_swled_v1_0' (2#1) [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ipshared/9946/hdl/ay_swled_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_04_ay_swled_0_0' (3#1) [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.srcs/sources_1/bd/design_04/ip/design_04_ay_swled_0_0/synth/design_04_ay_swled_0_0.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.238 ; gain = 1.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.238 ; gain = 1.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.238 ; gain = 1.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1101.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1198.441 ; gain = 0.043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1198.441 ; gain = 98.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1198.441 ; gain = 98.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1198.441 ; gain = 98.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1198.441 ; gain = 98.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1198.441 ; gain = 98.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1198.441 ; gain = 98.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1198.441 ; gain = 98.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1209.852 ; gain = 110.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.688 ; gain = 116.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.688 ; gain = 116.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.688 ; gain = 116.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.688 ; gain = 116.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.688 ; gain = 116.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.688 ; gain = 116.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    18|
|5     |LUT5 |    24|
|6     |LUT6 |    12|
|7     |FDRE |   135|
|8     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.688 ; gain = 116.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1215.688 ; gain = 18.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.688 ; gain = 116.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1227.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1238.363 ; gain = 138.703
INFO: [Common 17-1381] The checkpoint 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.runs/design_04_ay_swled_0_0_synth_1/design_04_ay_swled_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_04_ay_swled_0_0, cache-ID = 17521157d6ca6385
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04_v2/project_04_v2.runs/design_04_ay_swled_0_0_synth_1/design_04_ay_swled_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_04_ay_swled_0_0_utilization_synth.rpt -pb design_04_ay_swled_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 20 16:51:08 2024...
