Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Feb  8 15:58:58 2022
| Host              : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command           : report_timing -max_paths 10 -file ./report/ban_interface_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U591/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U451/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U452/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_mul_body_fu_2048/grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230/fmul_32ns_32ns_32_3_max_dsp_1_U453/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U396/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U397/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_1_fu_257/grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66/fmul_32ns_32ns_32_3_max_dsp_1_U398/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U56/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_operator_1_fu_1780/grp_p_mul_fu_264/grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110/fmul_32ns_32ns_32_3_max_dsp_1_U57/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    




