/**HEADER********************************************************************
* 
* Copyright (c) 2013 - 2014 Freescale Semiconductor;
* All Rights Reserved
*
*
*************************************************************************** 
*
* THIS SOFTWARE IS PROVIDED BY FREESCALE "AS IS" AND ANY EXPRESSED OR 
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  
* IN NO EVENT SHALL FREESCALE OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR 
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, 
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING 
* IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 
* THE POSSIBILITY OF SUCH DAMAGE.
*
**************************************************************************
*
* Comments:  
*
*END************************************************************************/
#include "adapter.h"
#include "usb_misc.h"
#if (OS_ADAPTER_ACTIVE_OS == OS_ADAPTER_BM)
    #if (defined(CPU_MK70F12))
#include "MK70FN1M012/MK70F12_sim.h"
#include "MK70FN1M012/MK70F12_usb.h"
#include "MK70FN1M012/MK70F12_gpio.h"
#include "MK70FN1M012/MK70F12_port.h"
#include "MK70FN1M012/MK70F12_mpu.h"
    #endif
#endif
#if (OS_ADAPTER_ACTIVE_OS == OS_ADAPTER_MQX) || (OS_ADAPTER_ACTIVE_OS == OS_ADAPTER_BM)
#include "usb_otg_khci_max3353_prv.h"
#define BSP_USB_INT_LEVEL                (4)
#define BSP_USB_OTG_MAX3353_INT_LEVEL    (4)
/* struct contains max3353 init params */
#if (OS_ADAPTER_ACTIVE_OS == OS_ADAPTER_MQX)
#define KHCI_BASE_PTR                USB0_BASE_PTR      /* KHCI_BASE_PTR */
#define KHCI_VECTOR                  INT_USB0           /* KHCI_VECTOR */
#define MAX_3353_INT_PORT            PORTB_BASE_PTR     /* MAX_3353_INT_PORT */
#define MAX3353_VECTOR               INT_PORTB          /* MAX3353_VECTOR */
#define I2C_CHANNEL                  "i2c0:"            /* I2C Channel */
#elif (OS_ADAPTER_ACTIVE_OS == OS_ADAPTER_BM)
#define KHCI_BASE_PTR                USB0_BASE          /* KHCI_BASE_PTR */
#define KHCI_VECTOR                  (USB0_IRQn + 16)   /* KHCI_VECTOR */
#define MAX_3353_INT_PORT            HW_PORTB           /* MAX_3353_INT_PORT */
#define MAX3353_VECTOR               (PORTB_IRQn + 16)  /* MAX3353_VECTOR */
#define I2C_CHANNEL                  0                  /* I2C Channel */
#endif
#define MAX3353_INT_PIN              6 /*MAX3353_INT_PIN*/
static const struct usb_khci_max3353_otg_init_struct g_khci0_max3353_otg_init_param = {
    {
    (void*)KHCI_BASE_PTR,
    KHCI_VECTOR,
    BSP_USB_INT_LEVEL ,
    },
    {
    (void*)MAX_3353_INT_PORT,
    MAX3353_INT_PIN,
    MAX3353_VECTOR,
    BSP_USB_OTG_MAX3353_INT_LEVEL,
    I2C_CHANNEL,
    0x2C
    }
};
/*FUNCTION*-------------------------------------------------------------------
*
* Function Name    : _bsp_usb_otg_max3353_pin_int_clear
* Returned Value   : none
* Comments         :
*    This function clears the pin interrupt flag associated with the max3353 interrupt pin 
*
*END*----------------------------------------------------------------------*/
void _bsp_usb_otg_max3353_clear_pin_int_flag()
{
#if (OS_ADAPTER_ACTIVE_OS == OS_ADAPTER_MQX)
    if (PORT_ISFR_REG(MAX_3353_INT_PORT) & (1<<MAX3353_INT_PIN))
    {
        PORT_ISFR_REG(MAX_3353_INT_PORT) |= 1<<MAX3353_INT_PIN;
    }
#else
     if (HW_PORT_ISFR_RD(MAX_3353_INT_PORT) & (1<<MAX3353_INT_PIN))
    {
        HW_PORT_ISFR_SET(MAX_3353_INT_PORT,1<<MAX3353_INT_PIN);
    }
#endif
}    

/*FUNCTION*-------------------------------------------------------------------
*
* Function Name    : _bsp_usb_otg_max3353_set_pin_int
* Returned Value   : none
* Comments         :
*    This function enables/disables the pin interrupt associated with the max3353 interrupt pin 
*
*END*----------------------------------------------------------------------*/
void _bsp_usb_otg_max3353_set_pin_int
(
    bool level,
    bool enable
)
{
#if (OS_ADAPTER_ACTIVE_OS == OS_ADAPTER_BM)
    if (enable)
    {
        if (level)/* interrupt is triggered  by low level */  
        {
            HW_PORT_PCRn_WR(MAX_3353_INT_PORT,MAX3353_INT_PIN,0|PORT_PCR_MUX(1)|PORT_PCR_PE_MASK|PORT_PCR_PS_MASK|PORT_PCR_IRQC(0x08));    
        }
        else/* interrupt is triggered by falling edge */
        {
            HW_PORT_PCRn_WR(MAX_3353_INT_PORT,MAX3353_INT_PIN,0|PORT_PCR_MUX(1)|PORT_PCR_PE_MASK|PORT_PCR_PS_MASK|PORT_PCR_IRQC(0x0B));
        }
    }
    else
    {
        HW_PORT_PCRn_WR(MAX_3353_INT_PORT,MAX3353_INT_PIN,0|PORT_PCR_MUX(1)|PORT_PCR_PE_MASK|PORT_PCR_PS_MASK|PORT_PCR_IRQC(0x00));    
    }
#else
    if(enable)
    {
        if(level) /* interrupt is triggered  by low level */
        {
            PORT_PCR_REG(MAX_3353_INT_PORT,MAX3353_INT_PIN) = (0|PORT_PCR_MUX(1)|PORT_PCR_PE_MASK|PORT_PCR_PS_MASK|PORT_PCR_IRQC(0x08));    
        }
        else    /* interrupt is triggered by falling edge */
        {
            PORT_PCR_REG(MAX_3353_INT_PORT,MAX3353_INT_PIN) = (0|PORT_PCR_MUX(1)|PORT_PCR_PE_MASK|PORT_PCR_PS_MASK|PORT_PCR_IRQC(0x0B));
        }
    }
    else
    {
        PORT_PCR_REG(MAX_3353_INT_PORT,MAX3353_INT_PIN) = (0|PORT_PCR_MUX(1)|PORT_PCR_PE_MASK|PORT_PCR_PS_MASK|PORT_PCR_IRQC(0x00));    
    }
#endif
}

void* bsp_usb_otg_get_max3353_init_param
(
    uint8_t controller_id
)
{
    if(controller_id ==0)
    {
        return (void*)(&g_khci0_max3353_otg_init_param);
    }
    else
    {
        return NULL;
    }
}

#define USBHS_USBMODE_CM_IDLE_MASK    USBHS_USBMODE_CM(0)
#define USBHS_USBMODE_CM_DEVICE_MASK  USBHS_USBMODE_CM(2)             
#define USBHS_USBMODE_CM_HOST_MASK    USBHS_USBMODE_CM(3)

static int32_t bsp_usb_otg_io_init
(
   int32_t i
)
{
    /* Disable MPU so the module can access RAM */
    HW_MPU_CESR_CLR(MPU_CESR_VLD_MASK);
    if (i == USB_CONTROLLER_KHCI_0)
    {
        /* Configure USB to be clocked from PLL0 */
        HW_SIM_SOPT2_CLR(SIM_SOPT2_USBFSRC_MASK);
        BW_SIM_SOPT2_USBFSRC(1);
        /* Configure USB to be clocked from clock divider */
        HW_SIM_SOPT2_SET(SIM_SOPT2_USBF_CLKSEL_MASK);
        /* Configure USB divider to be 120MHz * 2 / 5 = 48 MHz */
        HW_SIM_SOPT2_CLR(SIM_CLKDIV2_USBFSDIV_MASK | SIM_CLKDIV2_USBFSFRAC_MASK);
        BW_SIM_CLKDIV2_USBFSDIV(5-1);
        BW_SIM_CLKDIV2_USBFSFRAC(2-1);
    
        /* Enable USB-OTG IP clocking */
        HW_SIM_SCGC4_SET(SIM_SCGC4_USBFS_MASK);
    
        /* USB D+ and USB D- are standalone not multiplexed one-purpose pins */
        /* VREFIN for device is standalone not multiplexed one-purpose pin */

#if BSP_USB_TWR_SER2
        /* TWR-SER2 board has 2 connectors: on channel A, there is Micro-USB connector,
        ** which is not routed to TWRK60 board. On channel B, there is standard
        ** A-type host connector routed to the USB0 peripheral on TWRK60. To enable
        ** power to this connector, GPIO PB8 must be set as GPIO output
        */
        BW_PORT_PCRn_MUX(HW_GPIOB, 8, 1);
        HW_GPIO_PDDR_SET(HW_PORTB,1 << 8);
        HW_GPIO_PDOR_SET(HW_PORTB,1 << 8);
#endif
    }
    else if (i == USB_CONTROLLER_EHCI_0)
    {   
        //Enable clock to the module
        HW_SIM_SCGC6_SET(SIM_SCGC6_USBHS_MASK);
        // Divide reference clock to obtain 60MHz 
        BW_SIM_CLKDIV2_USBHSFRAC(2-1);
        BW_SIM_CLKDIV2_USBHSDIV(2-1);
        HW_SIM_SOPT2_CLR(SIM_SOPT2_USBHSRC_MASK);
        // MCGPLLCLK for the USB 60MHz CLKC source 
        BW_SIM_SOPT2_USBHSRC(1);

        //Select external clock for USBH controller
        HW_SIM_SCGC5_SET(SIM_SCGC5_PORTA_MASK);
        BW_PORT_PCRn_MUX(HW_PORTA, 7, 2);   //ULPI DIR
        BW_PORT_PCRn_MUX(HW_PORTA, 8, 2);   //ULPI NXT
        BW_PORT_PCRn_MUX(HW_PORTA, 10, 2);  //ULPI DATA0
        BW_PORT_PCRn_MUX(HW_PORTA, 11, 2);  //ULPI DATA1
        BW_PORT_PCRn_MUX(HW_PORTA, 24, 2);  //ULPI DATA2
        BW_PORT_PCRn_MUX(HW_PORTA, 25, 2);  //ULPI DATA3
        BW_PORT_PCRn_MUX(HW_PORTA, 26, 2);  //ULPI DATA4
        BW_PORT_PCRn_MUX(HW_PORTA, 27, 2);  //ULPI DATA5
        BW_PORT_PCRn_MUX(HW_PORTA, 28, 2);  //ULPI DATA6
        BW_PORT_PCRn_MUX(HW_PORTA, 29, 2);  //ULPI DATA7
        BW_PORT_PCRn_MUX(HW_PORTA, 6, 2);   //ULPI CLK
        BW_PORT_PCRn_MUX(HW_PORTA, 9, 2);   //ULPI STP
        
        /*
         *If we can't control when to provide the power to ULPI PHY and when to enable the
         * ULPI PHY clock a PHY RESET should be done after ULPI PHY initialization to make the
         * PHY recover from the stall state.
         */
        HW_SIM_SCGC5_SET(SIM_SCGC5_PORTB_MASK);
        BW_PORT_PCRn_MUX(HW_PORTB, 8, 1);
         // PB8 as output
        HW_GPIO_PDDR_SET(HW_PORTB,1 << 8);
        // PB8 in low level
        HW_GPIO_PDOR_CLR(HW_PORTB,1 << 8);
        OS_Time_delay(1);
        // PB8 in high level
        HW_GPIO_PDOR_SET(HW_PORTB,1 << 8);
    }
    else
    {
        return -1; //unknow controller
    }

    return 0;
    
}


int32_t bsp_usb_otg_init
(
    uint8_t controller_id
)
{
    int32_t result = 0;

    result = bsp_usb_otg_io_init(controller_id);

    if (USB_CONTROLLER_KHCI_0 == controller_id)
    {
        /* Configure enable USB regulator for device */
        HW_SIM_SOPT1CFG_SET(SIM_SOPT1CFG_URWE_MASK);
        HW_SIM_SOPT1_SET(SIM_SOPT1_USBREGEN_MASK);

        /* reset USB CTRL register */
        HW_USB_USBCTRL_WR(0);
        /* setup interrupt */
        OS_intr_init(soc_get_usb_vector_number(controller_id), BSP_USB_INT_LEVEL, 0, TRUE);
    }
    else if (USB_CONTROLLER_EHCI_0 == controller_id)
    {
        HW_USBHS_USBCMD_SET(USBHS_USBCMD_RST_MASK);
        while (BR_USBHS_USBCMD_RST)
        { /* delay while resetting USB controller */ } 

        HW_USBHS_USBMODE_WR(USBHS_USBMODE_CM_DEVICE_MASK);
        // Set interrupt threshold control = 0
        BW_USBHS_USBCMD_ITC(0);
        // Setup Lockouts Off
        HW_USBHS_USBMODE_CLR(USBHS_USBMODE_SLOM_MASK);

        /* setup interrupt */
        OS_intr_init(soc_get_usb_vector_number(controller_id), BSP_USB_INT_LEVEL, 0, TRUE);
    }
    else
    {
        /* unknown controller */
        result = -1;
    }

    return result;
}
#endif
/* EOF */
