Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Aug 12 09:52:38 2022
| Host         : DESKTOP-RO0P4VT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file trafficlight_timing_summary_routed.rpt -rpx trafficlight_timing_summary_routed.rpx
| Design       : trafficlight
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.465        0.000                      0                   81        0.160        0.000                      0                   81        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.465        0.000                      0                   81        0.160        0.000                      0                   81        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.694ns (43.482%)  route 2.202ns (56.518%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.392     9.207    clear
    SLICE_X0Y106         FDRE                                         r  timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[0]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.604    14.672    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.694ns (43.482%)  route 2.202ns (56.518%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.392     9.207    clear
    SLICE_X0Y106         FDRE                                         r  timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.604    14.672    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.694ns (43.482%)  route 2.202ns (56.518%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.392     9.207    clear
    SLICE_X0Y106         FDRE                                         r  timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.604    14.672    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.694ns (43.482%)  route 2.202ns (56.518%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.392     9.207    clear
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.604    14.672    timer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.694ns (44.535%)  route 2.110ns (55.465%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.300     9.115    clear
    SLICE_X0Y107         FDRE                                         r  timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  timer_reg[4]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.604    14.646    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.694ns (44.535%)  route 2.110ns (55.465%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.300     9.115    clear
    SLICE_X0Y107         FDRE                                         r  timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  timer_reg[5]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.604    14.646    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.694ns (44.535%)  route 2.110ns (55.465%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.300     9.115    clear
    SLICE_X0Y107         FDRE                                         r  timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  timer_reg[6]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.604    14.646    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.694ns (44.535%)  route 2.110ns (55.465%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.300     9.115    clear
    SLICE_X0Y107         FDRE                                         r  timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  timer_reg[7]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.604    14.646    timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.694ns (45.116%)  route 2.061ns (54.884%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.251     9.066    clear
    SLICE_X0Y108         FDRE                                         r  timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  timer_reg[10]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.604    14.646    timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.694ns (45.116%)  route 2.061ns (54.884%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_reg[3]/Q
                         net (fo=3, routed)           0.810     6.577    timer_reg[3]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  timer[0]_i_33/O
                         net (fo=1, routed)           0.000     6.701    timer[0]_i_33_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.251 r  timer_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.251    timer_reg[0]_i_19_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  timer_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.365    timer_reg[0]_i_13_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  timer_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.479    timer_reg[0]_i_8_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  timer_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.000     7.593    p_0_in
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  timer_reg[0]_i_1/O[0]
                         net (fo=32, routed)          1.251     9.066    clear
    SLICE_X0Y108         FDRE                                         r  timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  timer_reg[11]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.604    14.646    timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.280%)  route 0.313ns (62.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FSM_onehot_light_reg[1]/Q
                         net (fo=9, routed)           0.120     1.779    light[1]
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  wr1_i_1/O
                         net (fo=8, routed)           0.193     2.017    wr1_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  wr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  wr3_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.060     1.857    wr3_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wy1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.477%)  route 0.122ns (39.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FSM_onehot_light_reg[1]/Q
                         net (fo=9, routed)           0.122     1.781    light[1]
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  wy1_i_1/O
                         net (fo=1, routed)           0.000     1.826    wy1
    SLICE_X2Y101         FDRE                                         r  wy1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  wy1_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.121     1.652    wy1_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FSM_onehot_light_reg[2]/Q
                         net (fo=9, routed)           0.145     1.804    light[2]
    SLICE_X2Y101         LUT4 (Prop_lut4_I0_O)        0.045     1.849 r  wr1_i_2/O
                         net (fo=1, routed)           0.000     1.849    wr1
    SLICE_X2Y101         FDRE                                         r  wr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  wr1_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120     1.651    wr1_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FSM_onehot_light_reg[2]/Q
                         net (fo=9, routed)           0.149     1.808    light[2]
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  wr2_i_1/O
                         net (fo=1, routed)           0.000     1.853    wr2
    SLICE_X2Y101         FDRE                                         r  wr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  wr2_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.121     1.652    wr2_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_light_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  FSM_onehot_light_reg[0]/Q
                         net (fo=3, routed)           0.082     1.728    light[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.099     1.827 r  FSM_onehot_light[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    FSM_onehot_light[1]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.092     1.610    FSM_onehot_light_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_light_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  FSM_onehot_light_reg[0]/Q
                         net (fo=3, routed)           0.083     1.729    light[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.099     1.828 r  FSM_onehot_light[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    FSM_onehot_light[2]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.091     1.609    FSM_onehot_light_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr3_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.881%)  route 0.318ns (63.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FSM_onehot_light_reg[1]/Q
                         net (fo=9, routed)           0.120     1.779    light[1]
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  wr1_i_1/O
                         net (fo=8, routed)           0.199     2.023    wr1_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  wr3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  wr3_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_CE)       -0.016     1.781    wr3_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wy2_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.881%)  route 0.318ns (63.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FSM_onehot_light_reg[1]/Q
                         net (fo=9, routed)           0.120     1.779    light[1]
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  wr1_i_1/O
                         net (fo=8, routed)           0.199     2.023    wr1_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  wy2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  wy2_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_CE)       -0.016     1.781    wy2_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.190%)  route 0.217ns (53.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  FSM_onehot_light_reg[2]/Q
                         net (fo=9, routed)           0.217     1.876    light[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.045     1.921 r  wg1_i_1/O
                         net (fo=1, routed)           0.000     1.921    wg1_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  wg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  wg1_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.654    wg1_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FSM_onehot_light_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.735%)  route 0.221ns (54.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  FSM_onehot_light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FSM_onehot_light_reg[2]/Q
                         net (fo=9, routed)           0.221     1.880    light[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.045     1.925 r  wg2_i_1/O
                         net (fo=1, routed)           0.000     1.925    wg2_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  wg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  wg2_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121     1.655    wg2_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    FSM_onehot_light_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    FSM_onehot_light_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    FSM_onehot_light_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    onelight_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    onelight_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    timer_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    timer_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    timer_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    timer_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    timer_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    timer_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    timer_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111    timer_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    timer_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    timer_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    timer_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    timer_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    FSM_onehot_light_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    FSM_onehot_light_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    FSM_onehot_light_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    onelight_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    onelight_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    timer_reg[10]/C



