Classic Timing Analyzer report for segment7
Tue Apr 24 10:28:09 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.819 ns    ; data_in[1]       ; data_out[1]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.565 ns    ; data_out[1]~reg0 ; data_out[1]      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.074 ns   ; data_in[2]       ; data_out[1]~reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To               ; To Clock ;
+-------+--------------+------------+------------+------------------+----------+
; N/A   ; None         ; 3.819 ns   ; data_in[1] ; data_out[1]~reg0 ; clock    ;
; N/A   ; None         ; 3.816 ns   ; data_in[1] ; data_out[2]~reg0 ; clock    ;
; N/A   ; None         ; 3.815 ns   ; data_in[1] ; data_out[5]~reg0 ; clock    ;
; N/A   ; None         ; 3.814 ns   ; data_in[1] ; data_out[0]~reg0 ; clock    ;
; N/A   ; None         ; 3.812 ns   ; data_in[1] ; data_out[4]~reg0 ; clock    ;
; N/A   ; None         ; 3.811 ns   ; data_in[1] ; data_out[3]~reg0 ; clock    ;
; N/A   ; None         ; 3.783 ns   ; data_in[1] ; data_out[6]~reg0 ; clock    ;
; N/A   ; None         ; 3.563 ns   ; data_in[0] ; data_out[4]~reg0 ; clock    ;
; N/A   ; None         ; 3.562 ns   ; data_in[0] ; data_out[6]~reg0 ; clock    ;
; N/A   ; None         ; 3.562 ns   ; data_in[0] ; data_out[3]~reg0 ; clock    ;
; N/A   ; None         ; 3.561 ns   ; data_in[0] ; data_out[0]~reg0 ; clock    ;
; N/A   ; None         ; 3.560 ns   ; data_in[0] ; data_out[5]~reg0 ; clock    ;
; N/A   ; None         ; 3.559 ns   ; data_in[0] ; data_out[2]~reg0 ; clock    ;
; N/A   ; None         ; 3.559 ns   ; data_in[0] ; data_out[1]~reg0 ; clock    ;
; N/A   ; None         ; 3.514 ns   ; data_in[3] ; data_out[4]~reg0 ; clock    ;
; N/A   ; None         ; 3.513 ns   ; data_in[3] ; data_out[3]~reg0 ; clock    ;
; N/A   ; None         ; 3.511 ns   ; data_in[3] ; data_out[2]~reg0 ; clock    ;
; N/A   ; None         ; 3.511 ns   ; data_in[3] ; data_out[1]~reg0 ; clock    ;
; N/A   ; None         ; 3.510 ns   ; data_in[3] ; data_out[5]~reg0 ; clock    ;
; N/A   ; None         ; 3.510 ns   ; data_in[3] ; data_out[0]~reg0 ; clock    ;
; N/A   ; None         ; 3.476 ns   ; data_in[3] ; data_out[6]~reg0 ; clock    ;
; N/A   ; None         ; 3.328 ns   ; data_in[2] ; data_out[3]~reg0 ; clock    ;
; N/A   ; None         ; 3.326 ns   ; data_in[2] ; data_out[6]~reg0 ; clock    ;
; N/A   ; None         ; 3.326 ns   ; data_in[2] ; data_out[4]~reg0 ; clock    ;
; N/A   ; None         ; 3.324 ns   ; data_in[2] ; data_out[2]~reg0 ; clock    ;
; N/A   ; None         ; 3.324 ns   ; data_in[2] ; data_out[0]~reg0 ; clock    ;
; N/A   ; None         ; 3.323 ns   ; data_in[2] ; data_out[5]~reg0 ; clock    ;
; N/A   ; None         ; 3.322 ns   ; data_in[2] ; data_out[1]~reg0 ; clock    ;
+-------+--------------+------------+------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 9.565 ns   ; data_out[1]~reg0 ; data_out[1] ; clock      ;
; N/A   ; None         ; 9.538 ns   ; data_out[3]~reg0 ; data_out[3] ; clock      ;
; N/A   ; None         ; 8.106 ns   ; data_out[6]~reg0 ; data_out[6] ; clock      ;
; N/A   ; None         ; 6.898 ns   ; data_out[0]~reg0 ; data_out[0] ; clock      ;
; N/A   ; None         ; 6.883 ns   ; data_out[4]~reg0 ; data_out[4] ; clock      ;
; N/A   ; None         ; 6.564 ns   ; data_out[5]~reg0 ; data_out[5] ; clock      ;
; N/A   ; None         ; 6.538 ns   ; data_out[2]~reg0 ; data_out[2] ; clock      ;
+-------+--------------+------------+------------------+-------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To               ; To Clock ;
+---------------+-------------+-----------+------------+------------------+----------+
; N/A           ; None        ; -3.074 ns ; data_in[2] ; data_out[1]~reg0 ; clock    ;
; N/A           ; None        ; -3.075 ns ; data_in[2] ; data_out[5]~reg0 ; clock    ;
; N/A           ; None        ; -3.076 ns ; data_in[2] ; data_out[2]~reg0 ; clock    ;
; N/A           ; None        ; -3.076 ns ; data_in[2] ; data_out[0]~reg0 ; clock    ;
; N/A           ; None        ; -3.078 ns ; data_in[2] ; data_out[6]~reg0 ; clock    ;
; N/A           ; None        ; -3.078 ns ; data_in[2] ; data_out[4]~reg0 ; clock    ;
; N/A           ; None        ; -3.080 ns ; data_in[2] ; data_out[3]~reg0 ; clock    ;
; N/A           ; None        ; -3.228 ns ; data_in[3] ; data_out[6]~reg0 ; clock    ;
; N/A           ; None        ; -3.262 ns ; data_in[3] ; data_out[5]~reg0 ; clock    ;
; N/A           ; None        ; -3.262 ns ; data_in[3] ; data_out[0]~reg0 ; clock    ;
; N/A           ; None        ; -3.263 ns ; data_in[3] ; data_out[2]~reg0 ; clock    ;
; N/A           ; None        ; -3.263 ns ; data_in[3] ; data_out[1]~reg0 ; clock    ;
; N/A           ; None        ; -3.265 ns ; data_in[3] ; data_out[3]~reg0 ; clock    ;
; N/A           ; None        ; -3.266 ns ; data_in[3] ; data_out[4]~reg0 ; clock    ;
; N/A           ; None        ; -3.311 ns ; data_in[0] ; data_out[2]~reg0 ; clock    ;
; N/A           ; None        ; -3.311 ns ; data_in[0] ; data_out[1]~reg0 ; clock    ;
; N/A           ; None        ; -3.312 ns ; data_in[0] ; data_out[5]~reg0 ; clock    ;
; N/A           ; None        ; -3.313 ns ; data_in[0] ; data_out[0]~reg0 ; clock    ;
; N/A           ; None        ; -3.314 ns ; data_in[0] ; data_out[6]~reg0 ; clock    ;
; N/A           ; None        ; -3.314 ns ; data_in[0] ; data_out[3]~reg0 ; clock    ;
; N/A           ; None        ; -3.315 ns ; data_in[0] ; data_out[4]~reg0 ; clock    ;
; N/A           ; None        ; -3.535 ns ; data_in[1] ; data_out[6]~reg0 ; clock    ;
; N/A           ; None        ; -3.563 ns ; data_in[1] ; data_out[3]~reg0 ; clock    ;
; N/A           ; None        ; -3.564 ns ; data_in[1] ; data_out[4]~reg0 ; clock    ;
; N/A           ; None        ; -3.566 ns ; data_in[1] ; data_out[0]~reg0 ; clock    ;
; N/A           ; None        ; -3.567 ns ; data_in[1] ; data_out[5]~reg0 ; clock    ;
; N/A           ; None        ; -3.568 ns ; data_in[1] ; data_out[2]~reg0 ; clock    ;
; N/A           ; None        ; -3.571 ns ; data_in[1] ; data_out[1]~reg0 ; clock    ;
+---------------+-------------+-----------+------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 24 10:28:09 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off segment7 -c segment7 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "data_out[1]~reg0" (data pin = "data_in[1]", clock pin = "clock") is 3.819 ns
    Info: + Longest pin to register delay is 6.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U3; Fanout = 7; PIN Node = 'data_in[1]'
        Info: 2: + IC(5.207 ns) + CELL(0.545 ns) = 6.616 ns; Loc. = LCCOMB_X1_Y4_N18; Fanout = 1; COMB Node = 'Mux1~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.712 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 1; REG Node = 'data_out[1]~reg0'
        Info: Total cell delay = 1.505 ns ( 22.42 % )
        Info: Total interconnect delay = 5.207 ns ( 77.58 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 1; REG Node = 'data_out[1]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
Info: tco from clock "clock" to destination pin "data_out[1]" through register "data_out[1]~reg0" is 9.565 ns
    Info: + Longest clock path from clock "clock" to source register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 1; REG Node = 'data_out[1]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.433 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 1; REG Node = 'data_out[1]~reg0'
        Info: 2: + IC(3.427 ns) + CELL(3.006 ns) = 6.433 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'data_out[1]'
        Info: Total cell delay = 3.006 ns ( 46.73 % )
        Info: Total interconnect delay = 3.427 ns ( 53.27 % )
Info: th for register "data_out[1]~reg0" (data pin = "data_in[2]", clock pin = "clock") is -3.074 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 1; REG Node = 'data_out[1]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y2; Fanout = 7; PIN Node = 'data_in[2]'
        Info: 2: + IC(4.913 ns) + CELL(0.322 ns) = 6.119 ns; Loc. = LCCOMB_X1_Y4_N18; Fanout = 1; COMB Node = 'Mux1~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.215 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 1; REG Node = 'data_out[1]~reg0'
        Info: Total cell delay = 1.302 ns ( 20.95 % )
        Info: Total interconnect delay = 4.913 ns ( 79.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 247 megabytes
    Info: Processing ended: Tue Apr 24 10:28:09 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


