================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |   435        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 1,544        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   706        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   604        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   583        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 2,881        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   725        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   725        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   725        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   645        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   643        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   643        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   643        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   643        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   861        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   955        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+
| Function  | Location     | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+
| + forward | atax.cpp:138 | 435          | 583           | 645          | 643         | 955           |
|    node3  | atax.cpp:98  | 106          | 150           | 138          | 138         | 182           |
|    node2  | atax.cpp:76  |  63          | 103           |  71          |  71         | 119           |
|    node1  | atax.cpp:34  | 142          | 238           | 223          | 221         | 325           |
|    node0  | atax.cpp:17  |  40          |  55           |  46          |  46         |  81           |
+-----------+--------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


