{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "FUSE": {
        "description": "Fuses",
        "children": {
          "registers": {
            "EXTENDED": {
              "offset": 2,
              "size": 8,
              "reset_value": 243,
              "children": {
                "fields": {
                  "BODLEVEL": {
                    "description": "Brown-out Detector trigger level",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BODLEVEL"
                  },
                  "HWBE": {
                    "description": "Hardware Boot Enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            },
            "HIGH": {
              "offset": 1,
              "size": 8,
              "reset_value": 153,
              "children": {
                "fields": {
                  "OCDEN": {
                    "description": "On-Chip Debug Enabled",
                    "offset": 7,
                    "size": 1
                  },
                  "JTAGEN": {
                    "description": "JTAG Interface Enabled",
                    "offset": 6,
                    "size": 1
                  },
                  "SPIEN": {
                    "description": "Serial program downloading (SPI) enabled",
                    "offset": 5,
                    "size": 1
                  },
                  "WDTON": {
                    "description": "Watchdog timer always on",
                    "offset": 4,
                    "size": 1
                  },
                  "EESAVE": {
                    "description": "Preserve EEPROM through the Chip Erase cycle",
                    "offset": 3,
                    "size": 1
                  },
                  "BOOTSZ": {
                    "description": "Select Boot Size",
                    "offset": 1,
                    "size": 2,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BOOTSZ"
                  },
                  "BOOTRST": {
                    "description": "Boot Reset vector Enabled",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LOW": {
              "offset": 0,
              "size": 8,
              "reset_value": 94,
              "children": {
                "fields": {
                  "CKDIV8": {
                    "description": "Divide clock by 8 internally",
                    "offset": 7,
                    "size": 1
                  },
                  "CKOUT": {
                    "description": "Clock output on PORTC7",
                    "offset": 6,
                    "size": 1
                  },
                  "SUT_CKSEL": {
                    "description": "Select Clock Source",
                    "offset": 0,
                    "size": 6,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_SUT_CKSEL"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_SUT_CKSEL": {
              "size": 6,
              "children": {
                "enum_fields": {
                  "EXTCLK_6CK_0MS": {
                    "description": "Ext. Clock; Start-up time: 6 CK + 0 ms",
                    "value": 0
                  },
                  "EXTCLK_6CK_4MS1": {
                    "description": "Ext. Clock; Start-up time: 6 CK + 4.1 ms",
                    "value": 16
                  },
                  "EXTCLK_6CK_65MS": {
                    "description": "Ext. Clock; Start-up time: 6 CK + 65 ms",
                    "value": 32
                  },
                  "INTRCOSC_6CK_0MS": {
                    "description": "Int. RC Osc.; Start-up time: 6 CK + 0 ms",
                    "value": 2
                  },
                  "INTRCOSC_6CK_4MS1": {
                    "description": "Int. RC Osc.; Start-up time: 6 CK + 4.1 ms",
                    "value": 18
                  },
                  "INTRCOSC_6CK_65MS": {
                    "description": "Int. RC Osc.; Start-up time: 6 CK + 65 ms",
                    "value": 34
                  },
                  "EXTLOFXTAL_32KCK_0MS_INTCAP": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 32K CK + 0 ms; Int. Cap.",
                    "value": 7
                  },
                  "EXTLOFXTAL_32KCK_4MS1_INTCAP": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 32K CK + 4.1 ms; Int. Cap.",
                    "value": 23
                  },
                  "EXTLOFXTAL_32KCK_65MS_INTCAP": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 32K CK + 65 ms; Int. Cap.",
                    "value": 39
                  },
                  "EXTLOFXTAL_1KCK_0MS_INTCAP": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 1K CK + 0 ms; Int. Cap.",
                    "value": 6
                  },
                  "EXTLOFXTAL_1KCK_4MS1_INTCAP": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 1K CK + 4.1 ms; Int. Cap.",
                    "value": 22
                  },
                  "EXTLOFXTAL_1KCK_65MS_INTCAP": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 1K CK + 65 ms; Int. Cap.",
                    "value": 38
                  },
                  "EXTLOFXTAL_32KCK_0MS": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 32K CK + 0 ms",
                    "value": 5
                  },
                  "EXTLOFXTAL_32KCK_4MS1": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 32K CK + 4.1 ms",
                    "value": 21
                  },
                  "EXTLOFXTAL_32KCK_65MS": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 32K CK + 65 ms",
                    "value": 37
                  },
                  "EXTLOFXTAL_1KCK_0MS": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 1K CK + 0 ms",
                    "value": 4
                  },
                  "EXTLOFXTAL_1KCK_4MS1": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 1K CK + 4.1 ms",
                    "value": 20
                  },
                  "EXTLOFXTAL_1KCK_65MS": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time: 1K CK + 65 ms",
                    "value": 36
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_258CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 258 CK + 4.1 ms",
                    "value": 8
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_258CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 258 CK + 65 ms",
                    "value": 24
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_1KCK_0MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 1K CK + 0 ms",
                    "value": 40
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_1KCK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 1K CK + 4.1 ms",
                    "value": 56
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_1KCK_65MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 1K CK + 65 ms",
                    "value": 9
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_0MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 16K CK + 0 ms",
                    "value": 25
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 16K CK + 4.1 ms",
                    "value": 41
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_65MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 16K CK + 65 ms",
                    "value": 57
                  },
                  "EXTXOSC_0MHZ9_3MHZ_258CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 258 CK + 4.1 ms",
                    "value": 10
                  },
                  "EXTXOSC_0MHZ9_3MHZ_258CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 258 CK + 65 ms",
                    "value": 26
                  },
                  "EXTXOSC_0MHZ9_3MHZ_1KCK_0MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 1K CK + 0 ms",
                    "value": 42
                  },
                  "EXTXOSC_0MHZ9_3MHZ_1KCK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 1K CK + 4.1 ms",
                    "value": 58
                  },
                  "EXTXOSC_0MHZ9_3MHZ_1KCK_65MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 1K CK + 65 ms",
                    "value": 11
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_0MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 16K CK + 0 ms",
                    "value": 27
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 16K CK + 4.1 ms",
                    "value": 43
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_65MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 16K CK + 65 ms",
                    "value": 59
                  },
                  "EXTXOSC_3MHZ_8MHZ_258CK_4MS1": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 258 CK + 4.1 ms",
                    "value": 12
                  },
                  "EXTXOSC_3MHZ_8MHZ_258CK_65MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 258 CK + 65 ms",
                    "value": 28
                  },
                  "EXTXOSC_3MHZ_8MHZ_1KCK_0MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 1K CK + 0 ms",
                    "value": 44
                  },
                  "EXTXOSC_3MHZ_8MHZ_1KCK_4MS1": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 1K CK + 4.1 ms",
                    "value": 60
                  },
                  "EXTXOSC_3MHZ_8MHZ_1KCK_65MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 1K CK + 65 ms",
                    "value": 13
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_0MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 16K CK + 0 ms",
                    "value": 29
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_4MS1": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 16K CK + 4.1 ms",
                    "value": 45
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_65MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 16K CK + 65 ms",
                    "value": 61
                  },
                  "EXTXOSC_8MHZ_XX_258CK_4MS1": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 258 CK + 4.1 ms",
                    "value": 14
                  },
                  "EXTXOSC_8MHZ_XX_258CK_65MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 258 CK + 65 ms",
                    "value": 30
                  },
                  "EXTXOSC_8MHZ_XX_1KCK_0MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 1K CK + 0 ms",
                    "value": 46
                  },
                  "EXTXOSC_8MHZ_XX_1KCK_4MS1": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 1K CK + 4.1 ms",
                    "value": 62
                  },
                  "EXTXOSC_8MHZ_XX_1KCK_65MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 1K CK + 65 ms",
                    "value": 15
                  },
                  "EXTXOSC_8MHZ_XX_16KCK_0MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 16K CK + 0 ms",
                    "value": 31
                  },
                  "EXTXOSC_8MHZ_XX_16KCK_4MS1": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 16K CK + 4.1 ms",
                    "value": 47
                  },
                  "EXTXOSC_8MHZ_XX_16KCK_65MS": {
                    "description": "Ext. Crystal Osc. 8.0-    MHz; Start-up time: 16K CK + 65 ms",
                    "value": 63
                  }
                }
              }
            },
            "ENUM_BOOTSZ": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "512W_FE00": {
                    "description": "Boot Flash size=512 words start address=$FE00",
                    "value": 3
                  },
                  "1024W_FC00": {
                    "description": "Boot Flash size=1024 words start address=$FC00",
                    "value": 2
                  },
                  "2048W_F800": {
                    "description": "Boot Flash size=2048 words start address=$F800",
                    "value": 1
                  },
                  "4096W_F000": {
                    "description": "Boot Flash size=4096 words start address=$F000",
                    "value": 0
                  }
                }
              }
            },
            "ENUM_BODLEVEL": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Brown-out detection disabled; [BODLEVEL=111]",
                    "value": 7
                  },
                  "2V0": {
                    "description": "Brown-out detection at VCC=2.0 V",
                    "value": 6
                  },
                  "2V2": {
                    "description": "Brown-out detection at VCC=2.2 V",
                    "value": 5
                  },
                  "2V4": {
                    "description": "Brown-out detection at VCC=2.4 V",
                    "value": 4
                  },
                  "2V6": {
                    "description": "Brown-out detection at VCC=2.6 V",
                    "value": 3
                  },
                  "3V4": {
                    "description": "Brown-out detection at VCC=3.4 V",
                    "value": 2
                  },
                  "3V5": {
                    "description": "Brown-out detection at VCC=3.5 V",
                    "value": 1
                  },
                  "4V3": {
                    "description": "Brown-out detection at VCC=4.3 V",
                    "value": 0
                  }
                }
              }
            }
          }
        }
      },
      "LOCKBIT": {
        "description": "Lockbits",
        "children": {
          "registers": {
            "LOCKBIT": {
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "LB": {
                    "description": "Memory Lock",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_LB"
                  },
                  "BLB0": {
                    "description": "Boot Loader Protection Mode",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_BLB"
                  },
                  "BLB1": {
                    "description": "Boot Loader Protection Mode",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_BLB2"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_LB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "PROG_VER_DISABLED": {
                    "description": "Further programming and verification disabled",
                    "value": 0
                  },
                  "PROG_DISABLED": {
                    "description": "Further programming disabled",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No memory lock features enabled",
                    "value": 3
                  }
                }
              }
            },
            "ENUM_BLB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LPM_SPM_DISABLE": {
                    "description": "LPM and SPM prohibited in Application Section",
                    "value": 0
                  },
                  "LPM_DISABLE": {
                    "description": "LPM prohibited in Application Section",
                    "value": 1
                  },
                  "SPM_DISABLE": {
                    "description": "SPM prohibited in Application Section",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No lock on SPM and LPM in Application Section",
                    "value": 3
                  }
                }
              }
            },
            "ENUM_BLB2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LPM_SPM_DISABLE": {
                    "description": "LPM and SPM prohibited in Boot Section",
                    "value": 0
                  },
                  "LPM_DISABLE": {
                    "description": "LPM prohibited in Boot Section",
                    "value": 1
                  },
                  "SPM_DISABLE": {
                    "description": "SPM prohibited in Boot Section",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No lock on SPM and LPM in Boot Section",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "WDT": {
        "description": "Watchdog Timer",
        "children": {
          "registers": {
            "WDTCSR": {
              "description": "Watchdog Timer Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "WDIF": {
                    "description": "Watchdog Timeout Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WDIE": {
                    "description": "Watchdog Timeout Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "WDP_bit0": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 0,
                    "size": 1
                  },
                  "WDP_bit1": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 1,
                    "size": 1
                  },
                  "WDP_bit2": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 2,
                    "size": 1
                  },
                  "WDP_bit3": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 5,
                    "size": 1
                  },
                  "WDCE": {
                    "description": "Watchdog Change Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "WDE": {
                    "description": "Watch Dog Enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "WDOG_TIMER_PRESCALE_4BITS": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "OSCILLATOR_CYCLES_2K": {
                    "description": "Oscillator Cycles 2K",
                    "value": 0
                  },
                  "OSCILLATOR_CYCLES_4K": {
                    "description": "Oscillator Cycles 4K",
                    "value": 1
                  },
                  "OSCILLATOR_CYCLES_8K": {
                    "description": "Oscillator Cycles 8K",
                    "value": 2
                  },
                  "OSCILLATOR_CYCLES_16K": {
                    "description": "Oscillator Cycles 16K",
                    "value": 3
                  },
                  "OSCILLATOR_CYCLES_32K": {
                    "description": "Oscillator Cycles 32K",
                    "value": 4
                  },
                  "OSCILLATOR_CYCLES_64K": {
                    "description": "Oscillator Cycles 64K",
                    "value": 5
                  },
                  "OSCILLATOR_CYCLES_128K": {
                    "description": "Oscillator Cycles 128K",
                    "value": 6
                  },
                  "OSCILLATOR_CYCLES_256K": {
                    "description": "Oscillator Cycles 256K",
                    "value": 7
                  },
                  "OSCILLATOR_CYCLES_512K": {
                    "description": "Oscillator Cycles 512K",
                    "value": 8
                  },
                  "OSCILLATOR_CYCLES_1024K": {
                    "description": "Oscillator Cycles 1024K",
                    "value": 9
                  }
                }
              }
            }
          }
        }
      },
      "PORT": {
        "description": "I/O Port",
        "children": {
          "register_groups": {
            "PORTA": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTA": {
                    "description": "Port A Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRA": {
                    "description": "Port A Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINA": {
                    "description": "Port A Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTB": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTB": {
                    "description": "Port B Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRB": {
                    "description": "Port B Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINB": {
                    "description": "Port B Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTC": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTC": {
                    "description": "Port C Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRC": {
                    "description": "Port C Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINC": {
                    "description": "Port C Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTD": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTD": {
                    "description": "Port D Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRD": {
                    "description": "Port D Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PIND": {
                    "description": "Port D Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTE": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTE": {
                    "description": "Data Register, Port E",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRE": {
                    "description": "Data Direction Register, Port E",
                    "offset": 1,
                    "size": 8
                  },
                  "PINE": {
                    "description": "Input Pins, Port E",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTF": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTF": {
                    "description": "Data Register, Port F",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRF": {
                    "description": "Data Direction Register, Port F",
                    "offset": 1,
                    "size": 8
                  },
                  "PINF": {
                    "description": "Input Pins, Port F",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "CPU": {
        "description": "CPU Registers",
        "children": {
          "registers": {
            "SREG": {
              "description": "Status Register",
              "offset": 33,
              "size": 8,
              "children": {
                "fields": {
                  "I": {
                    "description": "Global Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "T": {
                    "description": "Bit Copy Storage",
                    "offset": 6,
                    "size": 1
                  },
                  "H": {
                    "description": "Half Carry Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "S": {
                    "description": "Sign Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "V": {
                    "description": "Two's Complement Overflow Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "N": {
                    "description": "Negative Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "Z": {
                    "description": "Zero Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "C": {
                    "description": "Carry Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SP": {
              "description": "Stack Pointer ",
              "offset": 31,
              "size": 16
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 23,
              "size": 8,
              "children": {
                "fields": {
                  "JTD": {
                    "description": "JTAG Interface Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "PUD": {
                    "description": "Pull-up disable",
                    "offset": 4,
                    "size": 1
                  },
                  "IVSEL": {
                    "description": "Interrupt Vector Select",
                    "offset": 1,
                    "size": 1
                  },
                  "IVCE": {
                    "description": "Interrupt Vector Change Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "MCUSR": {
              "description": "MCU Status Register",
              "offset": 22,
              "size": 8,
              "children": {
                "fields": {
                  "JTRF": {
                    "description": "JTAG Reset Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "WDRF": {
                    "description": "Watchdog Reset Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "BORF": {
                    "description": "Brown-out Reset Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "EXTRF": {
                    "description": "External Reset Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PORF": {
                    "description": "Power-on reset flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "XMCRA": {
              "description": "External Memory Control Register A",
              "offset": 54,
              "size": 8,
              "children": {
                "fields": {
                  "SRE": {
                    "description": "External SRAM Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "SRL": {
                    "description": "Wait state page limit",
                    "offset": 4,
                    "size": 3,
                    "enum": "types.peripherals.CPU.children.enums.CPU_SECTOR_LIMITS3"
                  },
                  "SRW1": {
                    "description": "Wait state select bit upper page",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.CPU.children.enums.CPU_WAIT_STATES"
                  },
                  "SRW0": {
                    "description": "Wait state select bit lower page",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.CPU.children.enums.CPU_WAIT_STATES"
                  }
                }
              }
            },
            "XMCRB": {
              "description": "External Memory Control Register B",
              "offset": 55,
              "size": 8,
              "children": {
                "fields": {
                  "XMBK": {
                    "description": "External Memory Bus Keeper Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "XMM": {
                    "description": "External Memory High Mask",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.CPU.children.enums.CPU_PIN_RELEASE"
                  }
                }
              }
            },
            "OSCCAL": {
              "description": "Oscillator Calibration Value",
              "offset": 40,
              "size": 8,
              "children": {
                "fields": {
                  "OSCCAL": {
                    "description": "Oscillator Calibration ",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CLKPR": {
              "offset": 35,
              "size": 8,
              "children": {
                "fields": {
                  "CLKPCE": {
                    "offset": 7,
                    "size": 1
                  },
                  "CLKPS": {
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CLK_PRESCALE_4_BITS_SMALL"
                  }
                }
              }
            },
            "SMCR": {
              "description": "Sleep Mode Control Register",
              "offset": 21,
              "size": 8,
              "children": {
                "fields": {
                  "SM": {
                    "description": "Sleep Mode Select bits",
                    "offset": 1,
                    "size": 3,
                    "enum": "types.peripherals.CPU.children.enums.CPU_SLEEP_MODE_3BITS"
                  },
                  "SE": {
                    "description": "Sleep Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "EIND": {
              "description": "Extended Indirect Register",
              "offset": 30,
              "size": 8
            },
            "RAMPZ": {
              "description": "RAM Page Z Select Register",
              "offset": 29,
              "size": 8
            },
            "GPIOR2": {
              "description": "General Purpose IO Register 2",
              "offset": 13,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR": {
                    "description": "General Purpose IO Register 2 bis",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "GPIOR1": {
              "description": "General Purpose IO Register 1",
              "offset": 12,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR": {
                    "description": "General Purpose IO Register 1 bis",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "GPIOR0": {
              "description": "General Purpose IO Register 0",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR07": {
                    "description": "General Purpose IO Register 0 bit 7",
                    "offset": 7,
                    "size": 1
                  },
                  "GPIOR06": {
                    "description": "General Purpose IO Register 0 bit 6",
                    "offset": 6,
                    "size": 1
                  },
                  "GPIOR05": {
                    "description": "General Purpose IO Register 0 bit 5",
                    "offset": 5,
                    "size": 1
                  },
                  "GPIOR04": {
                    "description": "General Purpose IO Register 0 bit 4",
                    "offset": 4,
                    "size": 1
                  },
                  "GPIOR03": {
                    "description": "General Purpose IO Register 0 bit 3",
                    "offset": 3,
                    "size": 1
                  },
                  "GPIOR02": {
                    "description": "General Purpose IO Register 0 bit 2",
                    "offset": 2,
                    "size": 1
                  },
                  "GPIOR01": {
                    "description": "General Purpose IO Register 0 bit 1",
                    "offset": 1,
                    "size": 1
                  },
                  "GPIOR00": {
                    "description": "General Purpose IO Register 0 bit 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PRR1": {
              "description": "Power Reduction Register1",
              "offset": 39,
              "size": 8,
              "children": {
                "fields": {
                  "PRUSB": {
                    "description": "Power Reduction USB",
                    "offset": 7,
                    "size": 1
                  },
                  "PRTIM3": {
                    "description": "Power Reduction Timer/Counter3",
                    "offset": 3,
                    "size": 1
                  },
                  "PRUSART1": {
                    "description": "Power Reduction USART1",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PRR0": {
              "description": "Power Reduction Register0",
              "offset": 38,
              "size": 8,
              "children": {
                "fields": {
                  "PRTWI": {
                    "description": "Power Reduction TWI",
                    "offset": 7,
                    "size": 1
                  },
                  "PRTIM2": {
                    "description": "Power Reduction Timer/Counter2",
                    "offset": 6,
                    "size": 1
                  },
                  "PRTIM0": {
                    "description": "Power Reduction Timer/Counter0",
                    "offset": 5,
                    "size": 1
                  },
                  "PRTIM1": {
                    "description": "Power Reduction Timer/Counter1",
                    "offset": 3,
                    "size": 1
                  },
                  "PRSPI": {
                    "description": "Power Reduction Serial Peripheral Interface",
                    "offset": 2,
                    "size": 1
                  },
                  "PRADC": {
                    "description": "Power Reduction ADC",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "CPU_SECTOR_LIMITS3": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "LS_N_A_US_0X1100_0XFFFF": {
                    "description": "LS = N/A, US = 0x1100 - 0xFFFF",
                    "value": 0
                  },
                  "LS_0X2100_0X1FFF_US_0X2000_0XFFFF": {
                    "description": "LS = 0x2100 - 0x1FFF, US = 0x2000 - 0xFFFF",
                    "value": 1
                  },
                  "LS_0X2100_0X3FFF_US_0X4000_0XFFFF": {
                    "description": "LS = 0x2100 - 0x3FFF, US = 0x4000 - 0xFFFF",
                    "value": 2
                  },
                  "LS_0X2100_0X5FFF_US_0X6000_0XFFFF": {
                    "description": "LS = 0x2100 - 0x5FFF, US = 0x6000 - 0xFFFF",
                    "value": 3
                  },
                  "LS_0X2100_0X7FFF_US_0X8000_0XFFFF": {
                    "description": "LS = 0x2100 - 0x7FFF, US = 0x8000 - 0xFFFF",
                    "value": 4
                  },
                  "LS_0X2100_0X9FFF_US_0XA000_0XFFFF": {
                    "description": "LS = 0x2100 - 0x9FFF, US = 0xA000 - 0xFFFF",
                    "value": 5
                  },
                  "LS_0X2100_0XBFFF_US_0XC000_0XFFFF": {
                    "description": "LS = 0x2100 - 0xBFFF, US = 0xC000 - 0xFFFF",
                    "value": 6
                  },
                  "LS_0X2100_0XDFFF_US_0XE000_0XFFFF": {
                    "description": "LS = 0x2100 - 0xDFFF, US = 0xE000 - 0xFFFF",
                    "value": 7
                  }
                }
              }
            },
            "CPU_WAIT_STATES": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NO_WAIT_STATES": {
                    "description": "No wait-states",
                    "value": 0
                  },
                  "WAIT_ONE_CYCLE_DURING_READ_WRITE_STROBE": {
                    "description": "Wait one cycle during read/write strobe",
                    "value": 1
                  },
                  "WAIT_TWO_CYCLES_DURING_READ_WRITE_STROBE": {
                    "description": "Wait two cycles during read/write strobe",
                    "value": 2
                  },
                  "WAIT_TWO_CYCLES_DURING_READ_WRITE_AND_WAIT_ONE_CYCLE_BEFORE_DRIVING_OUT_NEW_ADDRESS": {
                    "description": "Wait two cycles during read/write and wait one cycle before driving out new address",
                    "value": 3
                  }
                }
              }
            },
            "CPU_PIN_RELEASE": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NONE": {
                    "description": "None",
                    "value": 0
                  },
                  "PX7": {
                    "description": "Px7",
                    "value": 1
                  },
                  "PX7_PX6": {
                    "description": "Px7-Px6",
                    "value": 2
                  },
                  "PX7_PX5": {
                    "description": "Px7-Px5",
                    "value": 3
                  },
                  "PX7_PX4": {
                    "description": "Px7-Px4",
                    "value": 4
                  },
                  "PX7_PX3": {
                    "description": "Px7-Px3",
                    "value": 5
                  },
                  "PX7_PX2": {
                    "description": "Px7-Px2",
                    "value": 6
                  },
                  "FULL_PORT_X": {
                    "description": "Full Port X",
                    "value": 7
                  }
                }
              }
            },
            "CPU_CLK_PRESCALE_4_BITS_SMALL": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "1": {
                    "description": "1",
                    "value": 0
                  },
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  },
                  "256": {
                    "description": "256",
                    "value": 8
                  }
                }
              }
            },
            "CPU_SLEEP_MODE_3BITS": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "IDLE": {
                    "description": "Idle",
                    "value": 0
                  },
                  "ADC": {
                    "description": "ADC Noise Reduction (If Available)",
                    "value": 1
                  },
                  "PDOWN": {
                    "description": "Power Down",
                    "value": 2
                  },
                  "PSAVE": {
                    "description": "Power Save",
                    "value": 3
                  },
                  "VAL_0x04": {
                    "description": "Reserved",
                    "value": 4
                  },
                  "VAL_0x05": {
                    "description": "Reserved",
                    "value": 5
                  },
                  "STDBY": {
                    "description": "Standby",
                    "value": 6
                  },
                  "ESTDBY": {
                    "description": "Extended Standby",
                    "value": 7
                  }
                }
              }
            },
            "OSCCAL_VALUE_ADDRESSES": {
              "description": "Oscillator Calibration Values",
              "size": 1,
              "children": {
                "enum_fields": {
                  "8_0_MHz": {
                    "description": "8.0 MHz",
                    "value": 0
                  }
                }
              }
            }
          }
        }
      },
      "TWI": {
        "description": "Two Wire Serial Interface",
        "children": {
          "registers": {
            "TWAMR": {
              "description": "TWI (Slave) Address Mask Register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "TWAM": {
                    "offset": 1,
                    "size": 7
                  }
                }
              }
            },
            "TWBR": {
              "description": "TWI Bit Rate register",
              "offset": 0,
              "size": 8
            },
            "TWCR": {
              "description": "TWI Control Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "TWINT": {
                    "description": "TWI Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "TWEA": {
                    "description": "TWI Enable Acknowledge Bit",
                    "offset": 6,
                    "size": 1
                  },
                  "TWSTA": {
                    "description": "TWI Start Condition Bit",
                    "offset": 5,
                    "size": 1
                  },
                  "TWSTO": {
                    "description": "TWI Stop Condition Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "TWWC": {
                    "description": "TWI Write Collition Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "TWEN": {
                    "description": "TWI Enable Bit",
                    "offset": 2,
                    "size": 1
                  },
                  "TWIE": {
                    "description": "TWI Interrupt Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "TWSR": {
              "description": "TWI Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "TWS": {
                    "description": "TWI Status",
                    "offset": 3,
                    "size": 5
                  },
                  "TWPS": {
                    "description": "TWI Prescaler",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.TWI.children.enums.COMM_TWI_PRESACLE"
                  }
                }
              }
            },
            "TWDR": {
              "description": "TWI Data register",
              "offset": 3,
              "size": 8
            },
            "TWAR": {
              "description": "TWI (Slave) Address register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "TWA": {
                    "description": "TWI (Slave) Address register Bits",
                    "offset": 1,
                    "size": 7
                  },
                  "TWGCE": {
                    "description": "TWI General Call Recognition Enable Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "COMM_TWI_PRESACLE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "1": {
                    "description": "1",
                    "value": 0
                  },
                  "4": {
                    "description": "4",
                    "value": 1
                  },
                  "16": {
                    "description": "16",
                    "value": 2
                  },
                  "64": {
                    "description": "64",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "SPI": {
        "description": "Serial Peripheral Interface",
        "children": {
          "registers": {
            "SPCR": {
              "description": "SPI Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "SPIE": {
                    "description": "SPI Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "SPE": {
                    "description": "SPI Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "DORD": {
                    "description": "Data Order",
                    "offset": 5,
                    "size": 1
                  },
                  "MSTR": {
                    "description": "Master/Slave Select",
                    "offset": 4,
                    "size": 1
                  },
                  "CPOL": {
                    "description": "Clock polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "CPHA": {
                    "description": "Clock Phase",
                    "offset": 2,
                    "size": 1
                  },
                  "SPR": {
                    "description": "SPI Clock Rate Selects",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.SPI.children.enums.COMM_SCK_RATE_3BIT"
                  }
                }
              }
            },
            "SPSR": {
              "description": "SPI Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "SPIF": {
                    "description": "SPI Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WCOL": {
                    "description": "Write Collision Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "SPI2X": {
                    "description": "Double SPI Speed Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SPDR": {
              "description": "SPI Data Register",
              "offset": 2,
              "size": 8
            }
          },
          "enums": {
            "COMM_SCK_RATE_3BIT": {
              "children": {
                "enum_fields": {
                  "FOSC_4": {
                    "description": "fosc/4",
                    "value": 0
                  },
                  "FOSC_16": {
                    "description": "fosc/16",
                    "value": 1
                  },
                  "FOSC_64": {
                    "description": "fosc/64",
                    "value": 7
                  },
                  "FOSC_128": {
                    "description": "fosc/128",
                    "value": 3
                  },
                  "FOSC_2": {
                    "description": "fosc/2",
                    "value": 4
                  },
                  "FOSC_8": {
                    "description": "fosc/8",
                    "value": 5
                  },
                  "FOSC_32": {
                    "description": "fosc/32",
                    "value": 6
                  }
                }
              }
            }
          }
        }
      },
      "USART": {
        "description": "USART",
        "children": {
          "register_groups": {
            "USART1": {
              "description": "USART",
              "children": {
                "registers": {
                  "UDR1": {
                    "description": "USART I/O Data Register",
                    "offset": 6,
                    "size": 8
                  },
                  "UCSR1A": {
                    "description": "USART Control and Status Register A",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXC1": {
                          "description": "USART Receive Complete",
                          "offset": 7,
                          "size": 1
                        },
                        "TXC1": {
                          "description": "USART Transmitt Complete",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRE1": {
                          "description": "USART Data Register Empty",
                          "offset": 5,
                          "size": 1
                        },
                        "FE1": {
                          "description": "Framing Error",
                          "offset": 4,
                          "size": 1
                        },
                        "DOR1": {
                          "description": "Data overRun",
                          "offset": 3,
                          "size": 1
                        },
                        "UPE1": {
                          "description": "Parity Error",
                          "offset": 2,
                          "size": 1
                        },
                        "U2X1": {
                          "description": "Double the USART transmission speed",
                          "offset": 1,
                          "size": 1
                        },
                        "MPCM1": {
                          "description": "Multi-processor Communication Mode",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR1B": {
                    "description": "USART Control and Status Register B",
                    "offset": 1,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXCIE1": {
                          "description": "RX Complete Interrupt Enable",
                          "offset": 7,
                          "size": 1
                        },
                        "TXCIE1": {
                          "description": "TX Complete Interrupt Enable",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRIE1": {
                          "description": "USART Data register Empty Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "RXEN1": {
                          "description": "Receiver Enable",
                          "offset": 4,
                          "size": 1
                        },
                        "TXEN1": {
                          "description": "Transmitter Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "UCSZ12": {
                          "description": "Character Size",
                          "offset": 2,
                          "size": 1
                        },
                        "RXB81": {
                          "description": "Receive Data Bit 8",
                          "offset": 1,
                          "size": 1
                        },
                        "TXB81": {
                          "description": "Transmit Data Bit 8",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR1C": {
                    "description": "USART Control and Status Register C",
                    "offset": 2,
                    "size": 8,
                    "children": {
                      "fields": {
                        "UMSEL1": {
                          "description": "USART Mode Select",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.USART.children.enums.COMM_USART_MODE_2BIT"
                        },
                        "UPM1": {
                          "description": "Parity Mode Bits",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.USART.children.enums.COMM_UPM_PARITY_MODE"
                        },
                        "USBS1": {
                          "description": "Stop Bit Select",
                          "offset": 3,
                          "size": 1,
                          "enum": "types.peripherals.USART.children.enums.COMM_STOP_BIT_SEL"
                        },
                        "UCSZ1": {
                          "description": "Character Size",
                          "offset": 1,
                          "size": 2
                        },
                        "UCPOL1": {
                          "description": "Clock Polarity",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UBRR1": {
                    "description": "USART Baud Rate Register  Bytes",
                    "offset": 4,
                    "size": 16
                  }
                }
              }
            }
          },
          "enums": {
            "COMM_USART_MODE_2BIT": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ASYNCHRONOUS_USART": {
                    "description": "Asynchronous USART",
                    "value": 0
                  },
                  "SYNCHRONOUS_USART": {
                    "description": "Synchronous USART",
                    "value": 1
                  },
                  "MASTER_SPI": {
                    "description": "Master SPI",
                    "value": 3
                  }
                }
              }
            },
            "COMM_UPM_PARITY_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Disabled",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "ENABLED_EVEN_PARITY": {
                    "description": "Enabled, Even Parity",
                    "value": 2
                  },
                  "ENABLED_ODD_PARITY": {
                    "description": "Enabled, Odd Parity",
                    "value": 3
                  }
                }
              }
            },
            "COMM_STOP_BIT_SEL": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "1_BIT": {
                    "description": "1-bit",
                    "value": 0
                  },
                  "2_BIT": {
                    "description": "2-bit",
                    "value": 1
                  }
                }
              }
            }
          }
        }
      },
      "USB_DEVICE": {
        "description": "USB Device Registers",
        "children": {
          "registers": {
            "UEINT": {
              "offset": 20,
              "size": 8
            },
            "UEBCHX": {
              "offset": 19,
              "size": 8
            },
            "UEBCLX": {
              "offset": 18,
              "size": 8
            },
            "UEDATX": {
              "offset": 17,
              "size": 8
            },
            "UEIENX": {
              "offset": 16,
              "size": 8,
              "children": {
                "fields": {
                  "FLERRE": {
                    "offset": 7,
                    "size": 1
                  },
                  "NAKINE": {
                    "offset": 6,
                    "size": 1
                  },
                  "NAKOUTE": {
                    "offset": 4,
                    "size": 1
                  },
                  "RXSTPE": {
                    "offset": 3,
                    "size": 1
                  },
                  "RXOUTE": {
                    "offset": 2,
                    "size": 1
                  },
                  "STALLEDE": {
                    "offset": 1,
                    "size": 1
                  },
                  "TXINE": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UESTA1X": {
              "offset": 15,
              "size": 8,
              "children": {
                "fields": {
                  "CTRLDIR": {
                    "offset": 2,
                    "size": 1
                  },
                  "CURRBK": {
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "UESTA0X": {
              "offset": 14,
              "size": 8,
              "children": {
                "fields": {
                  "CFGOK": {
                    "offset": 7,
                    "size": 1
                  },
                  "OVERFI": {
                    "offset": 6,
                    "size": 1
                  },
                  "UNDERFI": {
                    "offset": 5,
                    "size": 1
                  },
                  "DTSEQ": {
                    "offset": 2,
                    "size": 2
                  },
                  "NBUSYBK": {
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "UECFG1X": {
              "offset": 13,
              "size": 8,
              "children": {
                "fields": {
                  "EPSIZE": {
                    "offset": 4,
                    "size": 3
                  },
                  "EPBK": {
                    "offset": 2,
                    "size": 2
                  },
                  "ALLOC": {
                    "offset": 1,
                    "size": 1
                  }
                }
              }
            },
            "UECFG0X": {
              "offset": 12,
              "size": 8,
              "children": {
                "fields": {
                  "EPTYPE": {
                    "offset": 6,
                    "size": 2
                  },
                  "EPDIR": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UECONX": {
              "offset": 11,
              "size": 8,
              "children": {
                "fields": {
                  "STALLRQ": {
                    "offset": 5,
                    "size": 1
                  },
                  "STALLRQC": {
                    "offset": 4,
                    "size": 1
                  },
                  "RSTDT": {
                    "offset": 3,
                    "size": 1
                  },
                  "EPEN": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UERST": {
              "offset": 10,
              "size": 8,
              "children": {
                "fields": {
                  "EPRST": {
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "UENUM": {
              "offset": 9,
              "size": 8
            },
            "UEINTX": {
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "FIFOCON": {
                    "offset": 7,
                    "size": 1
                  },
                  "NAKINI": {
                    "offset": 6,
                    "size": 1
                  },
                  "RWAL": {
                    "offset": 5,
                    "size": 1
                  },
                  "NAKOUTI": {
                    "offset": 4,
                    "size": 1
                  },
                  "RXSTPI": {
                    "offset": 3,
                    "size": 1
                  },
                  "RXOUTI": {
                    "offset": 2,
                    "size": 1
                  },
                  "STALLEDI": {
                    "offset": 1,
                    "size": 1
                  },
                  "TXINI": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UDMFN": {
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "FNCERR": {
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "UDFNUM": {
              "offset": 4,
              "size": 16
            },
            "UDADDR": {
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "ADDEN": {
                    "offset": 7,
                    "size": 1
                  },
                  "UADD": {
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "UDIEN": {
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "UPRSME": {
                    "offset": 6,
                    "size": 1
                  },
                  "EORSME": {
                    "offset": 5,
                    "size": 1
                  },
                  "WAKEUPE": {
                    "offset": 4,
                    "size": 1
                  },
                  "EORSTE": {
                    "offset": 3,
                    "size": 1
                  },
                  "SOFE": {
                    "offset": 2,
                    "size": 1
                  },
                  "SUSPE": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UDINT": {
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "UPRSMI": {
                    "offset": 6,
                    "size": 1
                  },
                  "EORSMI": {
                    "offset": 5,
                    "size": 1
                  },
                  "WAKEUPI": {
                    "offset": 4,
                    "size": 1
                  },
                  "EORSTI": {
                    "offset": 3,
                    "size": 1
                  },
                  "SOFI": {
                    "offset": 2,
                    "size": 1
                  },
                  "SUSPI": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UDCON": {
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "LSM": {
                    "offset": 2,
                    "size": 1
                  },
                  "RMWKUP": {
                    "offset": 1,
                    "size": 1
                  },
                  "DETACH": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "USB_GLOBAL": {
        "description": "USB Controller",
        "children": {
          "registers": {
            "OTGINT": {
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "STOI": {
                    "offset": 5,
                    "size": 1
                  },
                  "HNPERRI": {
                    "offset": 4,
                    "size": 1
                  },
                  "ROLEEXI": {
                    "offset": 3,
                    "size": 1
                  },
                  "BCERRI": {
                    "offset": 2,
                    "size": 1
                  },
                  "VBERRI": {
                    "offset": 1,
                    "size": 1
                  },
                  "SRPI": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OTGIEN": {
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "STOE": {
                    "offset": 5,
                    "size": 1
                  },
                  "HNPERRE": {
                    "offset": 4,
                    "size": 1
                  },
                  "ROLEEXE": {
                    "offset": 3,
                    "size": 1
                  },
                  "BCERRE": {
                    "offset": 2,
                    "size": 1
                  },
                  "VBERRE": {
                    "offset": 1,
                    "size": 1
                  },
                  "SRPE": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OTGCON": {
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "HNPREQ": {
                    "offset": 5,
                    "size": 1
                  },
                  "SRPREQ": {
                    "offset": 4,
                    "size": 1
                  },
                  "SRPSEL": {
                    "offset": 3,
                    "size": 1
                  },
                  "VBUSHWC": {
                    "offset": 2,
                    "size": 1
                  },
                  "VBUSREQ": {
                    "offset": 1,
                    "size": 1
                  },
                  "VBUSRQC": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OTGTCON": {
              "offset": 34,
              "size": 8,
              "children": {
                "fields": {
                  "OTGTCON_7": {
                    "offset": 7,
                    "size": 1
                  },
                  "PAGE": {
                    "offset": 5,
                    "size": 2
                  },
                  "VALUE_2": {
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "USBINT": {
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "IDTI": {
                    "offset": 1,
                    "size": 1
                  },
                  "VBUSTI": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "USBSTA": {
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "SPEED": {
                    "offset": 3,
                    "size": 1
                  },
                  "ID": {
                    "offset": 1,
                    "size": 1
                  },
                  "VBUS": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "USBCON": {
              "description": "USB General Control Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "USBE": {
                    "offset": 7,
                    "size": 1
                  },
                  "HOST": {
                    "offset": 6,
                    "size": 1
                  },
                  "FRZCLK": {
                    "offset": 5,
                    "size": 1
                  },
                  "OTGPADE": {
                    "offset": 4,
                    "size": 1
                  },
                  "IDTE": {
                    "offset": 1,
                    "size": 1
                  },
                  "VBUSTE": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UHWCON": {
              "description": "USB Hardware Configuration Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "UIMOD": {
                    "offset": 7,
                    "size": 1
                  },
                  "UIDE": {
                    "offset": 6,
                    "size": 1
                  },
                  "UVCONE": {
                    "offset": 4,
                    "size": 1
                  },
                  "UVREGE": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "USB_HOST": {
        "description": "USB Host Registers",
        "children": {
          "registers": {
            "UPERRX": {
              "offset": 87,
              "size": 8,
              "children": {
                "fields": {
                  "COUNTER": {
                    "offset": 5,
                    "size": 2
                  },
                  "CRC16": {
                    "offset": 4,
                    "size": 1
                  },
                  "TIMEOUT": {
                    "offset": 3,
                    "size": 1
                  },
                  "PID": {
                    "offset": 2,
                    "size": 1
                  },
                  "DATAPID": {
                    "offset": 1,
                    "size": 1
                  },
                  "DATATGL": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UPINT": {
              "offset": 90,
              "size": 8
            },
            "UPBCHX": {
              "offset": 89,
              "size": 8
            },
            "UPBCLX": {
              "offset": 88,
              "size": 8
            },
            "UPDATX": {
              "offset": 17,
              "size": 8
            },
            "UPIENX": {
              "offset": 16,
              "size": 8,
              "children": {
                "fields": {
                  "FLERRE": {
                    "offset": 7,
                    "size": 1
                  },
                  "NAKEDE": {
                    "offset": 6,
                    "size": 1
                  },
                  "PERRE": {
                    "offset": 4,
                    "size": 1
                  },
                  "TXSTPE": {
                    "offset": 3,
                    "size": 1
                  },
                  "TXOUTE": {
                    "offset": 2,
                    "size": 1
                  },
                  "RXSTALLE": {
                    "offset": 1,
                    "size": 1
                  },
                  "RXINE": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UPCFG2X": {
              "offset": 15,
              "size": 8
            },
            "UPSTAX": {
              "offset": 14,
              "size": 8,
              "children": {
                "fields": {
                  "CFGOK": {
                    "offset": 7,
                    "size": 1
                  },
                  "OVERFI": {
                    "offset": 6,
                    "size": 1
                  },
                  "UNDERFI": {
                    "offset": 5,
                    "size": 1
                  },
                  "DTSEQ": {
                    "offset": 2,
                    "size": 2
                  },
                  "NBUSYK": {
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "UPCFG1X": {
              "offset": 13,
              "size": 8,
              "children": {
                "fields": {
                  "PSIZE": {
                    "offset": 4,
                    "size": 3
                  },
                  "PBK": {
                    "offset": 2,
                    "size": 2
                  },
                  "ALLOC": {
                    "offset": 1,
                    "size": 1
                  }
                }
              }
            },
            "UPCFG0X": {
              "offset": 12,
              "size": 8,
              "children": {
                "fields": {
                  "PTYPE": {
                    "offset": 6,
                    "size": 2
                  },
                  "PTOKEN": {
                    "offset": 4,
                    "size": 2
                  },
                  "PEPNUM": {
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "UPCONX": {
              "offset": 11,
              "size": 8,
              "children": {
                "fields": {
                  "PFREEZE": {
                    "offset": 6,
                    "size": 1
                  },
                  "INMODE": {
                    "offset": 5,
                    "size": 1
                  },
                  "RSTDT": {
                    "offset": 3,
                    "size": 1
                  },
                  "PEN": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UPRST": {
              "offset": 10,
              "size": 8,
              "children": {
                "fields": {
                  "PRST": {
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "UPNUM": {
              "offset": 9,
              "size": 8
            },
            "UPINTX": {
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "FIFOCON": {
                    "offset": 7,
                    "size": 1
                  },
                  "NAKEDI": {
                    "offset": 6,
                    "size": 1
                  },
                  "RWAL": {
                    "offset": 5,
                    "size": 1
                  },
                  "PERRI": {
                    "offset": 4,
                    "size": 1
                  },
                  "TXSTPI": {
                    "offset": 3,
                    "size": 1
                  },
                  "TXOUTI": {
                    "offset": 2,
                    "size": 1
                  },
                  "RXSTALLI": {
                    "offset": 1,
                    "size": 1
                  },
                  "RXINI": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UPINRQX": {
              "offset": 7,
              "size": 8
            },
            "UHFLEN": {
              "offset": 6,
              "size": 8
            },
            "UHFNUM": {
              "offset": 4,
              "size": 16
            },
            "UHADDR": {
              "offset": 3,
              "size": 8
            },
            "UHIEN": {
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "HWUPE": {
                    "offset": 6,
                    "size": 1
                  },
                  "HSOFE": {
                    "offset": 5,
                    "size": 1
                  },
                  "RXRSME": {
                    "offset": 4,
                    "size": 1
                  },
                  "RSMEDE": {
                    "offset": 3,
                    "size": 1
                  },
                  "RSTE": {
                    "offset": 2,
                    "size": 1
                  },
                  "DDISCE": {
                    "offset": 1,
                    "size": 1
                  },
                  "DCONNE": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UHINT": {
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "UHUPI": {
                    "offset": 6,
                    "size": 1
                  },
                  "HSOFI": {
                    "offset": 5,
                    "size": 1
                  },
                  "RXRSMI": {
                    "offset": 4,
                    "size": 1
                  },
                  "RSMEDI": {
                    "offset": 3,
                    "size": 1
                  },
                  "RSTI": {
                    "offset": 2,
                    "size": 1
                  },
                  "DDISCI": {
                    "offset": 1,
                    "size": 1
                  },
                  "DCONNI": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "UHCON": {
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "RESUME": {
                    "offset": 2,
                    "size": 1
                  },
                  "RESET": {
                    "offset": 1,
                    "size": 1
                  },
                  "SOFEN": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "BOOT_LOAD": {
        "description": "Bootloader",
        "children": {
          "registers": {
            "SPMCSR": {
              "description": "Store Program Memory Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "SPMIE": {
                    "description": "SPM Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "RWWSB": {
                    "description": "Read While Write Section Busy",
                    "offset": 6,
                    "size": 1
                  },
                  "SIGRD": {
                    "description": "Signature Row Read",
                    "offset": 5,
                    "size": 1
                  },
                  "RWWSRE": {
                    "description": "Read While Write section read enable",
                    "offset": 4,
                    "size": 1
                  },
                  "BLBSET": {
                    "description": "Boot Lock Bit Set",
                    "offset": 3,
                    "size": 1
                  },
                  "PGWRT": {
                    "description": "Page Write",
                    "offset": 2,
                    "size": 1
                  },
                  "PGERS": {
                    "description": "Page Erase",
                    "offset": 1,
                    "size": 1
                  },
                  "SPMEN": {
                    "description": "Store Program Memory Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "EEPROM": {
        "description": "EEPROM",
        "children": {
          "registers": {
            "EEAR": {
              "description": "EEPROM Address Register Low Bytes",
              "offset": 2,
              "size": 16
            },
            "EEDR": {
              "description": "EEPROM Data Register",
              "offset": 1,
              "size": 8
            },
            "EECR": {
              "description": "EEPROM Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "EEPM": {
                    "description": "EEPROM Programming Mode Bits",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EEPROM.children.enums.EEP_MODE"
                  },
                  "EERIE": {
                    "description": "EEPROM Ready Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "EEMPE": {
                    "description": "EEPROM Master Write Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "EEPE": {
                    "description": "EEPROM Write Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EERE": {
                    "description": "EEPROM Read Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "EEP_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ERASE_AND_WRITE_IN_ONE_OPERATION": {
                    "description": "Erase and Write in one operation",
                    "value": 0
                  },
                  "ERASE_ONLY": {
                    "description": "Erase Only",
                    "value": 1
                  },
                  "WRITE_ONLY": {
                    "description": "Write Only",
                    "value": 2
                  }
                }
              }
            }
          }
        }
      },
      "TC8": {
        "description": "Timer/Counter, 8-bit",
        "children": {
          "register_groups": {
            "TC0": {
              "description": "Timer/Counter, 8-bit",
              "children": {
                "registers": {
                  "OCR0B": {
                    "description": "Timer/Counter0 Output Compare Register",
                    "offset": 19,
                    "size": 8
                  },
                  "OCR0A": {
                    "description": "Timer/Counter0 Output Compare Register",
                    "offset": 18,
                    "size": 8
                  },
                  "TCNT0": {
                    "description": "Timer/Counter0",
                    "offset": 17,
                    "size": 8
                  },
                  "TCCR0B": {
                    "description": "Timer/Counter Control Register B",
                    "offset": 16,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC0A": {
                          "description": "Force Output Compare A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC0B": {
                          "description": "Force Output Compare B",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM02": {
                          "offset": 3,
                          "size": 1
                        },
                        "CS0": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR0A": {
                    "description": "Timer/Counter  Control Register A",
                    "offset": 15,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM0A": {
                          "description": "Compare Output Mode, Phase Correct PWM Mode",
                          "offset": 6,
                          "size": 2
                        },
                        "COM0B": {
                          "description": "Compare Output Mode, Fast PWm",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM0": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TIMSK0": {
                    "description": "Timer/Counter0 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCIE0B": {
                          "description": "Timer/Counter0 Output Compare Match B Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE0A": {
                          "description": "Timer/Counter0 Output Compare Match A Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE0": {
                          "description": "Timer/Counter0 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR0": {
                    "description": "Timer/Counter0 Interrupt Flag register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCF0B": {
                          "description": "Timer/Counter0 Output Compare Flag 0B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF0A": {
                          "description": "Timer/Counter0 Output Compare Flag 0A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV0": {
                          "description": "Timer/Counter0 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer/Counter Control Register",
                    "offset": 14,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "PSRSYNC": {
                          "description": "Prescaler Reset Timer/Counter1 and Timer/Counter0",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TC8_ASYNC": {
        "description": "Timer/Counter, 8-bit Async",
        "children": {
          "register_groups": {
            "TC2": {
              "description": "Timer/Counter, 8-bit Async",
              "children": {
                "registers": {
                  "TIMSK2": {
                    "description": "Timer/Counter Interrupt Mask register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCIE2B": {
                          "description": "Timer/Counter2 Output Compare Match B Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE2A": {
                          "description": "Timer/Counter2 Output Compare Match A Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE2": {
                          "description": "Timer/Counter2 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR2": {
                    "description": "Timer/Counter Interrupt Flag Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCF2B": {
                          "description": "Output Compare Flag 2B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF2A": {
                          "description": "Output Compare Flag 2A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV2": {
                          "description": "Timer/Counter2 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR2A": {
                    "description": "Timer/Counter2 Control Register A",
                    "offset": 121,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM2A": {
                          "description": "Compare Output Mode bits",
                          "offset": 6,
                          "size": 2
                        },
                        "COM2B": {
                          "description": "Compare Output Mode bits",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM2": {
                          "description": "Waveform Genration Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR2B": {
                    "description": "Timer/Counter2 Control Register B",
                    "offset": 122,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC2A": {
                          "description": "Force Output Compare A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC2B": {
                          "description": "Force Output Compare B",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM22": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 1
                        },
                        "CS2": {
                          "description": "Clock Select bits",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8_ASYNC.children.enums.CLK_SEL_3BIT"
                        }
                      }
                    }
                  },
                  "TCNT2": {
                    "description": "Timer/Counter2",
                    "offset": 123,
                    "size": 8
                  },
                  "OCR2B": {
                    "description": "Timer/Counter2 Output Compare Register B",
                    "offset": 125,
                    "size": 8
                  },
                  "OCR2A": {
                    "description": "Timer/Counter2 Output Compare Register A",
                    "offset": 124,
                    "size": 8
                  },
                  "ASSR": {
                    "description": "Asynchronous Status Register",
                    "offset": 127,
                    "size": 8,
                    "children": {
                      "fields": {
                        "EXCLK": {
                          "description": "Enable External Clock Input",
                          "offset": 6,
                          "size": 1
                        },
                        "AS2": {
                          "description": "Asynchronous Timer/Counter2",
                          "offset": 5,
                          "size": 1
                        },
                        "TCN2UB": {
                          "description": "Timer/Counter2 Update Busy",
                          "offset": 4,
                          "size": 1
                        },
                        "OCR2AUB": {
                          "description": "Output Compare Register2 Update Busy",
                          "offset": 3,
                          "size": 1
                        },
                        "OCR2BUB": {
                          "description": "Output Compare Register 2 Update Busy",
                          "offset": 2,
                          "size": 1
                        },
                        "TCR2AUB": {
                          "description": "Timer/Counter Control Register2 Update Busy",
                          "offset": 1,
                          "size": 1
                        },
                        "TCR2BUB": {
                          "description": "Timer/Counter Control Register2 Update Busy",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer Counter Control register",
                    "offset": 12,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "PSRASY": {
                          "description": "Prescaler Reset Timer/Counter2",
                          "offset": 1,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_32": {
                    "description": "Running, CLK/32",
                    "value": 3
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 4
                  },
                  "RUNNING_CLK_128": {
                    "description": "Running, CLK/128",
                    "value": 5
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 6
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TC16": {
        "description": "Timer/Counter, 16-bit",
        "children": {
          "register_groups": {
            "TC3": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TCCR3A": {
                    "description": "Timer/Counter3 Control Register A",
                    "offset": 88,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM3A": {
                          "description": "Compare Output Mode 1A, bits",
                          "offset": 6,
                          "size": 2
                        },
                        "COM3B": {
                          "description": "Compare Output Mode 3B, bits",
                          "offset": 4,
                          "size": 2
                        },
                        "COM3C": {
                          "description": "Compare Output Mode 3C, bits",
                          "offset": 2,
                          "size": 2
                        },
                        "WGM3": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR3B": {
                    "description": "Timer/Counter3 Control Register B",
                    "offset": 89,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC3": {
                          "description": "Input Capture 3 Noise Canceler",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES3": {
                          "description": "Input Capture 3 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM3": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2
                        },
                        "CS3": {
                          "description": "Prescaler source of Timer/Counter 3",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR3C": {
                    "description": "Timer/Counter 3 Control Register C",
                    "offset": 90,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC3A": {
                          "description": "Force Output Compare 3A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC3B": {
                          "description": "Force Output Compare 3B",
                          "offset": 6,
                          "size": 1
                        },
                        "FOC3C": {
                          "description": "Force Output Compare 3C",
                          "offset": 5,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT3": {
                    "description": "Timer/Counter3  Bytes",
                    "offset": 92,
                    "size": 16
                  },
                  "OCR3A": {
                    "description": "Timer/Counter3 Output Compare Register A  Bytes",
                    "offset": 96,
                    "size": 16
                  },
                  "OCR3B": {
                    "description": "Timer/Counter3 Output Compare Register B  Bytes",
                    "offset": 98,
                    "size": 16
                  },
                  "OCR3C": {
                    "description": "Timer/Counter3 Output Compare Register B  Bytes",
                    "offset": 100,
                    "size": 16
                  },
                  "ICR3": {
                    "description": "Timer/Counter3 Input Capture Register  Bytes",
                    "offset": 94,
                    "size": 16
                  },
                  "TIMSK3": {
                    "description": "Timer/Counter3 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE3": {
                          "description": "Timer/Counter3 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE3C": {
                          "description": "Timer/Counter3 Output Compare C Match Interrupt Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "OCIE3B": {
                          "description": "Timer/Counter3 Output Compare B Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE3A": {
                          "description": "Timer/Counter3 Output Compare A Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE3": {
                          "description": "Timer/Counter3 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR3": {
                    "description": "Timer/Counter3 Interrupt Flag register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF3": {
                          "description": "Input Capture Flag 3",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF3C": {
                          "description": "Output Compare Flag 3C",
                          "offset": 3,
                          "size": 1
                        },
                        "OCF3B": {
                          "description": "Output Compare Flag 3B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF3A": {
                          "description": "Output Compare Flag 3A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV3": {
                          "description": "Timer/Counter3 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            },
            "TC1": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TCCR1A": {
                    "description": "Timer/Counter1 Control Register A",
                    "offset": 74,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM1A": {
                          "description": "Compare Output Mode 1A, bits",
                          "offset": 6,
                          "size": 2
                        },
                        "COM1B": {
                          "description": "Compare Output Mode 1B, bits",
                          "offset": 4,
                          "size": 2
                        },
                        "COM1C": {
                          "description": "Compare Output Mode 1C, bits",
                          "offset": 2,
                          "size": 2
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR1B": {
                    "description": "Timer/Counter1 Control Register B",
                    "offset": 75,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC1": {
                          "description": "Input Capture 1 Noise Canceler",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES1": {
                          "description": "Input Capture 1 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2
                        },
                        "CS1": {
                          "description": "Prescaler source of Timer/Counter 1",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR1C": {
                    "description": "Timer/Counter 1 Control Register C",
                    "offset": 76,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC1A": {
                          "description": "Force Output Compare 1A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC1B": {
                          "description": "Force Output Compare 1B",
                          "offset": 6,
                          "size": 1
                        },
                        "FOC1C": {
                          "description": "Force Output Compare 1C",
                          "offset": 5,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT1": {
                    "description": "Timer/Counter1  Bytes",
                    "offset": 78,
                    "size": 16
                  },
                  "OCR1A": {
                    "description": "Timer/Counter1 Output Compare Register A  Bytes",
                    "offset": 82,
                    "size": 16
                  },
                  "OCR1B": {
                    "description": "Timer/Counter1 Output Compare Register B  Bytes",
                    "offset": 84,
                    "size": 16
                  },
                  "OCR1C": {
                    "description": "Timer/Counter1 Output Compare Register C  Bytes",
                    "offset": 86,
                    "size": 16
                  },
                  "ICR1": {
                    "description": "Timer/Counter1 Input Capture Register  Bytes",
                    "offset": 80,
                    "size": 16
                  },
                  "TIMSK1": {
                    "description": "Timer/Counter1 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE1": {
                          "description": "Timer/Counter1 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE1C": {
                          "description": "Timer/Counter1 Output Compare C Match Interrupt Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "OCIE1B": {
                          "description": "Timer/Counter1 Output Compare B Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE1A": {
                          "description": "Timer/Counter1 Output Compare A Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE1": {
                          "description": "Timer/Counter1 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR1": {
                    "description": "Timer/Counter1 Interrupt Flag register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF1": {
                          "description": "Input Capture Flag 1",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF1C": {
                          "description": "Output Compare Flag 1C",
                          "offset": 3,
                          "size": 1
                        },
                        "OCF1B": {
                          "description": "Output Compare Flag 1B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF1A": {
                          "description": "Output Compare Flag 1A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV1": {
                          "description": "Timer/Counter1 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "JTAG": {
        "description": "JTAG Interface",
        "children": {
          "registers": {
            "OCDR": {
              "description": "On-Chip Debug Related Register in I/O Memory",
              "offset": 0,
              "size": 8
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "JTD": {
                    "description": "JTAG Interface Disable",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "MCUSR": {
              "description": "MCU Status Register",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "JTRF": {
                    "description": "JTAG Reset Flag",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "EXINT": {
        "description": "External Interrupts",
        "children": {
          "registers": {
            "EICRA": {
              "description": "External Interrupt Control Register A",
              "offset": 46,
              "size": 8,
              "children": {
                "fields": {
                  "ISC3": {
                    "description": "External Interrupt Sense Control Bit",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC2": {
                    "description": "External Interrupt Sense Control Bit",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC1": {
                    "description": "External Interrupt Sense Control Bit",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC0": {
                    "description": "External Interrupt Sense Control Bit",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  }
                }
              }
            },
            "EICRB": {
              "description": "External Interrupt Control Register B",
              "offset": 47,
              "size": 8,
              "children": {
                "fields": {
                  "ISC7": {
                    "description": "External Interrupt 7-4 Sense Control Bit",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC6": {
                    "description": "External Interrupt 7-4 Sense Control Bit",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC5": {
                    "description": "External Interrupt 7-4 Sense Control Bit",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  },
                  "ISC4": {
                    "description": "External Interrupt 7-4 Sense Control Bit",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL"
                  }
                }
              }
            },
            "EIMSK": {
              "description": "External Interrupt Mask Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "INT": {
                    "description": "External Interrupt Request 7 Enable",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "EIFR": {
              "description": "External Interrupt Flag Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "INTF": {
                    "description": "External Interrupt Flags",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCMSK0": {
              "description": "Pin Change Mask Register 0",
              "offset": 48,
              "size": 8
            },
            "PCIFR": {
              "description": "Pin Change Interrupt Flag Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PCIF0": {
                    "description": "Pin Change Interrupt Flag 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PCICR": {
              "description": "Pin Change Interrupt Control Register",
              "offset": 45,
              "size": 8,
              "children": {
                "fields": {
                  "PCIE0": {
                    "description": "Pin Change Interrupt Enable 0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "INTERRUPT_SENSE_CONTROL": {
              "description": "Interrupt Sense Control",
              "size": 2,
              "children": {
                "enum_fields": {
                  "LOW_LEVEL_OF_INTX": {
                    "description": "Low Level of INTX",
                    "value": 0
                  },
                  "ANY_LOGICAL_CHANGE_OF_INTX": {
                    "description": "Any Logical Change of INTX",
                    "value": 1
                  },
                  "FALLING_EDGE_OF_INTX": {
                    "description": "Falling Edge of INTX",
                    "value": 2
                  },
                  "RISING_EDGE_OF_INTX": {
                    "description": "Rising Edge of INTX",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "ADC": {
        "description": "Analog-to-Digital Converter",
        "children": {
          "registers": {
            "ADMUX": {
              "description": "The ADC multiplexer Selection Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "REFS": {
                    "description": "Reference Selection Bits",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_V_REF2"
                  },
                  "ADLAR": {
                    "description": "Left Adjust Result",
                    "offset": 5,
                    "size": 1
                  },
                  "MUX": {
                    "description": "Analog Channel and Gain Selection Bits",
                    "offset": 0,
                    "size": 5
                  }
                }
              }
            },
            "ADCSRA": {
              "description": "The ADC Control and Status register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "ADEN": {
                    "description": "ADC Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADSC": {
                    "description": "ADC Start Conversion",
                    "offset": 6,
                    "size": 1
                  },
                  "ADATE": {
                    "description": "ADC Auto Trigger Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADIF": {
                    "description": "ADC Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ADIE": {
                    "description": "ADC Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADPS": {
                    "description": "ADC Prescaler Select Bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_PRESCALER"
                  }
                }
              }
            },
            "ADC": {
              "description": "ADC Data Register  Bytes",
              "offset": 0,
              "size": 16
            },
            "ADCSRB": {
              "description": "ADC Control and Status Register B",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "ADHSM": {
                    "description": "ADC High Speed Mode",
                    "offset": 7,
                    "size": 1
                  },
                  "ADTS": {
                    "description": "ADC Auto Trigger Sources",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_AUTO_TRIGGER2"
                  }
                }
              }
            },
            "DIDR0": {
              "description": "Digital Input Disable Register 1",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "ADC7D": {
                    "description": "ADC7 Digital input Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADC6D": {
                    "description": "ADC6 Digital input Disable",
                    "offset": 6,
                    "size": 1
                  },
                  "ADC5D": {
                    "description": "ADC5 Digital input Disable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADC4D": {
                    "description": "ADC4 Digital input Disable",
                    "offset": 4,
                    "size": 1
                  },
                  "ADC3D": {
                    "description": "ADC3 Digital input Disable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC2D": {
                    "description": "ADC2 Digital input Disable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC1D": {
                    "description": "ADC1 Digital input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC0D": {
                    "description": "ADC0 Digital input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_ADC_V_REF2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "AREF_INTERNAL_VREF_TURNED_OFF": {
                    "description": "AREF, Internal Vref turned off",
                    "value": 0
                  },
                  "AVCC_WITH_EXTERNAL_CAPACITOR_AT_AREF_PIN": {
                    "description": "AVCC with external capacitor at AREF pin",
                    "value": 1
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 2
                  },
                  "INTERNAL_2_56V_VOLTAGE_REFERENCE_WITH_EXTERNAL_CAPACITOR_AT_AREF_PIN": {
                    "description": "Internal 2.56V Voltage Reference with external capacitor at AREF pin",
                    "value": 3
                  }
                }
              }
            },
            "ANALOG_ADC_PRESCALER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  }
                }
              }
            },
            "ANALOG_ADC_AUTO_TRIGGER2": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "FREE_RUNNING_MODE": {
                    "description": "Free Running mode",
                    "value": 0
                  },
                  "ANALOG_COMPARATOR": {
                    "description": "Analog Comparator",
                    "value": 1
                  },
                  "EXTERNAL_INTERRUPT_REQUEST_0": {
                    "description": "External Interrupt Request 0",
                    "value": 2
                  },
                  "TIMER_COUNTER0_COMPARE_MATCH_A": {
                    "description": "Timer/Counter0 Compare Match A",
                    "value": 3
                  },
                  "TIMER_COUNTER0_OVERFLOW": {
                    "description": "Timer/Counter0 Overflow",
                    "value": 4
                  },
                  "TIMER_COUNTER1_COMPARE_MATCH_B": {
                    "description": "Timer/Counter1 Compare Match B",
                    "value": 5
                  },
                  "TIMER_COUNTER1_OVERFLOW": {
                    "description": "Timer/Counter1 Overflow",
                    "value": 6
                  },
                  "TIMER_COUNTER1_CAPTURE_EVENT": {
                    "description": "Timer/Counter1 Capture Event",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "AC": {
        "description": "Analog Comparator",
        "children": {
          "registers": {
            "ADCSRB": {
              "description": "ADC Control and Status Register B",
              "offset": 43,
              "size": 8,
              "children": {
                "fields": {
                  "ACME": {
                    "description": "Analog Comparator Multiplexer Enable",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            },
            "ACSR": {
              "description": "Analog Comparator Control And Status Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "ACD": {
                    "description": "Analog Comparator Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ACBG": {
                    "description": "Analog Comparator Bandgap Select",
                    "offset": 6,
                    "size": 1
                  },
                  "ACO": {
                    "description": "Analog Compare Output",
                    "offset": 5,
                    "size": 1
                  },
                  "ACI": {
                    "description": "Analog Comparator Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ACIE": {
                    "description": "Analog Comparator Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ACIC": {
                    "description": "Analog Comparator Input Capture Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "ACIS": {
                    "description": "Analog Comparator Interrupt Mode Select bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  }
                }
              }
            },
            "DIDR1": {
              "offset": 47,
              "size": 8,
              "children": {
                "fields": {
                  "AIN1D": {
                    "description": "AIN1 Digital Input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "AIN0D": {
                    "description": "AIN0 Digital Input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_COMP_INTERRUPT": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "INTERRUPT_ON_TOGGLE": {
                    "description": "Interrupt on Toggle",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "INTERRUPT_ON_FALLING_EDGE": {
                    "description": "Interrupt on Falling Edge",
                    "value": 2
                  },
                  "INTERRUPT_ON_RISING_EDGE": {
                    "description": "Interrupt on Rising Edge",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "PLL": {
        "description": "Phase Locked Loop",
        "children": {
          "registers": {
            "PLLCSR": {
              "description": "PLL Status and Control register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PLLP": {
                    "description": "PLL prescaler Bits",
                    "offset": 2,
                    "size": 3,
                    "enum": "types.peripherals.PLL.children.enums.PLL_INPUT_PRESCALER"
                  },
                  "PLLE": {
                    "description": "PLL Enable Bit",
                    "offset": 1,
                    "size": 1
                  },
                  "PLOCK": {
                    "description": "PLL Lock Status Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "PLL_INPUT_PRESCALER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "CLOCK_4": {
                    "description": "Clock/4",
                    "value": 3
                  },
                  "CLOCK_8": {
                    "description": "Clock/8",
                    "value": 5
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "AT90USB1287": {
      "arch": "avr8",
      "properties": {
        "family": "megaAVR",
        "arch": "AVR8"
      },
      "children": {
        "interrupts": {
          "RESET": {
            "index": 0,
            "description": "External Pin,Power-on Reset,Brown-out Reset,Watchdog Reset,and JTAG AVR Reset. See Datasheet.     "
          },
          "INT0": {
            "index": 1,
            "description": "External Interrupt Request 0"
          },
          "INT1": {
            "index": 2,
            "description": "External Interrupt Request 1"
          },
          "INT2": {
            "index": 3,
            "description": "External Interrupt Request 2"
          },
          "INT3": {
            "index": 4,
            "description": "External Interrupt Request 3"
          },
          "INT4": {
            "index": 5,
            "description": "External Interrupt Request 4"
          },
          "INT5": {
            "index": 6,
            "description": "External Interrupt Request 5"
          },
          "INT6": {
            "index": 7,
            "description": "External Interrupt Request 6"
          },
          "INT7": {
            "index": 8,
            "description": "External Interrupt Request 7"
          },
          "PCINT0": {
            "index": 9,
            "description": "Pin Change Interrupt Request 0"
          },
          "USB_GEN": {
            "index": 10,
            "description": "USB General Interrupt Request"
          },
          "USB_COM": {
            "index": 11,
            "description": "USB Endpoint/Pipe Interrupt Communication Request"
          },
          "WDT": {
            "index": 12,
            "description": "Watchdog Time-out Interrupt"
          },
          "TIMER2_COMPA": {
            "index": 13,
            "description": "Timer/Counter2 Compare Match A"
          },
          "TIMER2_COMPB": {
            "index": 14,
            "description": "Timer/Counter2 Compare Match B"
          },
          "TIMER2_OVF": {
            "index": 15,
            "description": "Timer/Counter2 Overflow"
          },
          "TIMER1_CAPT": {
            "index": 16,
            "description": "Timer/Counter1 Capture Event"
          },
          "TIMER1_COMPA": {
            "index": 17,
            "description": "Timer/Counter1 Compare Match A"
          },
          "TIMER1_COMPB": {
            "index": 18,
            "description": "Timer/Counter1 Compare Match B"
          },
          "TIMER1_COMPC": {
            "index": 19,
            "description": "Timer/Counter1 Compare Match C"
          },
          "TIMER1_OVF": {
            "index": 20,
            "description": "Timer/Counter1 Overflow"
          },
          "TIMER0_COMPA": {
            "index": 21,
            "description": "Timer/Counter0 Compare Match A"
          },
          "TIMER0_COMPB": {
            "index": 22,
            "description": "Timer/Counter0 Compare Match B"
          },
          "TIMER0_OVF": {
            "index": 23,
            "description": "Timer/Counter0 Overflow"
          },
          "SPI_STC": {
            "index": 24,
            "description": "SPI Serial Transfer Complete"
          },
          "USART1_RX": {
            "index": 25,
            "description": "USART1, Rx Complete"
          },
          "USART1_UDRE": {
            "index": 26,
            "description": "USART1 Data register Empty"
          },
          "USART1_TX": {
            "index": 27,
            "description": "USART1, Tx Complete"
          },
          "ANALOG_COMP": {
            "index": 28,
            "description": "Analog Comparator"
          },
          "ADC": {
            "index": 29,
            "description": "ADC Conversion Complete"
          },
          "EE_READY": {
            "index": 30,
            "description": "EEPROM Ready"
          },
          "TIMER3_CAPT": {
            "index": 31,
            "description": "Timer/Counter3 Capture Event"
          },
          "TIMER3_COMPA": {
            "index": 32,
            "description": "Timer/Counter3 Compare Match A"
          },
          "TIMER3_COMPB": {
            "index": 33,
            "description": "Timer/Counter3 Compare Match B"
          },
          "TIMER3_COMPC": {
            "index": 34,
            "description": "Timer/Counter3 Compare Match C"
          },
          "TIMER3_OVF": {
            "index": 35,
            "description": "Timer/Counter3 Overflow"
          },
          "TWI": {
            "index": 36,
            "description": "2-wire Serial Interface        "
          },
          "SPM_READY": {
            "index": 37,
            "description": "Store Program Memory Read"
          }
        },
        "peripheral_instances": {
          "WDT": {
            "description": "Watchdog Timer",
            "offset": 96,
            "type": "types.peripherals.WDT"
          },
          "PORTA": {
            "description": "I/O Port",
            "offset": 32,
            "type": "types.peripherals.PORT.children.register_groups.PORTA"
          },
          "PORTB": {
            "description": "I/O Port",
            "offset": 35,
            "type": "types.peripherals.PORT.children.register_groups.PORTB"
          },
          "PORTC": {
            "description": "I/O Port",
            "offset": 38,
            "type": "types.peripherals.PORT.children.register_groups.PORTC"
          },
          "PORTD": {
            "description": "I/O Port",
            "offset": 41,
            "type": "types.peripherals.PORT.children.register_groups.PORTD"
          },
          "PORTE": {
            "description": "I/O Port",
            "offset": 44,
            "type": "types.peripherals.PORT.children.register_groups.PORTE"
          },
          "PORTF": {
            "description": "I/O Port",
            "offset": 47,
            "type": "types.peripherals.PORT.children.register_groups.PORTF"
          },
          "CPU": {
            "description": "CPU Registers",
            "offset": 62,
            "type": "types.peripherals.CPU"
          },
          "TWI": {
            "description": "Two Wire Serial Interface",
            "offset": 184,
            "type": "types.peripherals.TWI"
          },
          "SPI": {
            "description": "Serial Peripheral Interface",
            "offset": 76,
            "type": "types.peripherals.SPI"
          },
          "USART1": {
            "description": "USART",
            "offset": 200,
            "type": "types.peripherals.USART.children.register_groups.USART1"
          },
          "USB_DEVICE": {
            "description": "USB Device Registers",
            "offset": 224,
            "type": "types.peripherals.USB_DEVICE"
          },
          "USB_GLOBAL": {
            "description": "USB Controller",
            "offset": 215,
            "type": "types.peripherals.USB_GLOBAL"
          },
          "USB_HOST": {
            "description": "USB Host Registers",
            "offset": 158,
            "type": "types.peripherals.USB_HOST"
          },
          "BOOT_LOAD": {
            "description": "Bootloader",
            "offset": 87,
            "type": "types.peripherals.BOOT_LOAD"
          },
          "EEPROM": {
            "description": "EEPROM",
            "offset": 63,
            "type": "types.peripherals.EEPROM"
          },
          "TC0": {
            "description": "Timer/Counter, 8-bit",
            "offset": 53,
            "type": "types.peripherals.TC8.children.register_groups.TC0"
          },
          "TC2": {
            "description": "Timer/Counter, 8-bit Async",
            "offset": 55,
            "type": "types.peripherals.TC8_ASYNC.children.register_groups.TC2"
          },
          "TC3": {
            "description": "Timer/Counter, 16-bit",
            "offset": 56,
            "type": "types.peripherals.TC16.children.register_groups.TC3"
          },
          "TC1": {
            "description": "Timer/Counter, 16-bit",
            "offset": 54,
            "type": "types.peripherals.TC16.children.register_groups.TC1"
          },
          "JTAG": {
            "description": "JTAG Interface",
            "offset": 81,
            "type": "types.peripherals.JTAG"
          },
          "EXINT": {
            "description": "External Interrupts",
            "offset": 59,
            "type": "types.peripherals.EXINT"
          },
          "ADC": {
            "description": "Analog-to-Digital Converter",
            "offset": 120,
            "type": "types.peripherals.ADC"
          },
          "AC": {
            "description": "Analog Comparator",
            "offset": 80,
            "type": "types.peripherals.AC"
          },
          "PLL": {
            "description": "Phase Locked Loop",
            "offset": 73,
            "type": "types.peripherals.PLL"
          },
          "FUSE": {
            "description": "Fuses",
            "offset": 0,
            "type": "types.peripherals.FUSE"
          },
          "LOCKBIT": {
            "description": "Lockbits",
            "offset": 0,
            "type": "types.peripherals.LOCKBIT"
          }
        }
      }
    }
  }
}