# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_sparsemux_31_4_32_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


set name mobilenet_v1_urem_5ns_3ns_2_9_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {urem} IMPL {auto} LATENCY 8 ALLOW_PRAGMA 1
}


set name mobilenet_v1_mul_5ns_7ns_11_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_1_1_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_1_2_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_2_1_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_0_0_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_0_1_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_0_2_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_1_0_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_2_0_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mobilenet_v1_dw0_p_ZL26features_0_deepwise_weight_2_2_ROM_2P_BRAM_1R BINDTYPE {storage} TYPE {rom_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 463 \
    name ifmap_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_0 \
    op interface \
    ports { ifmap_0_0_address0 { O 8 vector } ifmap_0_0_ce0 { O 1 bit } ifmap_0_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 464 \
    name ifmap_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_1 \
    op interface \
    ports { ifmap_0_1_address0 { O 8 vector } ifmap_0_1_ce0 { O 1 bit } ifmap_0_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 465 \
    name ifmap_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_2 \
    op interface \
    ports { ifmap_0_2_address0 { O 8 vector } ifmap_0_2_ce0 { O 1 bit } ifmap_0_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 466 \
    name ifmap_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_3 \
    op interface \
    ports { ifmap_0_3_address0 { O 8 vector } ifmap_0_3_ce0 { O 1 bit } ifmap_0_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 467 \
    name ifmap_0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_4 \
    op interface \
    ports { ifmap_0_4_address0 { O 8 vector } ifmap_0_4_ce0 { O 1 bit } ifmap_0_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 468 \
    name ifmap_0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_5 \
    op interface \
    ports { ifmap_0_5_address0 { O 8 vector } ifmap_0_5_ce0 { O 1 bit } ifmap_0_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 469 \
    name ifmap_0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_6 \
    op interface \
    ports { ifmap_0_6_address0 { O 8 vector } ifmap_0_6_ce0 { O 1 bit } ifmap_0_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 470 \
    name ifmap_0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_7 \
    op interface \
    ports { ifmap_0_7_address0 { O 8 vector } ifmap_0_7_ce0 { O 1 bit } ifmap_0_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 471 \
    name ifmap_0_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_8 \
    op interface \
    ports { ifmap_0_8_address0 { O 8 vector } ifmap_0_8_ce0 { O 1 bit } ifmap_0_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 472 \
    name ifmap_0_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_9 \
    op interface \
    ports { ifmap_0_9_address0 { O 8 vector } ifmap_0_9_ce0 { O 1 bit } ifmap_0_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 473 \
    name ifmap_0_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_10 \
    op interface \
    ports { ifmap_0_10_address0 { O 8 vector } ifmap_0_10_ce0 { O 1 bit } ifmap_0_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 474 \
    name ifmap_0_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_11 \
    op interface \
    ports { ifmap_0_11_address0 { O 8 vector } ifmap_0_11_ce0 { O 1 bit } ifmap_0_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 475 \
    name ifmap_0_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_12 \
    op interface \
    ports { ifmap_0_12_address0 { O 8 vector } ifmap_0_12_ce0 { O 1 bit } ifmap_0_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 476 \
    name ifmap_0_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_13 \
    op interface \
    ports { ifmap_0_13_address0 { O 8 vector } ifmap_0_13_ce0 { O 1 bit } ifmap_0_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 477 \
    name ifmap_0_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_14 \
    op interface \
    ports { ifmap_0_14_address0 { O 8 vector } ifmap_0_14_ce0 { O 1 bit } ifmap_0_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 478 \
    name ifmap_0_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_15 \
    op interface \
    ports { ifmap_0_15_address0 { O 8 vector } ifmap_0_15_ce0 { O 1 bit } ifmap_0_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 479 \
    name ifmap_0_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_16 \
    op interface \
    ports { ifmap_0_16_address0 { O 8 vector } ifmap_0_16_ce0 { O 1 bit } ifmap_0_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 480 \
    name ifmap_0_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_17 \
    op interface \
    ports { ifmap_0_17_address0 { O 8 vector } ifmap_0_17_ce0 { O 1 bit } ifmap_0_17_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 481 \
    name ifmap_0_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_18 \
    op interface \
    ports { ifmap_0_18_address0 { O 8 vector } ifmap_0_18_ce0 { O 1 bit } ifmap_0_18_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 482 \
    name ifmap_0_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_19 \
    op interface \
    ports { ifmap_0_19_address0 { O 8 vector } ifmap_0_19_ce0 { O 1 bit } ifmap_0_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 483 \
    name ifmap_0_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_20 \
    op interface \
    ports { ifmap_0_20_address0 { O 8 vector } ifmap_0_20_ce0 { O 1 bit } ifmap_0_20_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 484 \
    name ifmap_0_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_21 \
    op interface \
    ports { ifmap_0_21_address0 { O 8 vector } ifmap_0_21_ce0 { O 1 bit } ifmap_0_21_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 485 \
    name ifmap_0_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_22 \
    op interface \
    ports { ifmap_0_22_address0 { O 8 vector } ifmap_0_22_ce0 { O 1 bit } ifmap_0_22_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 486 \
    name ifmap_0_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_23 \
    op interface \
    ports { ifmap_0_23_address0 { O 8 vector } ifmap_0_23_ce0 { O 1 bit } ifmap_0_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 487 \
    name ifmap_0_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_24 \
    op interface \
    ports { ifmap_0_24_address0 { O 8 vector } ifmap_0_24_ce0 { O 1 bit } ifmap_0_24_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 488 \
    name ifmap_0_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_25 \
    op interface \
    ports { ifmap_0_25_address0 { O 8 vector } ifmap_0_25_ce0 { O 1 bit } ifmap_0_25_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 489 \
    name ifmap_0_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_26 \
    op interface \
    ports { ifmap_0_26_address0 { O 8 vector } ifmap_0_26_ce0 { O 1 bit } ifmap_0_26_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 490 \
    name ifmap_0_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_27 \
    op interface \
    ports { ifmap_0_27_address0 { O 8 vector } ifmap_0_27_ce0 { O 1 bit } ifmap_0_27_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 491 \
    name ifmap_0_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_28 \
    op interface \
    ports { ifmap_0_28_address0 { O 8 vector } ifmap_0_28_ce0 { O 1 bit } ifmap_0_28_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 492 \
    name ifmap_0_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_29 \
    op interface \
    ports { ifmap_0_29_address0 { O 8 vector } ifmap_0_29_ce0 { O 1 bit } ifmap_0_29_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 493 \
    name ifmap_0_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_30 \
    op interface \
    ports { ifmap_0_30_address0 { O 8 vector } ifmap_0_30_ce0 { O 1 bit } ifmap_0_30_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 494 \
    name ifmap_0_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_0_31 \
    op interface \
    ports { ifmap_0_31_address0 { O 8 vector } ifmap_0_31_ce0 { O 1 bit } ifmap_0_31_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_0_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 495 \
    name ifmap_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_0 \
    op interface \
    ports { ifmap_1_0_address0 { O 8 vector } ifmap_1_0_ce0 { O 1 bit } ifmap_1_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 496 \
    name ifmap_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_1 \
    op interface \
    ports { ifmap_1_1_address0 { O 8 vector } ifmap_1_1_ce0 { O 1 bit } ifmap_1_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 497 \
    name ifmap_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_2 \
    op interface \
    ports { ifmap_1_2_address0 { O 8 vector } ifmap_1_2_ce0 { O 1 bit } ifmap_1_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 498 \
    name ifmap_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_3 \
    op interface \
    ports { ifmap_1_3_address0 { O 8 vector } ifmap_1_3_ce0 { O 1 bit } ifmap_1_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 499 \
    name ifmap_1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_4 \
    op interface \
    ports { ifmap_1_4_address0 { O 8 vector } ifmap_1_4_ce0 { O 1 bit } ifmap_1_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 500 \
    name ifmap_1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_5 \
    op interface \
    ports { ifmap_1_5_address0 { O 8 vector } ifmap_1_5_ce0 { O 1 bit } ifmap_1_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 501 \
    name ifmap_1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_6 \
    op interface \
    ports { ifmap_1_6_address0 { O 8 vector } ifmap_1_6_ce0 { O 1 bit } ifmap_1_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 502 \
    name ifmap_1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_7 \
    op interface \
    ports { ifmap_1_7_address0 { O 8 vector } ifmap_1_7_ce0 { O 1 bit } ifmap_1_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 503 \
    name ifmap_1_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_8 \
    op interface \
    ports { ifmap_1_8_address0 { O 8 vector } ifmap_1_8_ce0 { O 1 bit } ifmap_1_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 504 \
    name ifmap_1_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_9 \
    op interface \
    ports { ifmap_1_9_address0 { O 8 vector } ifmap_1_9_ce0 { O 1 bit } ifmap_1_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 505 \
    name ifmap_1_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_10 \
    op interface \
    ports { ifmap_1_10_address0 { O 8 vector } ifmap_1_10_ce0 { O 1 bit } ifmap_1_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 506 \
    name ifmap_1_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_11 \
    op interface \
    ports { ifmap_1_11_address0 { O 8 vector } ifmap_1_11_ce0 { O 1 bit } ifmap_1_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 507 \
    name ifmap_1_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_12 \
    op interface \
    ports { ifmap_1_12_address0 { O 8 vector } ifmap_1_12_ce0 { O 1 bit } ifmap_1_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 508 \
    name ifmap_1_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_13 \
    op interface \
    ports { ifmap_1_13_address0 { O 8 vector } ifmap_1_13_ce0 { O 1 bit } ifmap_1_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 509 \
    name ifmap_1_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_14 \
    op interface \
    ports { ifmap_1_14_address0 { O 8 vector } ifmap_1_14_ce0 { O 1 bit } ifmap_1_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 510 \
    name ifmap_1_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_15 \
    op interface \
    ports { ifmap_1_15_address0 { O 8 vector } ifmap_1_15_ce0 { O 1 bit } ifmap_1_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 511 \
    name ifmap_1_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_16 \
    op interface \
    ports { ifmap_1_16_address0 { O 8 vector } ifmap_1_16_ce0 { O 1 bit } ifmap_1_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 512 \
    name ifmap_1_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_17 \
    op interface \
    ports { ifmap_1_17_address0 { O 8 vector } ifmap_1_17_ce0 { O 1 bit } ifmap_1_17_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 513 \
    name ifmap_1_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_18 \
    op interface \
    ports { ifmap_1_18_address0 { O 8 vector } ifmap_1_18_ce0 { O 1 bit } ifmap_1_18_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 514 \
    name ifmap_1_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_19 \
    op interface \
    ports { ifmap_1_19_address0 { O 8 vector } ifmap_1_19_ce0 { O 1 bit } ifmap_1_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 515 \
    name ifmap_1_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_20 \
    op interface \
    ports { ifmap_1_20_address0 { O 8 vector } ifmap_1_20_ce0 { O 1 bit } ifmap_1_20_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 516 \
    name ifmap_1_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_21 \
    op interface \
    ports { ifmap_1_21_address0 { O 8 vector } ifmap_1_21_ce0 { O 1 bit } ifmap_1_21_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 517 \
    name ifmap_1_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_22 \
    op interface \
    ports { ifmap_1_22_address0 { O 8 vector } ifmap_1_22_ce0 { O 1 bit } ifmap_1_22_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 518 \
    name ifmap_1_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_23 \
    op interface \
    ports { ifmap_1_23_address0 { O 8 vector } ifmap_1_23_ce0 { O 1 bit } ifmap_1_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 519 \
    name ifmap_1_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_24 \
    op interface \
    ports { ifmap_1_24_address0 { O 8 vector } ifmap_1_24_ce0 { O 1 bit } ifmap_1_24_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 520 \
    name ifmap_1_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_25 \
    op interface \
    ports { ifmap_1_25_address0 { O 8 vector } ifmap_1_25_ce0 { O 1 bit } ifmap_1_25_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 521 \
    name ifmap_1_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_26 \
    op interface \
    ports { ifmap_1_26_address0 { O 8 vector } ifmap_1_26_ce0 { O 1 bit } ifmap_1_26_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 522 \
    name ifmap_1_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_27 \
    op interface \
    ports { ifmap_1_27_address0 { O 8 vector } ifmap_1_27_ce0 { O 1 bit } ifmap_1_27_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 523 \
    name ifmap_1_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_28 \
    op interface \
    ports { ifmap_1_28_address0 { O 8 vector } ifmap_1_28_ce0 { O 1 bit } ifmap_1_28_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 524 \
    name ifmap_1_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_29 \
    op interface \
    ports { ifmap_1_29_address0 { O 8 vector } ifmap_1_29_ce0 { O 1 bit } ifmap_1_29_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 525 \
    name ifmap_1_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_30 \
    op interface \
    ports { ifmap_1_30_address0 { O 8 vector } ifmap_1_30_ce0 { O 1 bit } ifmap_1_30_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 526 \
    name ifmap_1_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_1_31 \
    op interface \
    ports { ifmap_1_31_address0 { O 8 vector } ifmap_1_31_ce0 { O 1 bit } ifmap_1_31_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_1_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 527 \
    name ifmap_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_0 \
    op interface \
    ports { ifmap_2_0_address0 { O 8 vector } ifmap_2_0_ce0 { O 1 bit } ifmap_2_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 528 \
    name ifmap_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_1 \
    op interface \
    ports { ifmap_2_1_address0 { O 8 vector } ifmap_2_1_ce0 { O 1 bit } ifmap_2_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 529 \
    name ifmap_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_2 \
    op interface \
    ports { ifmap_2_2_address0 { O 8 vector } ifmap_2_2_ce0 { O 1 bit } ifmap_2_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 530 \
    name ifmap_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_3 \
    op interface \
    ports { ifmap_2_3_address0 { O 8 vector } ifmap_2_3_ce0 { O 1 bit } ifmap_2_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 531 \
    name ifmap_2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_4 \
    op interface \
    ports { ifmap_2_4_address0 { O 8 vector } ifmap_2_4_ce0 { O 1 bit } ifmap_2_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 532 \
    name ifmap_2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_5 \
    op interface \
    ports { ifmap_2_5_address0 { O 8 vector } ifmap_2_5_ce0 { O 1 bit } ifmap_2_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 533 \
    name ifmap_2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_6 \
    op interface \
    ports { ifmap_2_6_address0 { O 8 vector } ifmap_2_6_ce0 { O 1 bit } ifmap_2_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 534 \
    name ifmap_2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_7 \
    op interface \
    ports { ifmap_2_7_address0 { O 8 vector } ifmap_2_7_ce0 { O 1 bit } ifmap_2_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 535 \
    name ifmap_2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_8 \
    op interface \
    ports { ifmap_2_8_address0 { O 8 vector } ifmap_2_8_ce0 { O 1 bit } ifmap_2_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 536 \
    name ifmap_2_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_9 \
    op interface \
    ports { ifmap_2_9_address0 { O 8 vector } ifmap_2_9_ce0 { O 1 bit } ifmap_2_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 537 \
    name ifmap_2_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_10 \
    op interface \
    ports { ifmap_2_10_address0 { O 8 vector } ifmap_2_10_ce0 { O 1 bit } ifmap_2_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 538 \
    name ifmap_2_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_11 \
    op interface \
    ports { ifmap_2_11_address0 { O 8 vector } ifmap_2_11_ce0 { O 1 bit } ifmap_2_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 539 \
    name ifmap_2_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_12 \
    op interface \
    ports { ifmap_2_12_address0 { O 8 vector } ifmap_2_12_ce0 { O 1 bit } ifmap_2_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 540 \
    name ifmap_2_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_13 \
    op interface \
    ports { ifmap_2_13_address0 { O 8 vector } ifmap_2_13_ce0 { O 1 bit } ifmap_2_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 541 \
    name ifmap_2_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_14 \
    op interface \
    ports { ifmap_2_14_address0 { O 8 vector } ifmap_2_14_ce0 { O 1 bit } ifmap_2_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 542 \
    name ifmap_2_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_15 \
    op interface \
    ports { ifmap_2_15_address0 { O 8 vector } ifmap_2_15_ce0 { O 1 bit } ifmap_2_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 543 \
    name ifmap_2_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_16 \
    op interface \
    ports { ifmap_2_16_address0 { O 8 vector } ifmap_2_16_ce0 { O 1 bit } ifmap_2_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 544 \
    name ifmap_2_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_17 \
    op interface \
    ports { ifmap_2_17_address0 { O 8 vector } ifmap_2_17_ce0 { O 1 bit } ifmap_2_17_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 545 \
    name ifmap_2_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_18 \
    op interface \
    ports { ifmap_2_18_address0 { O 8 vector } ifmap_2_18_ce0 { O 1 bit } ifmap_2_18_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 546 \
    name ifmap_2_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_19 \
    op interface \
    ports { ifmap_2_19_address0 { O 8 vector } ifmap_2_19_ce0 { O 1 bit } ifmap_2_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 547 \
    name ifmap_2_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_20 \
    op interface \
    ports { ifmap_2_20_address0 { O 8 vector } ifmap_2_20_ce0 { O 1 bit } ifmap_2_20_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 548 \
    name ifmap_2_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_21 \
    op interface \
    ports { ifmap_2_21_address0 { O 8 vector } ifmap_2_21_ce0 { O 1 bit } ifmap_2_21_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 549 \
    name ifmap_2_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_22 \
    op interface \
    ports { ifmap_2_22_address0 { O 8 vector } ifmap_2_22_ce0 { O 1 bit } ifmap_2_22_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 550 \
    name ifmap_2_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_23 \
    op interface \
    ports { ifmap_2_23_address0 { O 8 vector } ifmap_2_23_ce0 { O 1 bit } ifmap_2_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 551 \
    name ifmap_2_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_24 \
    op interface \
    ports { ifmap_2_24_address0 { O 8 vector } ifmap_2_24_ce0 { O 1 bit } ifmap_2_24_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 552 \
    name ifmap_2_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_25 \
    op interface \
    ports { ifmap_2_25_address0 { O 8 vector } ifmap_2_25_ce0 { O 1 bit } ifmap_2_25_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 553 \
    name ifmap_2_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_26 \
    op interface \
    ports { ifmap_2_26_address0 { O 8 vector } ifmap_2_26_ce0 { O 1 bit } ifmap_2_26_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 554 \
    name ifmap_2_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_27 \
    op interface \
    ports { ifmap_2_27_address0 { O 8 vector } ifmap_2_27_ce0 { O 1 bit } ifmap_2_27_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 555 \
    name ifmap_2_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_28 \
    op interface \
    ports { ifmap_2_28_address0 { O 8 vector } ifmap_2_28_ce0 { O 1 bit } ifmap_2_28_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 556 \
    name ifmap_2_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_29 \
    op interface \
    ports { ifmap_2_29_address0 { O 8 vector } ifmap_2_29_ce0 { O 1 bit } ifmap_2_29_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 557 \
    name ifmap_2_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_30 \
    op interface \
    ports { ifmap_2_30_address0 { O 8 vector } ifmap_2_30_ce0 { O 1 bit } ifmap_2_30_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 558 \
    name ifmap_2_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename ifmap_2_31 \
    op interface \
    ports { ifmap_2_31_address0 { O 8 vector } ifmap_2_31_ce0 { O 1 bit } ifmap_2_31_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ifmap_2_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 559 \
    name ofmap \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ofmap \
    op interface \
    ports { ofmap_address0 { O 12 vector } ofmap_ce0 { O 1 bit } ofmap_we0 { O 1 bit } ofmap_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ofmap'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName mobilenet_v1_flow_control_loop_pipe_sequential_init_U
set CompName mobilenet_v1_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix mobilenet_v1_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


