git clone --depth 1 --no-tags https://github.com/RDSik/FPGA-transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693338681
git clone --depth 1 --no-tags https://github.com/ashleyleal/ECE241-Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700079694
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/4bit-ripple-carry-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692656364
git clone --depth 1 --no-tags https://github.com/Gorgojazo/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693309233
git clone --depth 1 --no-tags https://github.com/ahmedkha2/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692901005
git clone --depth 1 --no-tags https://github.com/baguioni/seacase-chipathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692987391
git clone --depth 1 --no-tags https://github.com/SuperSaish/Basic_Verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693645500
git clone --depth 1 --no-tags https://github.com/BEDUDURIGNANESWARREDDY/FPGAspeaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697417523
git clone --depth 1 --no-tags https://github.com/hannahlila04/enhanced-processor-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697573877
git clone --depth 1 --no-tags https://github.com/Ghostdash/ELEC391.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697464354
git clone --depth 1 --no-tags https://github.com/eslamaoao/BIT_SYNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697588794
git clone --depth 1 --no-tags https://github.com/gaarauchiha/ALU-4-operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697559212
git clone --depth 1 --no-tags https://github.com/joshuanieh/SoC_lab_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698433303
git clone --depth 1 --no-tags https://github.com/francabrera0/UART_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698424337
git clone --depth 1 --no-tags https://github.com/itsramazain/rom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698966555
git clone --depth 1 --no-tags https://github.com/kar10tik/basic-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699938321
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699990942
git clone --depth 1 --no-tags https://github.com/OsamaQutait/Computer_Architecture_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694256580
git clone --depth 1 --no-tags https://github.com/suraj4840/Encoder_8_1_006.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695776804
git clone --depth 1 --no-tags https://github.com/kohshi54/YOLO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698481737
git clone --depth 1 --no-tags https://github.com/cp024s/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698841996
git clone --depth 1 --no-tags https://github.com/nidaa-hub/extended-pipeline-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699365647
git clone --depth 1 --no-tags https://github.com/maiomar88/DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699361294
git clone --depth 1 --no-tags https://github.com/LouisNguyen3671/HextoDecimal-guessing-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698033436
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2016_LBP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697951113
git clone --depth 1 --no-tags https://github.com/YoussefGamal-007/World-Worst-Video-Card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697850724
git clone --depth 1 --no-tags https://github.com/gogolB/verilog-tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700093266
git clone --depth 1 --no-tags https://github.com/ncrouch1/CSE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699527514
git clone --depth 1 --no-tags https://github.com/H0ssam-diab/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696135414
git clone --depth 1 --no-tags https://github.com/MohamedEmad34/Single_Cycle_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696610461
git clone --depth 1 --no-tags https://github.com/CurieLuo/ToyALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694500332
git clone --depth 1 --no-tags https://github.com/Xrg360/DlLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695310478
git clone --depth 1 --no-tags https://github.com/DanielUSMELO/UNIC-CASS_precheck_Sensor_And_BGR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695340735
git clone --depth 1 --no-tags https://github.com/michealsafwat/RISC-V-Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694709321
git clone --depth 1 --no-tags https://github.com/fanjl123/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694920869
git clone --depth 1 --no-tags https://github.com/vgupta32333/VLIW-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696965265
git clone --depth 1 --no-tags https://github.com/CTO-WBI007/Computer_Composition_Experiment_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697245282
git clone --depth 1 --no-tags https://github.com/NSampathIIITB/IIITB_Automated_visitor_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699184063
git clone --depth 1 --no-tags https://github.com/JARSWAG/CompArc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694647780
git clone --depth 1 --no-tags https://github.com/Crazy-Ting-Yao/2023-Fall-Hardware_Design_and_Lab_Lee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696274615
git clone --depth 1 --no-tags https://github.com/YoussefMouaddib/ARMv8LEG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697909892
git clone --depth 1 --no-tags https://github.com/Omarafifi1/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698991036
git clone --depth 1 --no-tags https://github.com/nukeykt/Nuked-SMS-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706160181
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/MiSTerLaggy_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705683414
git clone --depth 1 --no-tags https://github.com/vortexgpgpu/skybox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707533697
git clone --depth 1 --no-tags https://github.com/russeree/nyan-keys-ice40hx4k-bitstream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704279978
git clone --depth 1 --no-tags https://github.com/V0XNIHILI/parametrizable-floating-point-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707220376
git clone --depth 1 --no-tags https://github.com/Juninho99/FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700975578
git clone --depth 1 --no-tags https://github.com/SNU-ARC/2023_fall_comarch_PA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705486665
git clone --depth 1 --no-tags https://github.com/SmokeyDays/CarrotIsYou.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701743923
git clone --depth 1 --no-tags https://github.com/merledu/rv-thunder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706225917
git clone --depth 1 --no-tags https://github.com/lauchinyuan/Asymmetric_async_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703586728
git clone --depth 1 --no-tags https://github.com/gopidontagani/RTL-CODING-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701187226
git clone --depth 1 --no-tags https://github.com/alibaba/thrive-chipgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702915523
git clone --depth 1 --no-tags https://github.com/gongyt1112/2023EE219_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707340071
git clone --depth 1 --no-tags https://github.com/kero-mina/RTL2GDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705018217
git clone --depth 1 --no-tags https://github.com/taffarel55/verilog-development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705868047
git clone --depth 1 --no-tags https://github.com/alibaba/rv-with-xocc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702918087
git clone --depth 1 --no-tags https://github.com/bitsshifter/sap-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704835732
git clone --depth 1 --no-tags https://github.com/lgy0404/FPGA-based_CNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707236857
git clone --depth 1 --no-tags https://github.com/SlopePlotnick/ComputerOrganization_Experiments_and_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703890864
git clone --depth 1 --no-tags https://github.com/JN513/Pequeno-Risco-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701942618
git clone --depth 1 --no-tags https://github.com/OmarAl-Saleh/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702615453
git clone --depth 1 --no-tags https://github.com/koustav1404/RISC_V_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706338247
git clone --depth 1 --no-tags https://github.com/daringpatil3134/SPI_Serial_Peripheral_Interface_Verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706887312
git clone --depth 1 --no-tags https://github.com/urish/tt05-silife-max.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705024041
git clone --depth 1 --no-tags https://github.com/dmky0/Huffman_FPGA_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701990550
git clone --depth 1 --no-tags https://github.com/AasmundN/mac-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704078163
git clone --depth 1 --no-tags https://github.com/muhammadtalhasami/RV32I_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707188459
git clone --depth 1 --no-tags https://github.com/ChichenZhang/CPU_B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703993126
git clone --depth 1 --no-tags https://github.com/boiwantlearncode/SC1005.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705279498
git clone --depth 1 --no-tags https://github.com/holyuming/Verilog-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707091560
git clone --depth 1 --no-tags https://github.com/pcbproj/AXI-Stream-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701767838
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_Design_lab03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707107412
git clone --depth 1 --no-tags https://github.com/yuhengy/TheoreticalOOO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705055875
git clone --depth 1 --no-tags https://github.com/alexrodriguez22/hardware_security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703102377
git clone --depth 1 --no-tags https://github.com/ADS-ENTC/simd-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700738813
git clone --depth 1 --no-tags https://github.com/mxlol233-ventus/ventus-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703897478
git clone --depth 1 --no-tags https://github.com/Yanlin900414/M11202207_SoC_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707174976
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-15-JK-Master-Slave-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700447561
git clone --depth 1 --no-tags https://github.com/open-source-at-illinois/OpenCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701065067
git clone --depth 1 --no-tags https://github.com/fannyrika/Multicycle-Processor-Design-32-bit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706123912
git clone --depth 1 --no-tags https://github.com/Racosel/ucas-ca-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702953076
git clone --depth 1 --no-tags https://github.com/dpatil4ncsu/ece564.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705089808
git clone --depth 1 --no-tags https://github.com/CharlesJunic/CAlab_UCAS_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702990744
git clone --depth 1 --no-tags https://github.com/zlzyangreal/my_study_note.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704396888
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-21-Moore-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702139026
git clone --depth 1 --no-tags https://github.com/Z-Digital-IC-team-2026/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702711996
git clone --depth 1 --no-tags https://github.com/Vikkdsun/AD7606.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702503125
git clone --depth 1 --no-tags https://github.com/RiverOtherSide/Chisel-Learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704823889
git clone --depth 1 --no-tags https://github.com/Juninho99/FPGA_TangNano20k_Ascii_Characters_On_Screen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706318128
git clone --depth 1 --no-tags https://github.com/bhavinpt/dnn-mlp-inference-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700676950
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-29-Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706829057
git clone --depth 1 --no-tags https://github.com/IHP-GmbH/IHP-Open-DesignLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704258421
git clone --depth 1 --no-tags https://github.com/AmmarElmargawy/Single-Cycle-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700837341
git clone --depth 1 --no-tags https://github.com/lyyy0910/hardware-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701200606
git clone --depth 1 --no-tags https://github.com/RaportRekai/Soil_Monitoring_Robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702536814
