---
hide:
  - navigation
---
<div class="home-title" markdown>
![](images/rvsteel-logo-black.svg){ align=left width=60 }
# <strong>RISC-V Steel</strong></br><small>Free and open RISC-V IP</small>
</div>

---

<div class="grid cards" markdown>

-   :material-help-box-multiple-outline: __What is RISC-V Steel?__

    ---

    **RISC-V Steel** is a free and open collection of RISC-V IP that is simple, robust and easy to use. It features a 32-bit RISC-V processor core, a configurable system-on-chip design and a suite of software and hardware tools aimed to speed up building RISC-V embedded applications.

    [**:octicons-arrow-right-24: Get started!**](getting-started.md)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[:material-git: GitHub](https://github.com/riscv-steel/riscv-steel/)

</div>

<h2 id="available-ip">Available RISC-V IP </h2>

---

<div class="grid cards" markdown>

-   :material-memory: __System-on-Chip IP__

    ---

    A system-on-chip design with RISC-V Steel Processor Core, RAM memory and UART module.

    [:octicons-arrow-right-24: Reference](soc.md)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[:octicons-arrow-right-24: Software Guide](software-guide.md)

-   :material-memory: __Processor Core IP__

    ---

    A 32-bit processor core design implementing the RV32I ISA, the Zicsr extension and the Machine-mode privileged architecture of RISC-V.

    [:octicons-arrow-right-24: Reference](core.md)

</div>

</br></br>