
        <!DOCTYPE html>
        <html lang="en">
        <head>
            <meta charset="UTF-8">
            <title>Code Files</title>
            <style>
                .column {
                    width: 47%;
                    float: left;
                    padding: 12px;
                    border: 2px solid #ffd0d0;
                }
        
                .modal {
                    display: none;
                    position: fixed;
                    z-index: 1;
                    left: 0;
                    top: 0;
                    width: 100%;
                    height: 100%;
                    overflow: auto;
                    background-color: rgb(0, 0, 0);
                    background-color: rgba(0, 0, 0, 0.4);
                }
    
                .modal-content {
                    height: 250%;
                    background-color: #fefefe;
                    margin: 5% auto;
                    padding: 20px;
                    border: 1px solid #888;
                    width: 80%;
                }
    
                .close {
                    color: #aaa;
                    float: right;
                    font-size: 20px;
                    font-weight: bold;
                    text-align: right;
                }
    
                .close:hover, .close:focus {
                    color: black;
                    text-decoration: none;
                    cursor: pointer;
                }
    
                .row {
                    float: right;
                    width: 100%;
                }
    
                .column_space  {
                    white - space: pre-wrap;
                }
                 
                pre {
                    width: 100%;
                    overflow-y: auto;
                    background: #f8fef2;
                }
                
                .match {
                    cursor:pointer; 
                    background-color:#00ffbb;
                }
        </style>
    </head>
    <body>
        <h2>Tokens: 18, <button onclick='openModal()' class='match'></button></h2>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrfx_qspi.c</h3>
            <pre><code>1  #include <nrfx.h>
2  #if NRFX_CHECK(NRFX_QSPI_ENABLED)
3  #include <nrfx_qspi.h>
4  #define QSPI_STD_CMD_RDSR 0x05
5  #define QSPI_MEM_STATUSREG_WIP_Pos 0x01
6  #define QSPI_DEF_WAIT_TIME_US 10
7  #define QSPI_DEF_WAIT_ATTEMPTS 100
8  typedef struct
9  {
10      nrfx_qspi_handler_t handler;   &bsol;**< Handler. */
11      nrfx_drv_state_t    state;     &bsol;**< Driver state. */
12      volatile bool       is_busy;   &bsol;**< Flag indicating that an operation is currently being performed. */
13      void *              p_context; &bsol;**< Driver context used in interrupt. */
14  } qspi_control_block_t;
15  static qspi_control_block_t m_cb;
16  static nrfx_err_t qspi_task_perform(nrf_qspi_task_t task)
17  {
18      if (m_cb.is_busy)
19      {
20          return NRFX_ERROR_BUSY;
21      }
22      nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
23      if (m_cb.handler)
24      {
25          m_cb.is_busy = true;
26          nrf_qspi_int_enable(NRF_QSPI, NRF_QSPI_INT_READY_MASK);
27      }
28      nrf_qspi_task_trigger(NRF_QSPI, task);
29      if (m_cb.handler == NULL)
30      {
31          while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
32          {};
33      }
34      return NRFX_SUCCESS;
35  }
36  static bool qspi_pins_configure(nrf_qspi_pins_t const * p_config)
37  {
38      if ((p_config->sck_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
39          (p_config->csn_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
40          (p_config->io0_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
41          (p_config->io1_pin == NRF_QSPI_PIN_NOT_CONNECTED))
42      {
43          return false;
44      }
45      nrf_qspi_pins_set(NRF_QSPI, p_config);
46      return true;
47  }
48  static nrfx_err_t qspi_ready_wait(void)
49  {
50      bool result;
51      NRFX_WAIT_FOR(nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY),
52                                         QSPI_DEF_WAIT_ATTEMPTS,
53                                         QSPI_DEF_WAIT_TIME_US,
54                                         result);
55      if (!result)
56      {
57          return NRFX_ERROR_TIMEOUT;
58      }
59      return NRFX_SUCCESS;
60  }
61  nrfx_err_t nrfx_qspi_init(nrfx_qspi_config_t const * p_config,
62                            nrfx_qspi_handler_t        handler,
63                            void *                     p_context)
64  {
65      NRFX_ASSERT(p_config);
66      if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
67      {
68          return NRFX_ERROR_INVALID_STATE;
69      }
70      if (!qspi_pins_configure(&p_config->pins))
71      {
72          return NRFX_ERROR_INVALID_PARAM;
73      }
74      nrf_qspi_xip_offset_set(NRF_QSPI, p_config->xip_offset);
75      nrf_qspi_ifconfig0_set(NRF_QSPI, &p_config->prot_if);
76      nrf_qspi_ifconfig1_set(NRF_QSPI, &p_config->phy_if);
77      m_cb.is_busy = false;
78      m_cb.handler = handler;
79      m_cb.p_context = p_context;
80      nrf_qspi_int_disable(NRF_QSPI, NRF_QSPI_INT_READY_MASK);
81      if (handler)
82      {
83          NRFX_IRQ_PRIORITY_SET(QSPI_IRQn, p_config->irq_priority);
84          NRFX_IRQ_ENABLE(QSPI_IRQn);
85      }
86      m_cb.state = NRFX_DRV_STATE_INITIALIZED;
87      nrf_qspi_enable(NRF_QSPI);
88      nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
89      nrf_qspi_task_trigger(NRF_QSPI, NRF_QSPI_TASK_ACTIVATE);
90      return qspi_ready_wait();
91  }
92  nrfx_err_t nrfx_qspi_cinstr_xfer(nrf_qspi_cinstr_conf_t const * p_config,
93                                   void const *                   p_tx_buffer,
94                                   void *                         p_rx_buffer)
95  {
96      NRFX_ASSERT(m_cb.state != NRFX_DRV_STATE_UNINITIALIZED);
97      if (m_cb.is_busy)
98      {
99          return NRFX_ERROR_BUSY;
100      }
101      nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
102      if (p_tx_buffer)
103      {
104          nrf_qspi_cinstrdata_set(NRF_QSPI, p_config->length, p_tx_buffer);
105      }
106      nrf_qspi_int_disable(NRF_QSPI, NRF_QSPI_INT_READY_MASK);
107      nrf_qspi_cinstr_transfer_start(NRF_QSPI, p_config);
108      if (qspi_ready_wait() == NRFX_ERROR_TIMEOUT)
109      {
110          NRFX_ASSERT(p_config->wipwait);
111          return NRFX_ERROR_TIMEOUT;
112      }
113      nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
114      if (p_rx_buffer)
115      {
116          nrf_qspi_cinstrdata_get(NRF_QSPI, p_config->length, p_rx_buffer);
117      }
118      return NRFX_SUCCESS;
119  }
120  nrfx_err_t nrfx_qspi_cinstr_quick_send(uint8_t               opcode,
121                                         nrf_qspi_cinstr_len_t length,
122                                         void const *          p_tx_buffer)
123  {
124      nrf_qspi_cinstr_conf_t config = NRFX_QSPI_DEFAULT_CINSTR(opcode, length);
125      return nrfx_qspi_cinstr_xfer(&config, p_tx_buffer, NULL);
126  }
127  nrfx_err_t nrfx_qspi_lfm_start(nrf_qspi_cinstr_conf_t const * p_config)
128  {
129      NRFX_ASSERT(m_cb.state != NRFX_DRV_STATE_UNINITIALIZED);
130      NRFX_ASSERT(!(nrf_qspi_cinstr_long_transfer_is_ongoing(NRF_QSPI)));
131      NRFX_ASSERT(p_config->length == NRF_QSPI_CINSTR_LEN_1B);
132      if (m_cb.is_busy)
133      {
134          return NRFX_ERROR_BUSY;
135      }
136      nrf_qspi_cinstr_long_transfer_start(NRF_QSPI, p_config);
137      if (qspi_ready_wait() == NRFX_ERROR_TIMEOUT)
138      {
139          nrf_qspi_cinstr_long_transfer_continue(NRF_QSPI, NRF_QSPI_CINSTR_LEN_1B, true);
140          return NRFX_ERROR_TIMEOUT;
141      }
142      m_cb.is_busy = true;
143      return NRFX_SUCCESS;
144  }
<span onclick='openModal()' class='match'>145  nrfx_err_t nrfx_qspi_lfm_xfer(void const * p_tx_buffer,
146                                void *       p_rx_buffer,
147                                size_t       transfer_length,
148                                bool         finalize)
149  {
</span>150      NRFX_ASSERT(m_cb.state != NRFX_DRV_STATE_UNINITIALIZED);
151      NRFX_ASSERT(nrf_qspi_cinstr_long_transfer_is_ongoing(NRF_QSPI));
152      nrfx_err_t status = NRFX_SUCCESS;
153      nrf_qspi_cinstr_len_t length = NRF_QSPI_CINSTR_LEN_9B;
154      for (uint32_t curr_byte = 0; curr_byte < transfer_length; curr_byte += 8)
155      {
156          uint32_t remaining_bytes = transfer_length - curr_byte;
157          if (remaining_bytes < 8)
158          {
159              length = (nrf_qspi_cinstr_len_t)(remaining_bytes + 1);
160          }
161          if (p_tx_buffer)
162          {
163              nrf_qspi_cinstrdata_set(NRF_QSPI,
164                                      length,
165                                      &((uint8_t const *)p_tx_buffer)[curr_byte]);
166          }
167          nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
168          if (remaining_bytes <= 8)
169          {
170              nrf_qspi_cinstr_long_transfer_continue(NRF_QSPI, length, finalize);
171          }
172          else
173          {
174              nrf_qspi_cinstr_long_transfer_continue(NRF_QSPI, length, false);
175          }
176          if (qspi_ready_wait() == NRFX_ERROR_TIMEOUT)
177          {
178              nrf_qspi_cinstr_long_transfer_continue(NRF_QSPI, NRF_QSPI_CINSTR_LEN_1B, true);
179              status = NRFX_ERROR_TIMEOUT;
180              break;
181          }
182          if (p_rx_buffer)
183          {
184              nrf_qspi_cinstrdata_get(NRF_QSPI,
185                                      length,
186                                      &((uint8_t *)p_rx_buffer)[curr_byte]);
187          }
188      }
189      nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
190      if ((finalize) || (status == NRFX_ERROR_TIMEOUT))
191      {
192          m_cb.is_busy = false;
193      }
194      return status;
195  }
196  nrfx_err_t nrfx_qspi_mem_busy_check(void)
197  {
198      nrfx_err_t ret_code;
199      uint8_t status_value = 0;
200      nrf_qspi_cinstr_conf_t const config =
201          NRFX_QSPI_DEFAULT_CINSTR(QSPI_STD_CMD_RDSR,
202                                   NRF_QSPI_CINSTR_LEN_2B);
203      ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
204      if (ret_code != NRFX_SUCCESS)
205      {
206          return ret_code;
207      }
208      if ((status_value & QSPI_MEM_STATUSREG_WIP_Pos) != 0x00)
209      {
210          return NRFX_ERROR_BUSY;
211      }
212      return NRFX_SUCCESS;
213  }
214  void nrfx_qspi_uninit(void)
215  {
216      NRFX_ASSERT(m_cb.state != NRFX_DRV_STATE_UNINITIALIZED);
217      if (nrf_qspi_cinstr_long_transfer_is_ongoing(NRF_QSPI))
218      {
219          nrf_qspi_cinstr_long_transfer_continue(NRF_QSPI, NRF_QSPI_CINSTR_LEN_1B, true);
220      }
221      nrf_qspi_int_disable(NRF_QSPI, NRF_QSPI_INT_READY_MASK);
222      nrf_qspi_task_trigger(NRF_QSPI, NRF_QSPI_TASK_DEACTIVATE);
223      nrf_qspi_disable(NRF_QSPI);
224      NRFX_IRQ_DISABLE(QSPI_IRQn);
225      nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
226      m_cb.state = NRFX_DRV_STATE_UNINITIALIZED;
227  }
228  nrfx_err_t nrfx_qspi_write(void const * p_tx_buffer,
229                             size_t       tx_buffer_length,
230                             uint32_t     dst_address)
231  {
232      NRFX_ASSERT(m_cb.state != NRFX_DRV_STATE_UNINITIALIZED);
233      NRFX_ASSERT(p_tx_buffer != NULL);
234      if (!nrfx_is_in_ram(p_tx_buffer) || !nrfx_is_word_aligned(p_tx_buffer))
235      {
236          return NRFX_ERROR_INVALID_ADDR;
237      }
238      nrf_qspi_write_buffer_set(NRF_QSPI, p_tx_buffer, tx_buffer_length, dst_address);
239      return qspi_task_perform(NRF_QSPI_TASK_WRITESTART);
240  }
241  nrfx_err_t nrfx_qspi_read(void *   p_rx_buffer,
242                            size_t   rx_buffer_length,
243                            uint32_t src_address)
244  {
245      NRFX_ASSERT(m_cb.state != NRFX_DRV_STATE_UNINITIALIZED);
246      NRFX_ASSERT(p_rx_buffer != NULL);
247      if (!nrfx_is_in_ram(p_rx_buffer) || !nrfx_is_word_aligned(p_rx_buffer))
248      {
249          return NRFX_ERROR_INVALID_ADDR;
250      }
251      nrf_qspi_read_buffer_set(NRF_QSPI, p_rx_buffer, rx_buffer_length, src_address);
252      return qspi_task_perform(NRF_QSPI_TASK_READSTART);
253  }
254  nrfx_err_t nrfx_qspi_erase(nrf_qspi_erase_len_t length,
255                             uint32_t             start_address)
256  {
257      NRFX_ASSERT(m_cb.state != NRFX_DRV_STATE_UNINITIALIZED);
258      if (!nrfx_is_word_aligned((void const *)start_address))
259      {
260          return NRFX_ERROR_INVALID_ADDR;
261      }
262      nrf_qspi_erase_ptr_set(NRF_QSPI, start_address, length);
263      return qspi_task_perform(NRF_QSPI_TASK_ERASESTART);
264  }
265  nrfx_err_t nrfx_qspi_chip_erase(void)
266  {
267      return nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_ALL, 0);
268  }
269  #if NRF_QSPI_HAS_XIP_ENC
270  nrfx_err_t nrfx_qspi_xip_encrypt(nrf_qspi_encryption_t const * p_config)
271  {
272      if (m_cb.is_busy)
273      {
274          return NRFX_ERROR_BUSY;
275      }
276      if (p_config)
277      {
278          nrf_qspi_xip_encryption_configure(NRF_QSPI, p_config);
279          nrf_qspi_xip_encryption_set(NRF_QSPI, true);
280      }
281      else
282      {
283          nrf_qspi_xip_encryption_set(NRF_QSPI, false);
284      }
285      return NRFX_SUCCESS;
286  }
287  #endif
288  #if NRF_QSPI_HAS_DMA_ENC
289  nrfx_err_t nrfx_qspi_dma_encrypt(nrf_qspi_encryption_t const * p_config)
290  {
291      if (m_cb.is_busy)
292      {
293          return NRFX_ERROR_BUSY;
294      }
295      if (p_config)
296      {
297          nrf_qspi_dma_encryption_configure(NRF_QSPI, p_config);
298          nrf_qspi_dma_encryption_set(NRF_QSPI, true);
299      }
300      else
301      {
302          nrf_qspi_dma_encryption_set(NRF_QSPI, false);
303      }
304      return NRFX_SUCCESS;
305  }
306  #endif
307  void nrfx_qspi_irq_handler(void)
308  {
309      if (nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
310      {
311          m_cb.is_busy = false;
312          nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
313          m_cb.handler(NRFX_QSPI_EVENT_DONE, m_cb.p_context);
314      }
315  }
316  #endif 
</code></pre>
        </div>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrfx_qspi.h</h3>
            <pre><code>1  #ifndef NRFX_QSPI_H__
2  #define NRFX_QSPI_H__
3  #include <nrfx.h>
4  #include <hal/nrf_qspi.h>
5  #ifdef __cplusplus
6  extern "C" {
7  #endif
8  typedef struct
9  {
10      uint32_t             xip_offset;   &bsol;**< Address offset into the external memory for Execute in Place operation. */
11      nrf_qspi_pins_t      pins;         &bsol;**< Pin configuration structure. */
12      nrf_qspi_prot_conf_t prot_if;      &bsol;**< Protocol layer interface configuration structure. */
13      nrf_qspi_phy_conf_t  phy_if;       &bsol;**< Physical layer interface configuration structure. */
14      uint8_t              irq_priority; &bsol;**< Interrupt priority. */
15  } nrfx_qspi_config_t;
16  #define NRFX_QSPI_DEFAULT_CONFIG(_pin_sck, _pin_csn, _pin_io0,         \
17                                   _pin_io1, _pin_io2, _pin_io3)         \
18  {                                                                      \
19      .xip_offset    = 0,                                                \
20      .pins = {                                                          \
21         .sck_pin    = _pin_sck,                                         \
22         .csn_pin    = _pin_csn,                                         \
23         .io0_pin    = _pin_io0,                                         \
24         .io1_pin    = _pin_io1,                                         \
25         .io2_pin    = _pin_io2,                                         \
26         .io3_pin    = _pin_io3                                          \
27      },                                                                 \
28      .prot_if = {                                                       \
29          .readoc    = NRF_QSPI_READOC_FASTREAD,                         \
30          .writeoc   = NRF_QSPI_WRITEOC_PP,                              \
31          .addrmode  = NRF_QSPI_ADDRMODE_24BIT,                          \
32          .dpmconfig = false,                                            \
33      },                                                                 \
34      .phy_if = {                                                        \
35          .sck_delay = 0x05,                                             \
36          .dpmen     = false,                                            \
37          .spi_mode  = NRF_QSPI_MODE_0,                                  \
38          .sck_freq  = NRF_QSPI_FREQ_DIV16,                              \
39      },                                                                 \
40      .irq_priority  = (uint8_t)NRFX_QSPI_DEFAULT_CONFIG_IRQ_PRIORITY,   \
41  }
42  #define NRFX_QSPI_DEFAULT_CINSTR(opc, len) \
43  {                                          \
44      .opcode    = (opc),                    \
45      .length    = (len),                    \
46      .io2_level = false,                    \
47      .io3_level = false,                    \
48      .wipwait   = false,                    \
49      .wren      = false                     \
50  }
51  typedef enum
52  {
53      NRFX_QSPI_EVENT_DONE, &bsol;**< Transfer done. */
54  } nrfx_qspi_evt_t;
55  typedef void (*nrfx_qspi_handler_t)(nrfx_qspi_evt_t event, void * p_context);
56  nrfx_err_t nrfx_qspi_init(nrfx_qspi_config_t const * p_config,
57                            nrfx_qspi_handler_t        handler,
58                            void *                     p_context);
59  void nrfx_qspi_uninit(void);
60  nrfx_err_t nrfx_qspi_read(void *   p_rx_buffer,
61                            size_t   rx_buffer_length,
62                            uint32_t src_address);
63  nrfx_err_t nrfx_qspi_write(void const * p_tx_buffer,
64                             size_t       tx_buffer_length,
65                             uint32_t     dst_address);
66  nrfx_err_t nrfx_qspi_erase(nrf_qspi_erase_len_t length,
67                             uint32_t             start_address);
68  nrfx_err_t nrfx_qspi_chip_erase(void);
69  nrfx_err_t nrfx_qspi_mem_busy_check(void);
70  nrfx_err_t nrfx_qspi_cinstr_xfer(nrf_qspi_cinstr_conf_t const * p_config,
71                                   void const *                   p_tx_buffer,
72                                   void *                         p_rx_buffer);
73  nrfx_err_t nrfx_qspi_cinstr_quick_send(uint8_t               opcode,
74                                         nrf_qspi_cinstr_len_t length,
75                                         void const *          p_tx_buffer);
76  nrfx_err_t nrfx_qspi_lfm_start(nrf_qspi_cinstr_conf_t const * p_config);
<span onclick='openModal()' class='match'>77  nrfx_err_t nrfx_qspi_lfm_xfer(void const * p_tx_buffer,
78                                void *       p_rx_buffer,
79                                size_t       transfer_length,
80                                bool         finalize);
</span>81  #if NRF_QSPI_HAS_XIP_ENC
82  nrfx_err_t nrfx_qspi_xip_encrypt(nrf_qspi_encryption_t const * p_config);
83  #endif
84  #if NRF_QSPI_HAS_DMA_ENC
85  nrfx_err_t nrfx_qspi_dma_encrypt(nrf_qspi_encryption_t const * p_config);
86  #endif
87  void nrfx_qspi_irq_handler(void);
88  #ifdef __cplusplus
89  }
90  #endif
91  #endif 
</code></pre>
        </div>
    
        <!-- The Modal -->
        <div id="myModal" class="modal">
            <div class="modal-content">
                <span class="row close">&times;</span>
                <div class='row'>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrfx_qspi.c</div>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrfx_qspi.h</div>
                </div>
                <div class="column column_space"><pre><code>145  nrfx_err_t nrfx_qspi_lfm_xfer(void const * p_tx_buffer,
146                                void *       p_rx_buffer,
147                                size_t       transfer_length,
148                                bool         finalize)
149  {
</pre></code></div>
                <div class="column column_space"><pre><code>77  nrfx_err_t nrfx_qspi_lfm_xfer(void const * p_tx_buffer,
78                                void *       p_rx_buffer,
79                                size_t       transfer_length,
80                                bool         finalize);
</pre></code></div>
            </div>
        </div>
        <script>
        // Get the modal
        var modal = document.getElementById("myModal");
        
        // Get the button that opens the modal
        var btn = document.getElementById("myBtn");
        
        // Get the <span> element that closes the modal
        var span = document.getElementsByClassName("close")[0];
        
        // When the user clicks the button, open the modal
        function openModal(){
          modal.style.display = "block";
        }
        
        // When the user clicks on <span> (x), close the modal
        span.onclick = function() {
        modal.style.display = "none";
        }
        
        // When the user clicks anywhere outside of the modal, close it
        window.onclick = function(event) {
        if (event.target == modal) {
        modal.style.display = "none";
        } }
        
        </script>
    </body>
    </html>
    