/*
 * DCE_11_2 Register documentation
 *
 * Copyright (C) 2016  Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef DCE_11_2_ENUM_H
#define DCE_11_2_ENUM_H

typedef enum CRTC_CONTROL_CRTC_START_POINT_CNTL {
	CRTC_CONTROL_CRTC_START_POINT_CNTL_NORMAL        = 0x0,
	CRTC_CONTROL_CRTC_START_POINT_CNTL_DP            = 0x1,
} CRTC_CONTROL_CRTC_START_POINT_CNTL;
typedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL {
	CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL_NORMAL       = 0x0,
	CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL_DP           = 0x1,
} CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL;
typedef enum CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL {
	CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE     = 0x0,
	CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE_CURRENT= 0x1,
	CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_RESERVED    = 0x2,
	CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE_FIRST= 0x3,
} CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL;
typedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY {
	CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY_FALSE    = 0x0,
	CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY_TRUE     = 0x1,
} CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY;
typedef enum CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE {
	CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE_FALSE= 0x0,
	CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE_TRUE = 0x1,
} CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE;
typedef enum CRTC_CONTROL_CRTC_SOF_PULL_EN {
	CRTC_CONTROL_CRTC_SOF_PULL_EN_FALSE              = 0x0,
	CRTC_CONTROL_CRTC_SOF_PULL_EN_TRUE               = 0x1,
} CRTC_CONTROL_CRTC_SOF_PULL_EN;
typedef enum CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL {
	CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL_FALSE       = 0x0,
	CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL_TRUE        = 0x1,
} CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL;
typedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL {
	CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL_FALSE  = 0x0,
	CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL_TRUE   = 0x1,
} CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL;
typedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL {
	CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL_FALSE  = 0x0,
	CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL_TRUE   = 0x1,
} CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL;
typedef enum CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN {
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN_FALSE= 0x0,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN_TRUE= 0x1,
} CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN;
typedef enum CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC {
	CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC_DISABLE= 0x0,
	CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC_ENABLE= 0x1,
} CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC;
typedef enum CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT {
	CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT_DISABLE= 0x0,
	CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT_ENABLE= 0x1,
} CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT;
typedef enum CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK {
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_FRAME_START= 0x0,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_CRTC_TRIG_A= 0x1,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_CRTC_TRIG_B= 0x2,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_CURSOR_CHANGE= 0x3,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_OTHER_CLIENT= 0x4,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_MC_DC_REGION0= 0x5,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_MC_DC_REGION1= 0x6,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_MC_DC_REGION2= 0x7,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_MC_DC_REGION3= 0x8,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_GRAPHIC_UPDATE_PENDING= 0x9,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_RESERVED2= 0xa,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_INVALID= 0xb,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_DOUBLE_BUFFER= 0xc,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_D1CRTC_VERT_COUNT_NOM= 0xd,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_D1CRTC_VERT_COUNT= 0xe,
	CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_RESERVED= 0xf,
} CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK;
typedef enum CRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK {
	CRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_FALSE= 0x0,
	CRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_TRUE= 0x1,
} CRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK;
typedef enum CRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR {
	CRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR_FALSE= 0x0,
	CRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR_TRUE= 0x1,
} CRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR;
typedef enum CRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL {
	CRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL_FALSE       = 0x0,
	CRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL_TRUE        = 0x1,
} CRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL;
typedef enum CRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN {
	CRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN_FALSE     = 0x0,
	CRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN_TRUE      = 0x1,
} CRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN;
typedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT {
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCA_OTHER= 0x1,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCA_OTHER= 0x2,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICF= 0x5,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICE= 0x6,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCA  = 0x7,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCA  = 0x8,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCB  = 0x9,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCB  = 0xa,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HPD1    = 0xb,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HPD2    = 0xc,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICD= 0xd,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICC= 0xe,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL0   = 0x10,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL1   = 0x11,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL2   = 0x12,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IBLON   = 0x13,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICA= 0x14,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICB= 0x15,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL_ALLOW= 0x16,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_MANUAL_FLOW= 0x17,
} CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT;
typedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT {
	CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_INTERLACE= 0x1,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICA= 0x2,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICB= 0x3,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_HSYNCA= 0x4,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_HSYNCB= 0x5,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_VIDEO = 0x6,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICC= 0x7,
} CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT;
typedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN {
	CRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN_FALSE= 0x0,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN_TRUE = 0x1,
} CRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN;
typedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR {
	CRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR_FALSE           = 0x0,
	CRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR_TRUE            = 0x1,
} CRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR;
typedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT {
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCA_OTHER= 0x1,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCA_OTHER= 0x2,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICF= 0x5,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICE= 0x6,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCA  = 0x7,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCA  = 0x8,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCB  = 0x9,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCB  = 0xa,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HPD1    = 0xb,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HPD2    = 0xc,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICD= 0xd,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICC= 0xe,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL0   = 0x10,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL1   = 0x11,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL2   = 0x12,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IBLON   = 0x13,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICA= 0x14,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICB= 0x15,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL_ALLOW= 0x16,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_MANUAL_FLOW= 0x17,
} CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT;
typedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT {
	CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_INTERLACE= 0x1,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICA= 0x2,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICB= 0x3,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_HSYNCA= 0x4,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_HSYNCB= 0x5,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_VIDEO = 0x6,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICC= 0x7,
} CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT;
typedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN {
	CRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN_FALSE= 0x0,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN_TRUE = 0x1,
} CRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN;
typedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR {
	CRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR_FALSE           = 0x0,
	CRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR_TRUE            = 0x1,
} CRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR;
typedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE {
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_DISABLE= 0x0,
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_HCOUNT= 0x1,
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_HCOUNT_VCOUNT= 0x2,
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_RESERVED= 0x3,
} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE;
typedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK {
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK_FALSE= 0x0,
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK_TRUE= 0x1,
} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK;
typedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL {
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL_FALSE= 0x0,
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL_TRUE= 0x1,
} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL;
typedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR {
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR_FALSE= 0x0,
	CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR_TRUE= 0x1,
} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR;
typedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT {
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_LOGIC0= 0x0,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICF= 0x1,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICE= 0x2,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_HPD1= 0x3,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_HPD2= 0x4,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC1DATA= 0x5,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC1CLK= 0x6,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC2DATA= 0x7,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC2CLK= 0x8,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DVOCLK= 0x9,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_MANUAL= 0xa,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_LOGIC1= 0xb,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICB= 0xc,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICA= 0xd,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICD= 0xe,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICC= 0xf,
} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT;
typedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY {
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY_FALSE= 0x0,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY_TRUE= 0x1,
} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY;
typedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY {
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY_FALSE= 0x0,
	CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY_TRUE= 0x1,
} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY;
typedef enum CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE {
	CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_NO= 0x0,
	CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_RIGHT= 0x1,
	CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_LEFT= 0x2,
	CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_RESERVED= 0x3,
} CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE;
typedef enum CRTC_CONTROL_CRTC_MASTER_EN {
	CRTC_CONTROL_CRTC_MASTER_EN_FALSE                = 0x0,
	CRTC_CONTROL_CRTC_MASTER_EN_TRUE                 = 0x1,
} CRTC_CONTROL_CRTC_MASTER_EN;
typedef enum CRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN {
	CRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN_FALSE      = 0x0,
	CRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN_TRUE       = 0x1,
} CRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN;
typedef enum CRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE {
	CRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE_FALSE      = 0x0,
	CRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE_TRUE       = 0x1,
} CRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE;
typedef enum CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE {
	CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE_FALSE= 0x0,
	CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE_TRUE= 0x1,
} CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE;
typedef enum CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD {
	CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_NOT= 0x0,
	CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_ODD= 0x1,
	CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_EVEN= 0x2,
	CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_NOT2= 0x3,
} CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD;
typedef enum CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY {
	CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY_FALSE= 0x0,
	CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY_TRUE= 0x1,
} CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY;
typedef enum CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT {
	CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT_FALSE= 0x0,
	CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT_TRUE= 0x1,
} CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT;
typedef enum CRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN {
	CRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN_FALSE  = 0x0,
	CRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN_TRUE   = 0x1,
} CRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN;
typedef enum CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE {
	CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_FALSE= 0x0,
	CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_TRUE= 0x1,
} CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE;
typedef enum CRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR {
	CRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_FALSE= 0x0,
	CRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_TRUE= 0x1,
} CRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR;
typedef enum CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE {
	CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_DISABLE= 0x0,
	CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_TRIGGERA= 0x1,
	CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_TRIGGERB= 0x2,
	CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_RESERVED= 0x3,
} CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE;
typedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY {
	CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY_FALSE= 0x0,
	CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY_TRUE= 0x1,
} CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY;
typedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY {
	CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY_FALSE= 0x0,
	CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY_TRUE= 0x1,
} CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY;
typedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY {
	CRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY_FALSE= 0x0,
	CRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY_TRUE= 0x1,
} CRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY;
typedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_EN {
	CRTC_STEREO_CONTROL_CRTC_STEREO_EN_FALSE         = 0x0,
	CRTC_STEREO_CONTROL_CRTC_STEREO_EN_TRUE          = 0x1,
} CRTC_STEREO_CONTROL_CRTC_STEREO_EN;
typedef enum CRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR {
	CRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR_FALSE   = 0x0,
	CRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR_TRUE    = 0x1,
} CRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR;
typedef enum CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL {
	CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_DISABLE= 0x0,
	CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_TRIGGERA= 0x1,
	CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_TRIGGERB= 0x2,
	CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_RESERVED= 0x3,
} CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL;
typedef enum CRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY {
	CRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY_FALSE= 0x0,
	CRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY_TRUE= 0x1,
} CRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY;
typedef enum CRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY {
	CRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY_FALSE= 0x0,
	CRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY_TRUE= 0x1,
} CRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY;
typedef enum CRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN {
	CRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN_FALSE= 0x0,
	CRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN_TRUE= 0x1,
} CRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN;
typedef enum CRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN {
	CRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN_FALSE   = 0x0,
	CRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN_TRUE    = 0x1,
} CRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK {
	CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE {
	CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK {
	CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE {
	CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK {
	CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE {
	CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK {
	CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE {
	CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK {
	CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK_FALSE  = 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK_TRUE   = 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE {
	CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE_FALSE = 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE_TRUE  = 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK {
	CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK_FALSE  = 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK_TRUE   = 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE {
	CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE_FALSE = 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE_TRUE  = 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK {
	CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE {
	CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK {
	CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK;
typedef enum CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE {
	CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE_FALSE= 0x0,
	CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE_TRUE= 0x1,
} CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE;
typedef enum CRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK {
	CRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK_FALSE          = 0x0,
	CRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK_TRUE           = 0x1,
} CRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK;
typedef enum CRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY {
	CRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY_FALSE= 0x0,
	CRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY_TRUE= 0x1,
} CRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY;
typedef enum CRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN {
	CRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_FALSE= 0x0,
	CRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_TRUE= 0x1,
} CRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN;
typedef enum CRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE {
	CRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE_FALSE= 0x0,
	CRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE_TRUE= 0x1,
} CRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE;
typedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN {
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN_FALSE= 0x0,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN_TRUE= 0x1,
} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN;
typedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE {
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_RGB= 0x0,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_YCBCR601= 0x1,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_YCBCR709= 0x2,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_VBARS= 0x3,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_HBARS= 0x4,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_SRRGB= 0x5,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_DRRGB= 0x6,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_XRBIAS= 0x7,
} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE;
typedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE {
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE_FALSE= 0x0,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE_TRUE= 0x1,
} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE;
typedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT {
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_6BPC= 0x0,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_8BPC= 0x1,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_10BPC= 0x2,
	CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_RESERVED= 0x3,
} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT;
typedef enum MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK {
	MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK_FALSE      = 0x0,
	MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK_TRUE       = 0x1,
} MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK;
typedef enum MASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK {
	MASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK_FALSE= 0x0,
	MASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK_TRUE= 0x1,
} MASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK;
typedef enum MASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK {
	MASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK_FALSE   = 0x0,
	MASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK_TRUE    = 0x1,
} MASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK;
typedef enum MASTER_UPDATE_MODE_MASTER_UPDATE_MODE {
	MASTER_UPDATE_MODE_MASTER_UPDATE_MODE_BETWEEN    = 0x0,
	MASTER_UPDATE_MODE_MASTER_UPDATE_MODE_HSYNCA     = 0x1,
	MASTER_UPDATE_MODE_MASTER_UPDATE_MODE_VSYNCA     = 0x2,
	MASTER_UPDATE_MODE_MASTER_UPDATE_MODE_BEFORE     = 0x3,
} MASTER_UPDATE_MODE_MASTER_UPDATE_MODE;
typedef enum MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE {
	MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_BOTH= 0x0,
	MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_EVEN= 0x1,
	MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_ODD= 0x2,
	MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_RESERVED= 0x3,
} MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE;
typedef enum CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE {
	CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_DISABLE= 0x0,
	CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_DEBUG= 0x1,
	CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_NORMAL= 0x2,
} CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE;
typedef enum CRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR {
	CRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR_FALSE        = 0x0,
	CRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR_TRUE         = 0x1,
} CRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR;
typedef enum CRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR {
	CRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_FALSE= 0x0,
	CRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_TRUE= 0x1,
} CRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR;
typedef enum CRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR {
	CRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR_FALSE= 0x0,
	CRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR_TRUE= 0x1,
} CRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR;
typedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY {
	CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY;
typedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE {
	CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE;
typedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR {
	CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR;
typedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE {
	CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE;
typedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR {
	CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR_CLEAR_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR;
typedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE {
	CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE;
typedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE {
	CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE;
typedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR {
	CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR_CLEAR_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR;
typedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE {
	CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE;
typedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE {
	CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE_FALSE= 0x0,
	CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE_TRUE= 0x1,
} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE;
typedef enum CRTC_CRC_CNTL_CRTC_CRC_EN {
	CRTC_CRC_CNTL_CRTC_CRC_EN_FALSE                  = 0x0,
	CRTC_CRC_CNTL_CRTC_CRC_EN_TRUE                   = 0x1,
} CRTC_CRC_CNTL_CRTC_CRC_EN;
typedef enum CRTC_CRC_CNTL_CRTC_CRC_CONT_EN {
	CRTC_CRC_CNTL_CRTC_CRC_CONT_EN_FALSE             = 0x0,
	CRTC_CRC_CNTL_CRTC_CRC_CONT_EN_TRUE              = 0x1,
} CRTC_CRC_CNTL_CRTC_CRC_CONT_EN;
typedef enum CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE {
	CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_LEFT          = 0x0,
	CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_RIGHT         = 0x1,
	CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_BOTH_EYES     = 0x2,
	CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_BOTH_FIELDS   = 0x3,
} CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE;
typedef enum CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE {
	CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_TOP        = 0x0,
	CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTTOM     = 0x1,
	CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTH_BOTTOM= 0x2,
	CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTH_FIELD = 0x3,
} CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE;
typedef enum CRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS {
	CRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS_FALSE= 0x0,
	CRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS_TRUE= 0x1,
} CRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS;
typedef enum CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT {
	CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_UAB          = 0x0,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_UA_B         = 0x1,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_U_AB         = 0x2,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_U_A_B        = 0x3,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_IAB          = 0x4,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_IA_B         = 0x5,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_I_AB         = 0x6,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_I_A_B        = 0x7,
} CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT;
typedef enum CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT {
	CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_UAB          = 0x0,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_UA_B         = 0x1,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_U_AB         = 0x2,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_U_A_B        = 0x3,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_IAB          = 0x4,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_IA_B         = 0x5,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_I_AB         = 0x6,
	CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_I_A_B        = 0x7,
} CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE_DISABLE= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE_ONESHOT= 0x1,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE_CONTINUOUS= 0x2,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE_RESERVED= 0x3,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_ENABLE;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_1pixel= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_2pixel= 0x1,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_3pixel= 0x2,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_4pixel= 0x3,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY;
typedef enum CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_INTERLACE_MODE {
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_INTERLACE_MODE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_INTERLACE_MODE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_CONTROL_CRTC_EXT_TIMING_SYNC_INTERLACE_MODE;
typedef enum CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE {
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE;
typedef enum CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_CLEAR {
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_CLEAR_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_CLEAR_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_CLEAR;
typedef enum CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE {
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE;
typedef enum CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT {
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_1FRAME= 0x0,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_2FRAME= 0x1,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_4FRAME= 0x2,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_8FRAME= 0x3,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_16FRAME= 0x4,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_32FRAME= 0x5,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_64FRAME= 0x6,
	CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_128FRAME= 0x7,
} CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT;
typedef enum CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_ENABLE {
	CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_ENABLE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_ENABLE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_ENABLE;
typedef enum CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_CLEAR {
	CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_CLEAR_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_CLEAR_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_CLEAR;
typedef enum CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_TYPE {
	CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_TYPE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_TYPE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_INT_TYPE;
typedef enum CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE {
	CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE;
typedef enum CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR {
	CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR;
typedef enum CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE {
	CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE_FALSE= 0x0,
	CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE_TRUE= 0x1,
} CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL_CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE;
typedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE {
	CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE_FALSE= 0x0,
	CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE_TRUE= 0x1,
} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE;
typedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR {
	CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR_FALSE= 0x0,
	CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR_TRUE= 0x1,
} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR;
typedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE {
	CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE_FALSE= 0x0,
	CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE_TRUE= 0x1,
} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE;
typedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE {
	CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_FALSE= 0x0,
	CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_TRUE= 0x1,
} CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE;
typedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_VALUE {
	CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_VALUE_OFF= 0x0,
	CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_VALUE_ON= 0x1,
} CRTC_STATIC_SCREEN_CONTROL_CRTC_STATIC_SCREEN_OVERRIDE_VALUE;
typedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN {
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_FALSE= 0x0,
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_TRUE= 0x1,
} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN;
typedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB {
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB_FALSE= 0x0,
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB_TRUE= 0x1,
} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB;
typedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE {
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_BOTH= 0x0,
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_INTERLACE= 0x1,
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_PROGRASSIVE= 0x2,
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_RESERVED= 0x3,
} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE;
typedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR {
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR_FALSE= 0x0,
	CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR_TRUE= 0x1,
} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR;
typedef enum CRTC_V_SYNC_A_POL {
	CRTC_V_SYNC_A_POL_HIGH                           = 0x0,
	CRTC_V_SYNC_A_POL_LOW                            = 0x1,
} CRTC_V_SYNC_A_POL;
typedef enum CRTC_H_SYNC_A_POL {
	CRTC_H_SYNC_A_POL_HIGH                           = 0x0,
	CRTC_H_SYNC_A_POL_LOW                            = 0x1,
} CRTC_H_SYNC_A_POL;
typedef enum CRTC_HORZ_REPETITION_COUNT {
	CRTC_HORZ_REPETITION_COUNT_0                     = 0x0,
	CRTC_HORZ_REPETITION_COUNT_1                     = 0x1,
	CRTC_HORZ_REPETITION_COUNT_2                     = 0x2,
	CRTC_HORZ_REPETITION_COUNT_3                     = 0x3,
	CRTC_HORZ_REPETITION_COUNT_4                     = 0x4,
	CRTC_HORZ_REPETITION_COUNT_5                     = 0x5,
	CRTC_HORZ_REPETITION_COUNT_6                     = 0x6,
	CRTC_HORZ_REPETITION_COUNT_7                     = 0x7,
	CRTC_HORZ_REPETITION_COUNT_8                     = 0x8,
	CRTC_HORZ_REPETITION_COUNT_9                     = 0x9,
	CRTC_HORZ_REPETITION_COUNT_10                    = 0xa,
	CRTC_HORZ_REPETITION_COUNT_11                    = 0xb,
	CRTC_HORZ_REPETITION_COUNT_12                    = 0xc,
	CRTC_HORZ_REPETITION_COUNT_13                    = 0xd,
	CRTC_HORZ_REPETITION_COUNT_14                    = 0xe,
	CRTC_HORZ_REPETITION_COUNT_15                    = 0xf,
} CRTC_HORZ_REPETITION_COUNT;
typedef enum PERFCOUNTER_CVALUE_SEL {
	PERFCOUNTER_CVALUE_SEL_47_0                      = 0x0,
	PERFCOUNTER_CVALUE_SEL_15_0                      = 0x1,
	PERFCOUNTER_CVALUE_SEL_31_16                     = 0x2,
	PERFCOUNTER_CVALUE_SEL_47_32                     = 0x3,
	PERFCOUNTER_CVALUE_SEL_11_0                      = 0x4,
	PERFCOUNTER_CVALUE_SEL_23_12                     = 0x5,
	PERFCOUNTER_CVALUE_SEL_35_24                     = 0x6,
	PERFCOUNTER_CVALUE_SEL_47_36                     = 0x7,
} PERFCOUNTER_CVALUE_SEL;
typedef enum PERFCOUNTER_INC_MODE {
	PERFCOUNTER_INC_MODE_MULTI_BIT                   = 0x0,
	PERFCOUNTER_INC_MODE_BOTH_EDGE                   = 0x1,
	PERFCOUNTER_INC_MODE_LSB                         = 0x2,
	PERFCOUNTER_INC_MODE_POS_EDGE                    = 0x3,
} PERFCOUNTER_INC_MODE;
typedef enum PERFCOUNTER_HW_CNTL_SEL {
	PERFCOUNTER_HW_CNTL_SEL_RUNEN                    = 0x0,
	PERFCOUNTER_HW_CNTL_SEL_CNTOFF                   = 0x1,
} PERFCOUNTER_HW_CNTL_SEL;
typedef enum PERFCOUNTER_RUNEN_MODE {
	PERFCOUNTER_RUNEN_MODE_LEVEL                     = 0x0,
	PERFCOUNTER_RUNEN_MODE_EDGE                      = 0x1,
} PERFCOUNTER_RUNEN_MODE;
typedef enum PERFCOUNTER_CNTOFF_START_DIS {
	PERFCOUNTER_CNTOFF_START_ENABLE                  = 0x0,
	PERFCOUNTER_CNTOFF_START_DISABLE                 = 0x1,
} PERFCOUNTER_CNTOFF_START_DIS;
typedef enum PERFCOUNTER_RESTART_EN {
	PERFCOUNTER_RESTART_DISABLE                      = 0x0,
	PERFCOUNTER_RESTART_ENABLE                       = 0x1,
} PERFCOUNTER_RESTART_EN;
typedef enum PERFCOUNTER_INT_EN {
	PERFCOUNTER_INT_DISABLE                          = 0x0,
	PERFCOUNTER_INT_ENABLE                           = 0x1,
} PERFCOUNTER_INT_EN;
typedef enum PERFCOUNTER_OFF_MASK {
	PERFCOUNTER_OFF_MASK_DISABLE                     = 0x0,
	PERFCOUNTER_OFF_MASK_ENABLE                      = 0x1,
} PERFCOUNTER_OFF_MASK;
typedef enum PERFCOUNTER_ACTIVE {
	PERFCOUNTER_IS_IDLE                              = 0x0,
	PERFCOUNTER_IS_ACTIVE                            = 0x1,
} PERFCOUNTER_ACTIVE;
typedef enum PERFCOUNTER_INT_TYPE {
	PERFCOUNTER_INT_TYPE_LEVEL                       = 0x0,
	PERFCOUNTER_INT_TYPE_PULSE                       = 0x1,
} PERFCOUNTER_INT_TYPE;
typedef enum PERFCOUNTER_COUNTED_VALUE_TYPE {
	PERFCOUNTER_COUNTED_VALUE_TYPE_ACC               = 0x0,
	PERFCOUNTER_COUNTED_VALUE_TYPE_MAX               = 0x1,
} PERFCOUNTER_COUNTED_VALUE_TYPE;
typedef enum PERFCOUNTER_CNTL_SEL {
	PERFCOUNTER_CNTL_SEL_0                           = 0x0,
	PERFCOUNTER_CNTL_SEL_1                           = 0x1,
	PERFCOUNTER_CNTL_SEL_2                           = 0x2,
	PERFCOUNTER_CNTL_SEL_3                           = 0x3,
	PERFCOUNTER_CNTL_SEL_4                           = 0x4,
	PERFCOUNTER_CNTL_SEL_5                           = 0x5,
	PERFCOUNTER_CNTL_SEL_6                           = 0x6,
	PERFCOUNTER_CNTL_SEL_7                           = 0x7,
} PERFCOUNTER_CNTL_SEL;
typedef enum PERFCOUNTER_CNT0_STATE {
	PERFCOUNTER_CNT0_STATE_RESET                     = 0x0,
	PERFCOUNTER_CNT0_STATE_START                     = 0x1,
	PERFCOUNTER_CNT0_STATE_FREEZE                    = 0x2,
	PERFCOUNTER_CNT0_STATE_HW                        = 0x3,
} PERFCOUNTER_CNT0_STATE;
typedef enum PERFCOUNTER_STATE_SEL0 {
	PERFCOUNTER_STATE_SEL0_GLOBAL                    = 0x0,
	PERFCOUNTER_STATE_SEL0_LOCAL                     = 0x1,
} PERFCOUNTER_STATE_SEL0;
typedef enum PERFCOUNTER_CNT1_STATE {
	PERFCOUNTER_CNT1_STATE_RESET                     = 0x0,
	PERFCOUNTER_CNT1_STATE_START                     = 0x1,
	PERFCOUNTER_CNT1_STATE_FREEZE                    = 0x2,
	PERFCOUNTER_CNT1_STATE_HW                        = 0x3,
} PERFCOUNTER_CNT1_STATE;
typedef enum PERFCOUNTER_STATE_SEL1 {
	PERFCOUNTER_STATE_SEL1_GLOBAL                    = 0x0,
	PERFCOUNTER_STATE_SEL1_LOCAL                     = 0x1,
} PERFCOUNTER_STATE_SEL1;
typedef enum PERFCOUNTER_CNT2_STATE {
	PERFCOUNTER_CNT2_STATE_RESET                     = 0x0,
	PERFCOUNTER_CNT2_STATE_START                     = 0x1,
	PERFCOUNTER_CNT2_STATE_FREEZE                    = 0x2,
	PERFCOUNTER_CNT2_STATE_HW                        = 0x3,
} PERFCOUNTER_CNT2_STATE;
typedef enum PERFCOUNTER_STATE_SEL2 {
	PERFCOUNTER_STATE_SEL2_GLOBAL                    = 0x0,
	PERFCOUNTER_STATE_SEL2_LOCAL                     = 0x1,
} PERFCOUNTER_STATE_SEL2;
typedef enum PERFCOUNTER_CNT3_STATE {
	PERFCOUNTER_CNT3_STATE_RESET                     = 0x0,
	PERFCOUNTER_CNT3_STATE_START                     = 0x1,
	PERFCOUNTER_CNT3_STATE_FREEZE                    = 0x2,
	PERFCOUNTER_CNT3_STATE_HW                        = 0x3,
} PERFCOUNTER_CNT3_STATE;
typedef enum PERFCOUNTER_STATE_SEL3 {
	PERFCOUNTER_STATE_SEL3_GLOBAL                    = 0x0,
	PERFCOUNTER_STATE_SEL3_LOCAL                     = 0x1,
} PERFCOUNTER_STATE_SEL3;
typedef enum PERFCOUNTER_CNT4_STATE {
	PERFCOUNTER_CNT4_STATE_RESET                     = 0x0,
	PERFCOUNTER_CNT4_STATE_START                     = 0x1,
	PERFCOUNTER_CNT4_STATE_FREEZE                    = 0x2,
	PERFCOUNTER_CNT4_STATE_HW                        = 0x3,
} PERFCOUNTER_CNT4_STATE;
typedef enum PERFCOUNTER_STATE_SEL4 {
	PERFCOUNTER_STATE_SEL4_GLOBAL                    = 0x0,
	PERFCOUNTER_STATE_SEL4_LOCAL                     = 0x1,
} PERFCOUNTER_STATE_SEL4;
typedef enum PERFCOUNTER_CNT5_STATE {
	PERFCOUNTER_CNT5_STATE_RESET                     = 0x0,
	PERFCOUNTER_CNT5_STATE_START                     = 0x1,
	PERFCOUNTER_CNT5_STATE_FREEZE                    = 0x2,
	PERFCOUNTER_CNT5_STATE_HW                        = 0x3,
} PERFCOUNTER_CNT5_STATE;
typedef enum PERFCOUNTER_STATE_SEL5 {
	PERFCOUNTER_STATE_SEL5_GLOBAL                    = 0x0,
	PERFCOUNTER_STATE_SEL5_LOCAL                     = 0x1,
} PERFCOUNTER_STATE_SEL5;
typedef enum PERFCOUNTER_CNT6_STATE {
	PERFCOUNTER_CNT6_STATE_RESET                     = 0x0,
	PERFCOUNTER_CNT6_STATE_START                     = 0x1,
	PERFCOUNTER_CNT6_STATE_FREEZE                    = 0x2,
	PERFCOUNTER_CNT6_STATE_HW                        = 0x3,
} PERFCOUNTER_CNT6_STATE;
typedef enum PERFCOUNTER_STATE_SEL6 {
	PERFCOUNTER_STATE_SEL6_GLOBAL                    = 0x0,
	PERFCOUNTER_STATE_SEL6_LOCAL                     = 0x1,
} PERFCOUNTER_STATE_SEL6;
typedef enum PERFCOUNTER_CNT7_STATE {
	PERFCOUNTER_CNT7_STATE_RESET                     = 0x0,
	PERFCOUNTER_CNT7_STATE_START                     = 0x1,
	PERFCOUNTER_CNT7_STATE_FREEZE                    = 0x2,
	PERFCOUNTER_CNT7_STATE_HW                        = 0x3,
} PERFCOUNTER_CNT7_STATE;
typedef enum PERFCOUNTER_STATE_SEL7 {
	PERFCOUNTER_STATE_SEL7_GLOBAL                    = 0x0,
	PERFCOUNTER_STATE_SEL7_LOCAL                     = 0x1,
} PERFCOUNTER_STATE_SEL7;
typedef enum PERFMON_STATE {
	PERFMON_STATE_RESET                              = 0x0,
	PERFMON_STATE_START                              = 0x1,
	PERFMON_STATE_FREEZE                             = 0x2,
	PERFMON_STATE_HW                                 = 0x3,
} PERFMON_STATE;
typedef enum PERFMON_CNTOFF_AND_OR {
	PERFMON_CNTOFF_OR                                = 0x0,
	PERFMON_CNTOFF_AND                               = 0x1,
} PERFMON_CNTOFF_AND_OR;
typedef enum PERFMON_CNTOFF_INT_EN {
	PERFMON_CNTOFF_INT_DISABLE                       = 0x0,
	PERFMON_CNTOFF_INT_ENABLE                        = 0x1,
} PERFMON_CNTOFF_INT_EN;
typedef enum PERFMON_CNTOFF_INT_TYPE {
	PERFMON_CNTOFF_INT_TYPE_LEVEL                    = 0x0,
	PERFMON_CNTOFF_INT_TYPE_PULSE                    = 0x1,
} PERFMON_CNTOFF_INT_TYPE;
typedef enum ENABLE {
	DISABLE_THE_FEATURE                              = 0x0,
	ENABLE_THE_FEATURE                               = 0x1,
} ENABLE;
typedef enum ENABLE_CLOCK {
	DISABLE_THE_CLOCK                                = 0x0,
	ENABLE_THE_CLOCK                                 = 0x1,
} ENABLE_CLOCK;
typedef enum FORCE_VBI {
	FORCE_VBI_LOW                                    = 0x0,
	FORCE_VBI_HIGH                                   = 0x1,
} FORCE_VBI;
typedef enum OVERRIDE_CGTT_SCLK {
	OVERRIDE_CGTT_SCLK_NOOP                          = 0x0,
	SET_OVERRIDE_CGTT_SCLK                           = 0x1,
} OVERRIDE_CGTT_SCLK;
typedef enum CLEAR_SMU_INTR {
	SMU_INTR_STATUS_NOOP                             = 0x0,
	SMU_INTR_STATUS_CLEAR                            = 0x1,
} CLEAR_SMU_INTR;
typedef enum STATIC_SCREEN_SMU_INTR {
	STATIC_SCREEN_SMU_INTR_NOOP                      = 0x0,
	SET_STATIC_SCREEN_SMU_INTR                       = 0x1,
} STATIC_SCREEN_SMU_INTR;
typedef enum JITTER_REMOVE_DISABLE {
	ENABLE_JITTER_REMOVAL                            = 0x0,
	DISABLE_JITTER_REMOVAL                           = 0x1,
} JITTER_REMOVE_DISABLE;
typedef enum DISABLE_CLOCK_GATING {
	CLOCK_GATING_ENABLED                             = 0x0,
	CLOCK_GATING_DISABLED                            = 0x1,
} DISABLE_CLOCK_GATING;
typedef enum DISABLE_CLOCK_GATING_IN_DCO {
	CLOCK_GATING_ENABLED_IN_DCO                      = 0x0,
	CLOCK_GATING_DISABLED_IN_DCO                     = 0x1,
} DISABLE_CLOCK_GATING_IN_DCO;
typedef enum DCCG_DEEP_COLOR_CNTL {
	DCCG_DEEP_COLOR_DTO_DISABLE                      = 0x0,
	DCCG_DEEP_COLOR_DTO_5_4_RATIO                    = 0x1,
	DCCG_DEEP_COLOR_DTO_3_2_RATIO                    = 0x2,
	DCCG_DEEP_COLOR_DTO_2_1_RATIO                    = 0x3,
} DCCG_DEEP_COLOR_CNTL;
typedef enum REFCLK_CLOCK_EN {
	REFCLK_CLOCK_EN_PCIE_REFCLK                      = 0x0,
	REFCLK_CLOCK_EN_ALLOW_SRC                        = 0x1,
} REFCLK_CLOCK_EN;
typedef enum REFCLK_SRC_SEL {
	REFCLK_SRC_SEL_XTALIN                            = 0x0,
	REFCLK_SRC_SEL_DISPPLL                           = 0x1,
} REFCLK_SRC_SEL;
typedef enum DPREFCLK_SRC_SEL {
	DPREFCLK_SRC_SEL_CK                              = 0x0,
	DPREFCLK_SRC_SEL_P0PLL                           = 0x1,
	DPREFCLK_SRC_SEL_P1PLL                           = 0x2,
	DPREFCLK_SRC_SEL_P2PLL                           = 0x3,
	DPREFCLK_SRC_SEL_P3PLL                           = 0x4,
} DPREFCLK_SRC_SEL;
typedef enum XTAL_REF_SEL {
	XTAL_REF_SEL_1X                                  = 0x0,
	XTAL_REF_SEL_2X                                  = 0x1,
} XTAL_REF_SEL;
typedef enum XTAL_REF_CLOCK_SOURCE_SEL {
	XTAL_REF_CLOCK_SOURCE_SEL_XTALIN                 = 0x0,
	XTAL_REF_CLOCK_SOURCE_SEL_PPLL                   = 0x1,
} XTAL_REF_CLOCK_SOURCE_SEL;
typedef enum MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL {
	MICROSECOND_TIME_BASE_CLOCK_IS_XTALIN            = 0x0,
	MICROSECOND_TIME_BASE_CLOCK_IS_PPLL_REFCLK       = 0x1,
} MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL;
typedef enum ALLOW_SR_ON_TRANS_REQ {
	ALLOW_SR_ON_TRANS_REQ_ENABLE                     = 0x0,
	ALLOW_SR_ON_TRANS_REQ_DISABLE                    = 0x1,
} ALLOW_SR_ON_TRANS_REQ;
typedef enum MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL {
	MILLISECOND_TIME_BASE_CLOCK_IS_XTALIN            = 0x0,
	MILLISECOND_TIME_BASE_CLOCK_IS_PPLL_REFCLK       = 0x1,
} MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL;
typedef enum PIPE_PIXEL_RATE_SOURCE {
	PIPE_PIXEL_RATE_SOURCE_P0PLL                     = 0x0,
	PIPE_PIXEL_RATE_SOURCE_P1PLL                     = 0x1,
	PIPE_PIXEL_RATE_SOURCE_P2PLL                     = 0x2,
} PIPE_PIXEL_RATE_SOURCE;
typedef enum PIPE_PHYPLL_PIXEL_RATE_SOURCE {
	PIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYA            = 0x0,
	PIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYB            = 0x1,
	PIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYC            = 0x2,
	PIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYD            = 0x3,
	PIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYE            = 0x4,
	PIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYF            = 0x5,
	PIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYG            = 0x6,
} PIPE_PHYPLL_PIXEL_RATE_SOURCE;
typedef enum PIPE_PIXEL_RATE_PLL_SOURCE {
	PIPE_PIXEL_RATE_PLL_SOURCE_PHYPLL                = 0x0,
	PIPE_PIXEL_RATE_PLL_SOURCE_DISPPLL               = 0x1,
} PIPE_PIXEL_RATE_PLL_SOURCE;
typedef enum DP_DTO_DS_DISABLE {
	DP_DTO_DESPREAD_DISABLE                          = 0x0,
	DP_DTO_DESPREAD_ENABLE                           = 0x1,
} DP_DTO_DS_DISABLE;
typedef enum CRTC_ADD_PIXEL {
	CRTC_ADD_PIXEL_NOOP                              = 0x0,
	CRTC_ADD_PIXEL_FORCE                             = 0x1,
} CRTC_ADD_PIXEL;
typedef enum CRTC_DROP_PIXEL {
	CRTC_DROP_PIXEL_NOOP                             = 0x0,
	CRTC_DROP_PIXEL_FORCE                            = 0x1,
} CRTC_DROP_PIXEL;
typedef enum SYMCLK_FE_FORCE_EN {
	SYMCLK_FE_FORCE_EN_DISABLE                       = 0x0,
	SYMCLK_FE_FORCE_EN_ENABLE                        = 0x1,
} SYMCLK_FE_FORCE_EN;
typedef enum SYMCLK_FE_FORCE_SRC {
	SYMCLK_FE_FORCE_SRC_UNIPHYA                      = 0x0,
	SYMCLK_FE_FORCE_SRC_UNIPHYB                      = 0x1,
	SYMCLK_FE_FORCE_SRC_UNIPHYC                      = 0x2,
	SYMCLK_FE_FORCE_SRC_UNIPHYD                      = 0x3,
	SYMCLK_FE_FORCE_SRC_UNIPHYE                      = 0x4,
	SYMCLK_FE_FORCE_SRC_UNIPHYF                      = 0x5,
	SYMCLK_FE_FORCE_SRC_UNIPHYG                      = 0x6,
} SYMCLK_FE_FORCE_SRC;
typedef enum DPDBG_CLK_FORCE_EN {
	DPDBG_CLK_FORCE_EN_DISABLE                       = 0x0,
	DPDBG_CLK_FORCE_EN_ENABLE                        = 0x1,
} DPDBG_CLK_FORCE_EN;
typedef enum DVOACLK_COARSE_SKEW_CNTL {
	DVOACLK_COARSE_SKEW_CNTL_NO_ADJUSTMENT           = 0x0,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_1_STEP            = 0x1,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_2_STEPS           = 0x2,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_3_STEPS           = 0x3,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_4_STEPS           = 0x4,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_5_STEPS           = 0x5,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_6_STEPS           = 0x6,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_7_STEPS           = 0x7,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_8_STEPS           = 0x8,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_9_STEPS           = 0x9,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_10_STEPS          = 0xa,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_11_STEPS          = 0xb,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_12_STEPS          = 0xc,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_13_STEPS          = 0xd,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_14_STEPS          = 0xe,
	DVOACLK_COARSE_SKEW_CNTL_DELAY_15_STEPS          = 0xf,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_1_STEP            = 0x10,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_2_STEPS           = 0x11,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_3_STEPS           = 0x12,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_4_STEPS           = 0x13,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_5_STEPS           = 0x14,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_6_STEPS           = 0x15,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_7_STEPS           = 0x16,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_8_STEPS           = 0x17,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_9_STEPS           = 0x18,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_10_STEPS          = 0x19,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_11_STEPS          = 0x1a,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_12_STEPS          = 0x1b,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_13_STEPS          = 0x1c,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_14_STEPS          = 0x1d,
	DVOACLK_COARSE_SKEW_CNTL_EARLY_15_STEPS          = 0x1e,
} DVOACLK_COARSE_SKEW_CNTL;
typedef enum DVOACLK_FINE_SKEW_CNTL {
	DVOACLK_FINE_SKEW_CNTL_NO_ADJUSTMENT             = 0x0,
	DVOACLK_FINE_SKEW_CNTL_DELAY_1_STEP              = 0x1,
	DVOACLK_FINE_SKEW_CNTL_DELAY_2_STEPS             = 0x2,
	DVOACLK_FINE_SKEW_CNTL_DELAY_3_STEPS             = 0x3,
	DVOACLK_FINE_SKEW_CNTL_EARLY_1_STEP              = 0x4,
	DVOACLK_FINE_SKEW_CNTL_EARLY_2_STEPS             = 0x5,
	DVOACLK_FINE_SKEW_CNTL_EARLY_3_STEPS             = 0x6,
	DVOACLK_FINE_SKEW_CNTL_EARLY_4_STEPS             = 0x7,
} DVOACLK_FINE_SKEW_CNTL;
typedef enum DVOACLKD_IN_PHASE {
	DVOACLKD_IN_OPPOSITE_PHASE_WITH_PCLK_DVO         = 0x0,
	DVOACLKD_IN_PHASE_WITH_PCLK_DVO                  = 0x1,
} DVOACLKD_IN_PHASE;
typedef enum DVOACLKC_IN_PHASE {
	DVOACLKC_IN_OPPOSITE_PHASE_WITH_PCLK_DVO         = 0x0,
	DVOACLKC_IN_PHASE_WITH_PCLK_DVO                  = 0x1,
} DVOACLKC_IN_PHASE;
typedef enum DVOACLKC_MVP_IN_PHASE {
	DVOACLKC_MVP_IN_OPPOSITE_PHASE_WITH_PCLK_DVO     = 0x0,
	DVOACLKC_MVP_IN_PHASE_WITH_PCLK_DVO              = 0x1,
} DVOACLKC_MVP_IN_PHASE;
typedef enum DVOACLKC_MVP_SKEW_PHASE_OVERRIDE {
	DVOACLKC_MVP_SKEW_PHASE_OVERRIDE_DISABLE         = 0x0,
	DVOACLKC_MVP_SKEW_PHASE_OVERRIDE_ENABLE          = 0x1,
} DVOACLKC_MVP_SKEW_PHASE_OVERRIDE;
typedef enum MVP_CLK_SRC_SEL {
	MVP_CLK_SRC_SEL_RSRV                             = 0x0,
	MVP_CLK_SRC_SEL_IO_1                             = 0x1,
	MVP_CLK_SRC_SEL_IO_2                             = 0x2,
	MVP_CLK_SRC_SEL_REFCLK                           = 0x3,
} MVP_CLK_SRC_SEL;
typedef enum DCCG_AUDIO_DTO0_SOURCE_SEL {
	DCCG_AUDIO_DTO0_SOURCE_SEL_CRTC0                 = 0x0,
	DCCG_AUDIO_DTO0_SOURCE_SEL_CRTC1                 = 0x1,
	DCCG_AUDIO_DTO0_SOURCE_SEL_CRTC2                 = 0x2,
	DCCG_AUDIO_DTO0_SOURCE_SEL_CRTC3                 = 0x3,
	DCCG_AUDIO_DTO0_SOURCE_SEL_CRTC4                 = 0x4,
	DCCG_AUDIO_DTO0_SOURCE_SEL_CRTC5                 = 0x5,
	DCCG_AUDIO_DTO0_SOURCE_SEL_RESERVED              = 0x6,
} DCCG_AUDIO_DTO0_SOURCE_SEL;
typedef enum DCCG_AUDIO_DTO_SEL {
	DCCG_AUDIO_DTO_SEL_AUDIO_DTO0                    = 0x0,
	DCCG_AUDIO_DTO_SEL_AUDIO_DTO1                    = 0x1,
	DCCG_AUDIO_DTO_SEL_NO_AUDIO_DTO                  = 0x2,
} DCCG_AUDIO_DTO_SEL;
typedef enum DCCG_AUDIO_DTO2_SOURCE_SEL {
	DCCG_AUDIO_DTO2_SOURCE_SEL_AMCLK0                = 0x0,
	DCCG_AUDIO_DTO2_SOURCE_SEL_AMCLK1                = 0x1,
} DCCG_AUDIO_DTO2_SOURCE_SEL;
typedef enum DCCG_AUDIO_DTO_USE_512FBR_DTO {
	DCCG_AUDIO_DTO_USE_128FBR_FOR_DP                 = 0x0,
	DCCG_AUDIO_DTO_USE_512FBR_FOR_DP                 = 0x1,
} DCCG_AUDIO_DTO_USE_512FBR_DTO;
typedef enum DCCG_DBG_EN {
	DCCG_DBG_EN_DISABLE                              = 0x0,
	DCCG_DBG_EN_ENABLE                               = 0x1,
} DCCG_DBG_EN;
typedef enum DCCG_DBG_BLOCK_SEL {
	DCCG_DBG_BLOCK_SEL_DCCG                          = 0x0,
	DCCG_DBG_BLOCK_SEL_PMON                          = 0x1,
	DCCG_DBG_BLOCK_SEL_PMON2                         = 0x2,
} DCCG_DBG_BLOCK_SEL;
typedef enum DCCG_DBG_CLOCK_SEL {
	DCCG_DBG_CLOCK_SEL_DISPCLK                       = 0x0,
	DCCG_DBG_CLOCK_SEL_SCLK                          = 0x1,
	DCCG_DBG_CLOCK_SEL_MVPCLK                        = 0x2,
	DCCG_DBG_CLOCK_SEL_DVOCLK                        = 0x3,
	DCCG_DBG_CLOCK_SEL_DACCLK                        = 0x4,
	DCCG_DBG_CLOCK_SEL_REFCLK                        = 0x5,
	DCCG_DBG_CLOCK_SEL_SYMCLKA                       = 0x6,
	DCCG_DBG_CLOCK_SEL_SYMCLKB                       = 0x7,
	DCCG_DBG_CLOCK_SEL_SYMCLKC                       = 0x8,
	DCCG_DBG_CLOCK_SEL_SYMCLKD                       = 0x9,
	DCCG_DBG_CLOCK_SEL_SYMCLKE                       = 0xa,
	DCCG_DBG_CLOCK_SEL_SYMCLKG                       = 0xb,
	DCCG_DBG_CLOCK_SEL_SYMCLKF                       = 0xc,
	DCCG_DBG_CLOCK_SEL_RSRV                          = 0xd,
	DCCG_DBG_CLOCK_SEL_AOMCLK0                       = 0xe,
	DCCG_DBG_CLOCK_SEL_AOMCLK1                       = 0xf,
	DCCG_DBG_CLOCK_SEL_AOMCLK2                       = 0x10,
	DCCG_DBG_CLOCK_SEL_DPREFCLK                      = 0x11,
	DCCG_DBG_CLOCK_SEL_UNB_DB_CLK                    = 0x12,
	DCCG_DBG_CLOCK_SEL_DSICLK                        = 0x13,
	DCCG_DBG_CLOCK_SEL_BYTECLK                       = 0x14,
	DCCG_DBG_CLOCK_SEL_ESCCLK                        = 0x15,
	DCCG_DBG_CLOCK_SEL_SYMCLKLPA                     = 0x16,
	DCCG_DBG_CLOCK_SEL_SYMCLKLPB                     = 0x17,
} DCCG_DBG_CLOCK_SEL;
typedef enum DCCG_DBG_OUT_BLOCK_SEL {
	DCCG_DBG_OUT_BLOCK_SEL_DCCG                      = 0x0,
	DCCG_DBG_OUT_BLOCK_SEL_DCO                       = 0x1,
	DCCG_DBG_OUT_BLOCK_SEL_DCIO                      = 0x2,
	DCCG_DBG_OUT_BLOCK_SEL_DSI                       = 0x3,
} DCCG_DBG_OUT_BLOCK_SEL;
typedef enum DISPCLK_FREQ_RAMP_DONE {
	DISPCLK_FREQ_RAMP_IN_PROGRESS                    = 0x0,
	DISPCLK_FREQ_RAMP_COMPLETED                      = 0x1,
} DISPCLK_FREQ_RAMP_DONE;
typedef enum DCCG_FIFO_ERRDET_RESET {
	DCCG_FIFO_ERRDET_RESET_NOOP                      = 0x0,
	DCCG_FIFO_ERRDET_RESET_FORCE                     = 0x1,
} DCCG_FIFO_ERRDET_RESET;
typedef enum DCCG_FIFO_ERRDET_STATE {
	DCCG_FIFO_ERRDET_STATE_DETECTION                 = 0x0,
	DCCG_FIFO_ERRDET_STATE_CALIBRATION               = 0x1,
} DCCG_FIFO_ERRDET_STATE;
typedef enum DCCG_FIFO_ERRDET_OVR_EN {
	DCCG_FIFO_ERRDET_OVR_DISABLE                     = 0x0,
	DCCG_FIFO_ERRDET_OVR_ENABLE                      = 0x1,
} DCCG_FIFO_ERRDET_OVR_EN;
typedef enum DISPCLK_CHG_FWD_CORR_DISABLE {
	DISPCLK_CHG_FWD_CORR_ENABLE_AT_BEGINNING         = 0x0,
	DISPCLK_CHG_FWD_CORR_DISABLE_AT_BEGINNING        = 0x1,
} DISPCLK_CHG_FWD_CORR_DISABLE;
typedef enum DC_MEM_GLOBAL_PWR_REQ_DIS {
	DC_MEM_GLOBAL_PWR_REQ_ENABLE                     = 0x0,
	DC_MEM_GLOBAL_PWR_REQ_DISABLE                    = 0x1,
} DC_MEM_GLOBAL_PWR_REQ_DIS;
typedef enum DCCG_PERF_RUN {
	DCCG_PERF_RUN_NOOP                               = 0x0,
	DCCG_PERF_RUN_START                              = 0x1,
} DCCG_PERF_RUN;
typedef enum DCCG_PERF_MODE_VSYNC {
	DCCG_PERF_MODE_VSYNC_NOOP                        = 0x0,
	DCCG_PERF_MODE_VSYNC_START                       = 0x1,
} DCCG_PERF_MODE_VSYNC;
typedef enum DCCG_PERF_MODE_HSYNC {
	DCCG_PERF_MODE_HSYNC_NOOP                        = 0x0,
	DCCG_PERF_MODE_HSYNC_START                       = 0x1,
} DCCG_PERF_MODE_HSYNC;
typedef enum DCCG_PERF_CRTC_SELECT {
	DCCG_PERF_SEL_CRTC0                              = 0x0,
	DCCG_PERF_SEL_CRTC1                              = 0x1,
	DCCG_PERF_SEL_CRTC2                              = 0x2,
	DCCG_PERF_SEL_CRTC3                              = 0x3,
	DCCG_PERF_SEL_CRTC4                              = 0x4,
	DCCG_PERF_SEL_CRTC5                              = 0x5,
} DCCG_PERF_CRTC_SELECT;
typedef enum CLOCK_BRANCH_SOFT_RESET {
	CLOCK_BRANCH_SOFT_RESET_NOOP                     = 0x0,
	CLOCK_BRANCH_SOFT_RESET_FORCE                    = 0x1,
} CLOCK_BRANCH_SOFT_RESET;
typedef enum PLL_CFG_IF_SOFT_RESET {
	PLL_CFG_IF_SOFT_RESET_NOOP                       = 0x0,
	PLL_CFG_IF_SOFT_RESET_FORCE                      = 0x1,
} PLL_CFG_IF_SOFT_RESET;
typedef enum DVO_ENABLE_RST {
	DVO_ENABLE_RST_DISABLE                           = 0x0,
	DVO_ENABLE_RST_ENABLE                            = 0x1,
} DVO_ENABLE_RST;
typedef enum LptNumBanks {
	LPT_NUM_BANKS_2BANK                              = 0x0,
	LPT_NUM_BANKS_4BANK                              = 0x1,
	LPT_NUM_BANKS_8BANK                              = 0x2,
	LPT_NUM_BANKS_16BANK                             = 0x3,
	LPT_NUM_BANKS_32BANK                             = 0x4,
} LptNumBanks;
typedef enum DCIO_DC_GENERICA_SEL {
	DCIO_GENERICA_SEL_DACA_STEREOSYNC                = 0x0,
	DCIO_GENERICA_SEL_STEREOSYNC                     = 0x1,
	DCIO_GENERICA_SEL_DACA_PIXCLK                    = 0x2,
	DCIO_GENERICA_SEL_DACB_PIXCLK                    = 0x3,
	DCIO_GENERICA_SEL_DVOA_CTL3                      = 0x4,
	DCIO_GENERICA_SEL_P1_PLLCLK                      = 0x5,
	DCIO_GENERICA_SEL_P2_PLLCLK                      = 0x6,
	DCIO_GENERICA_SEL_DVOA_STEREOSYNC                = 0x7,
	DCIO_GENERICA_SEL_DACA_FIELD_NUMBER              = 0x8,
	DCIO_GENERICA_SEL_DACB_FIELD_NUMBER              = 0x9,
	DCIO_GENERICA_SEL_GENERICA_DCCG                  = 0xa,
	DCIO_GENERICA_SEL_SYNCEN                         = 0xb,
	DCIO_GENERICA_SEL_GENERICA_SCG                   = 0xc,
	DCIO_GENERICA_SEL_RESERVED_VALUE13               = 0xd,
	DCIO_GENERICA_SEL_RESERVED_VALUE14               = 0xe,
	DCIO_GENERICA_SEL_RESERVED_VALUE15               = 0xf,
	DCIO_GENERICA_SEL_GENERICA_DPRX                  = 0x10,
	DCIO_GENERICA_SEL_GENERICB_DPRX                  = 0x11,
} DCIO_DC_GENERICA_SEL;
typedef enum DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL {
	DCIO_UNIPHYA_TEST_REFDIV_CLK                     = 0x0,
	DCIO_UNIPHYB_TEST_REFDIV_CLK                     = 0x1,
	DCIO_UNIPHYC_TEST_REFDIV_CLK                     = 0x2,
	DCIO_UNIPHYD_TEST_REFDIV_CLK                     = 0x3,
	DCIO_UNIPHYE_TEST_REFDIV_CLK                     = 0x4,
	DCIO_UNIPHYF_TEST_REFDIV_CLK                     = 0x5,
	DCIO_UNIPHYG_TEST_REFDIV_CLK                     = 0x6,
	DCIO_UNIPHYLPA_TEST_REFDIV_CLK                   = 0x7,
	DCIO_UNIPHYLPB_TEST_REFDIV_CLK                   = 0x8,
} DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL;
typedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL {
	DCIO_UNIPHYA_FBDIV_CLK                           = 0x0,
	DCIO_UNIPHYB_FBDIV_CLK                           = 0x1,
	DCIO_UNIPHYC_FBDIV_CLK                           = 0x2,
	DCIO_UNIPHYD_FBDIV_CLK                           = 0x3,
	DCIO_UNIPHYE_FBDIV_CLK                           = 0x4,
	DCIO_UNIPHYF_FBDIV_CLK                           = 0x5,
	DCIO_UNIPHYG_FBDIV_CLK                           = 0x6,
	DCIO_UNIPHYLPA_FBDIV_CLK                         = 0x7,
	DCIO_UNIPHYLPB_FBDIV_CLK                         = 0x8,
} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL;
typedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL {
	DCIO_UNIPHYA_FBDIV_SSC_CLK                       = 0x0,
	DCIO_UNIPHYB_FBDIV_SSC_CLK                       = 0x1,
	DCIO_UNIPHYC_FBDIV_SSC_CLK                       = 0x2,
	DCIO_UNIPHYD_FBDIV_SSC_CLK                       = 0x3,
	DCIO_UNIPHYE_FBDIV_SSC_CLK                       = 0x4,
	DCIO_UNIPHYF_FBDIV_SSC_CLK                       = 0x5,
	DCIO_UNIPHYG_FBDIV_SSC_CLK                       = 0x6,
	DCIO_UNIPHYLPA_FBDIV_SSC_CLK                     = 0x7,
	DCIO_UNIPHYLPB_FBDIV_SSC_CLK                     = 0x8,
} DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL;
typedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL {
	DCIO_UNIPHYA_TEST_FBDIV_CLK_DIV2                 = 0x0,
	DCIO_UNIPHYB_TEST_FBDIV_CLK_DIV2                 = 0x1,
	DCIO_UNIPHYC_TEST_FBDIV_CLK_DIV2                 = 0x2,
	DCIO_UNIPHYD_TEST_FBDIV_CLK_DIV2                 = 0x3,
	DCIO_UNIPHYE_TEST_FBDIV_CLK_DIV2                 = 0x4,
	DCIO_UNIPHYF_TEST_FBDIV_CLK_DIV2                 = 0x5,
	DCIO_UNIPHYG_TEST_FBDIV_CLK_DIV2                 = 0x6,
	DCIO_UNIPHYLPA_TEST_FBDIV_CLK_DIV2               = 0x7,
	DCIO_UNIPHYLPB_TEST_FBDIV_CLK_DIV2               = 0x8,
} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL;
typedef enum DCIO_DC_GENERICB_SEL {
	DCIO_GENERICB_SEL_DACA_STEREOSYNC                = 0x0,
	DCIO_GENERICB_SEL_STEREOSYNC                     = 0x1,
	DCIO_GENERICB_SEL_DACA_PIXCLK                    = 0x2,
	DCIO_GENERICB_SEL_DACB_PIXCLK                    = 0x3,
	DCIO_GENERICB_SEL_DVOA_CTL3                      = 0x4,
	DCIO_GENERICB_SEL_P1_PLLCLK                      = 0x5,
	DCIO_GENERICB_SEL_P2_PLLCLK                      = 0x6,
	DCIO_GENERICB_SEL_DVOA_STEREOSYNC                = 0x7,
	DCIO_GENERICB_SEL_DACA_FIELD_NUMBER              = 0x8,
	DCIO_GENERICB_SEL_DACB_FIELD_NUMBER              = 0x9,
	DCIO_GENERICB_SEL_GENERICB_DCCG                  = 0xa,
	DCIO_GENERICB_SEL_SYNCEN                         = 0xb,
	DCIO_GENERICB_SEL_GENERICA_SCG                   = 0xc,
	DCIO_GENERICB_SEL_RESERVED_VALUE13               = 0xd,
	DCIO_GENERICB_SEL_RESERVED_VALUE14               = 0xe,
	DCIO_GENERICB_SEL_RESERVED_VALUE15               = 0xf,
} DCIO_DC_GENERICB_SEL;
typedef enum DCIO_DC_PAD_EXTERN_SIG_SEL {
	DCIO_DC_PAD_EXTERN_SIG_SEL_MVP                   = 0x0,
	DCIO_DC_PAD_EXTERN_SIG_SEL_VSYNCA                = 0x1,
	DCIO_DC_PAD_EXTERN_SIG_SEL_GENLK_CLK             = 0x2,
	DCIO_DC_PAD_EXTERN_SIG_SEL_GENLK_VSYNC           = 0x3,
	DCIO_DC_PAD_EXTERN_SIG_SEL_GENERICA              = 0x4,
	DCIO_DC_PAD_EXTERN_SIG_SEL_GENERICB              = 0x5,
	DCIO_DC_PAD_EXTERN_SIG_SEL_GENERICC              = 0x6,
	DCIO_DC_PAD_EXTERN_SIG_SEL_HPD1                  = 0x7,
	DCIO_DC_PAD_EXTERN_SIG_SEL_HPD2                  = 0x8,
	DCIO_DC_PAD_EXTERN_SIG_SEL_DDC1CLK               = 0x9,
	DCIO_DC_PAD_EXTERN_SIG_SEL_DDC1DATA              = 0xa,
	DCIO_DC_PAD_EXTERN_SIG_SEL_DDC2CLK               = 0xb,
	DCIO_DC_PAD_EXTERN_SIG_SEL_DDC2DATA              = 0xc,
	DCIO_DC_PAD_EXTERN_SIG_SEL_VHAD1                 = 0xd,
	DCIO_DC_PAD_EXTERN_SIG_SEL_VHAD0                 = 0xe,
	DCIO_DC_PAD_EXTERN_SIG_SEL_VPHCTL                = 0xf,
} DCIO_DC_PAD_EXTERN_SIG_SEL;
typedef enum DCIO_DC_PAD_EXTERN_SIG_MVP_PIXEL_SRC_STATUS {
	DCIO_MVP_PIXEL_SRC_STATUS_HSYNCA                 = 0x0,
	DCIO_MVP_PIXEL_SRC_STATUS_HSYNCA_DUPLICATE       = 0x1,
	DCIO_MVP_PIXEL_SRC_STATUS_CRTC                   = 0x2,
	DCIO_MVP_PIXEL_SRC_STATUS_LB                     = 0x3,
} DCIO_DC_PAD_EXTERN_SIG_MVP_PIXEL_SRC_STATUS;
typedef enum DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL {
	DCIO_HSYNCA_OUTPUT_SEL_DISABLE                   = 0x0,
	DCIO_HSYNCA_OUTPUT_SEL_PPLL1                     = 0x1,
	DCIO_HSYNCA_OUTPUT_SEL_PPLL2                     = 0x2,
	DCIO_HSYNCA_OUTPUT_SEL_RESERVED                  = 0x3,
} DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL;
typedef enum DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL {
	DCIO_GENLK_CLK_OUTPUT_SEL_DISABLE                = 0x0,
	DCIO_GENLK_CLK_OUTPUT_SEL_PPLL1                  = 0x1,
	DCIO_GENLK_CLK_OUTPUT_SEL_PPLL2                  = 0x2,
	DCIO_GENLK_CLK_OUTPUT_SEL_RESERVED_VALUE3        = 0x3,
} DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL;
typedef enum DCIO_DC_GPIO_VIP_DEBUG {
	DCIO_DC_GPIO_VIP_DEBUG_NORMAL                    = 0x0,
	DCIO_DC_GPIO_VIP_DEBUG_CG_BIG                    = 0x1,
} DCIO_DC_GPIO_VIP_DEBUG;
typedef enum DCIO_DC_GPIO_MACRO_DEBUG {
	DCIO_DC_GPIO_MACRO_DEBUG_NORMAL                  = 0x0,
	DCIO_DC_GPIO_MACRO_DEBUG_CHIP_BIF                = 0x1,
	DCIO_DC_GPIO_MACRO_DEBUG_RESERVED_VALUE2         = 0x2,
	DCIO_DC_GPIO_MACRO_DEBUG_RESERVED_VALUE3         = 0x3,
} DCIO_DC_GPIO_MACRO_DEBUG;
typedef enum DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL {
	DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_NORMAL       = 0x0,
	DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_SWAP         = 0x1,
} DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL;
typedef enum DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN {
	DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN_BYPASS            = 0x0,
	DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN_ENABLE            = 0x1,
} DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN;
typedef enum DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE {
	DCIO_DPRX_LOOPBACK_ENABLE_NORMAL                 = 0x0,
	DCIO_DPRX_LOOPBACK_ENABLE_LOOP                   = 0x1,
} DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE;
typedef enum DCIO_UNIPHY_LINK_CNTL_MINIMUM_PIXVLD_LOW_DURATION {
	DCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_3_CLOCKS = 0x0,
	DCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_7_CLOCKS = 0x1,
	DCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_11_CLOCKS= 0x2,
	DCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_15_CLOCKS= 0x3,
	DCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_19_CLOCKS= 0x4,
	DCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_23_CLOCKS= 0x5,
	DCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_27_CLOCKS= 0x6,
	DCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_31_CLOCKS= 0x7,
} DCIO_UNIPHY_LINK_CNTL_MINIMUM_PIXVLD_LOW_DURATION;
typedef enum DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT {
	DCIO_UNIPHY_CHANNEL_NO_INVERSION                 = 0x0,
	DCIO_UNIPHY_CHANNEL_INVERTED                     = 0x1,
} DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT;
typedef enum DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK {
	DCIO_UNIPHY_LINK_ENABLE_HPD_MASK_DISALLOW        = 0x0,
	DCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW           = 0x1,
	DCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_DEBOUNCED = 0x2,
	DCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_TOGGLE_FILTERED= 0x3,
} DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK;
typedef enum DCIO_UNIPHY_CHANNEL_XBAR_SOURCE {
	DCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH0              = 0x0,
	DCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH1              = 0x1,
	DCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH2              = 0x2,
	DCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH3              = 0x3,
} DCIO_UNIPHY_CHANNEL_XBAR_SOURCE;
typedef enum DCIO_DC_DVODATA_CONFIG_VIP_MUX_EN {
	DCIO_VIP_MUX_EN_DVO                              = 0x0,
	DCIO_VIP_MUX_EN_VIP                              = 0x1,
} DCIO_DC_DVODATA_CONFIG_VIP_MUX_EN;
typedef enum DCIO_DC_DVODATA_CONFIG_VIP_ALTER_MAPPING_EN {
	DCIO_VIP_ALTER_MAPPING_EN_DEFAULT                = 0x0,
	DCIO_VIP_ALTER_MAPPING_EN_ALTERNATIVE            = 0x1,
} DCIO_DC_DVODATA_CONFIG_VIP_ALTER_MAPPING_EN;
typedef enum DCIO_DC_DVODATA_CONFIG_DVO_ALTER_MAPPING_EN {
	DCIO_DVO_ALTER_MAPPING_EN_DEFAULT                = 0x0,
	DCIO_DVO_ALTER_MAPPING_EN_ALTERNATIVE            = 0x1,
} DCIO_DC_DVODATA_CONFIG_DVO_ALTER_MAPPING_EN;
typedef enum DCIO_LVTMA_PWRSEQ_CNTL_DISABLE_SYNCEN_CONTROL_OF_TX_EN {
	DCIO_LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_ENABLE= 0x0,
	DCIO_LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_DISABLE= 0x1,
} DCIO_LVTMA_PWRSEQ_CNTL_DISABLE_SYNCEN_CONTROL_OF_TX_EN;
typedef enum DCIO_LVTMA_PWRSEQ_CNTL_TARGET_STATE {
	DCIO_LVTMA_PWRSEQ_TARGET_STATE_LCD_OFF           = 0x0,
	DCIO_LVTMA_PWRSEQ_TARGET_STATE_LCD_ON            = 0x1,
} DCIO_LVTMA_PWRSEQ_CNTL_TARGET_STATE;
typedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_SYNCEN_POL {
	DCIO_LVTMA_SYNCEN_POL_NON_INVERT                 = 0x0,
	DCIO_LVTMA_SYNCEN_POL_INVERT                     = 0x1,
} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_SYNCEN_POL;
typedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON {
	DCIO_LVTMA_DIGON_OFF                             = 0x0,
	DCIO_LVTMA_DIGON_ON                              = 0x1,
} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON;
typedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON_POL {
	DCIO_LVTMA_DIGON_POL_NON_INVERT                  = 0x0,
	DCIO_LVTMA_DIGON_POL_INVERT                      = 0x1,
} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON_POL;
typedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON {
	DCIO_LVTMA_BLON_OFF                              = 0x0,
	DCIO_LVTMA_BLON_ON                               = 0x1,
} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON;
typedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON_POL {
	DCIO_LVTMA_BLON_POL_NON_INVERT                   = 0x0,
	DCIO_LVTMA_BLON_POL_INVERT                       = 0x1,
} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON_POL;
typedef enum DCIO_LVTMA_PWRSEQ_DELAY2_LVTMA_VARY_BL_OVERRIDE_EN {
	DCIO_LVTMA_VARY_BL_OVERRIDE_EN_BLON              = 0x0,
	DCIO_LVTMA_VARY_BL_OVERRIDE_EN_SEPARATE          = 0x1,
} DCIO_LVTMA_PWRSEQ_DELAY2_LVTMA_VARY_BL_OVERRIDE_EN;
typedef enum DCIO_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN {
	DCIO_BL_PWM_FRACTIONAL_DISABLE                   = 0x0,
	DCIO_BL_PWM_FRACTIONAL_ENABLE                    = 0x1,
} DCIO_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN;
typedef enum DCIO_BL_PWM_CNTL_BL_PWM_EN {
	DCIO_BL_PWM_DISABLE                              = 0x0,
	DCIO_BL_PWM_ENABLE                               = 0x1,
} DCIO_BL_PWM_CNTL_BL_PWM_EN;
typedef enum DCIO_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT {
	DCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_NORMAL       = 0x0,
	DCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG1       = 0x1,
	DCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG2       = 0x2,
	DCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG3       = 0x3,
} DCIO_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT;
typedef enum DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE {
	DCIO_BL_PWM_OVERRIDE_BL_OUT_DISABLE              = 0x0,
	DCIO_BL_PWM_OVERRIDE_BL_OUT_ENABLE               = 0x1,
} DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE;
typedef enum DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN {
	DCIO_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_NORMAL      = 0x0,
	DCIO_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_PWM         = 0x1,
} DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN;
typedef enum DCIO_BL_PWM_GRP1_REG_LOCK {
	DCIO_BL_PWM_GRP1_REG_LOCK_DISABLE                = 0x0,
	DCIO_BL_PWM_GRP1_REG_LOCK_ENABLE                 = 0x1,
} DCIO_BL_PWM_GRP1_REG_LOCK;
typedef enum DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START {
	DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START_DISABLE   = 0x0,
	DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START_ENABLE    = 0x1,
} DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START;
typedef enum DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL {
	DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER1= 0x0,
	DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER2= 0x1,
	DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER3= 0x2,
	DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER4= 0x3,
	DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5= 0x4,
	DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER6= 0x5,
} DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL;
typedef enum DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN {
	DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL_PWM = 0x0,
	DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL1_PWM= 0x1,
} DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN;
typedef enum DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN {
	DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_ENABLE       = 0x0,
	DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_DISABLE      = 0x1,
} DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN;
typedef enum DCIO_GSL_SEL {
	DCIO_GSL_SEL_GROUP_0                             = 0x0,
	DCIO_GSL_SEL_GROUP_1                             = 0x1,
	DCIO_GSL_SEL_GROUP_2                             = 0x2,
} DCIO_GSL_SEL;
typedef enum DCIO_GENLK_CLK_GSL_MASK {
	DCIO_GENLK_CLK_GSL_MASK_NO                       = 0x0,
	DCIO_GENLK_CLK_GSL_MASK_TIMING                   = 0x1,
	DCIO_GENLK_CLK_GSL_MASK_STEREO                   = 0x2,
} DCIO_GENLK_CLK_GSL_MASK;
typedef enum DCIO_GENLK_VSYNC_GSL_MASK {
	DCIO_GENLK_VSYNC_GSL_MASK_NO                     = 0x0,
	DCIO_GENLK_VSYNC_GSL_MASK_TIMING                 = 0x1,
	DCIO_GENLK_VSYNC_GSL_MASK_STEREO                 = 0x2,
} DCIO_GENLK_VSYNC_GSL_MASK;
typedef enum DCIO_SWAPLOCK_A_GSL_MASK {
	DCIO_SWAPLOCK_A_GSL_MASK_NO                      = 0x0,
	DCIO_SWAPLOCK_A_GSL_MASK_TIMING                  = 0x1,
	DCIO_SWAPLOCK_A_GSL_MASK_STEREO                  = 0x2,
} DCIO_SWAPLOCK_A_GSL_MASK;
typedef enum DCIO_SWAPLOCK_B_GSL_MASK {
	DCIO_SWAPLOCK_B_GSL_MASK_NO                      = 0x0,
	DCIO_SWAPLOCK_B_GSL_MASK_TIMING                  = 0x1,
	DCIO_SWAPLOCK_B_GSL_MASK_STEREO                  = 0x2,
} DCIO_SWAPLOCK_B_GSL_MASK;
typedef enum DCIO_GSL_VSYNC_SEL {
	DCIO_GSL_VSYNC_SEL_PIPE0                         = 0x0,
	DCIO_GSL_VSYNC_SEL_PIPE1                         = 0x1,
	DCIO_GSL_VSYNC_SEL_PIPE2                         = 0x2,
	DCIO_GSL_VSYNC_SEL_PIPE3                         = 0x3,
	DCIO_GSL_VSYNC_SEL_PIPE4                         = 0x4,
	DCIO_GSL_VSYNC_SEL_PIPE5                         = 0x5,
} DCIO_GSL_VSYNC_SEL;
typedef enum DCIO_GSL0_TIMING_SYNC_SEL {
	DCIO_GSL0_TIMING_SYNC_SEL_PIPE                   = 0x0,
	DCIO_GSL0_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,
	DCIO_GSL0_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,
	DCIO_GSL0_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,
	DCIO_GSL0_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,
} DCIO_GSL0_TIMING_SYNC_SEL;
typedef enum DCIO_GSL0_GLOBAL_UNLOCK_SEL {
	DCIO_GSL0_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,
	DCIO_GSL0_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,
	DCIO_GSL0_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,
	DCIO_GSL0_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,
	DCIO_GSL0_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,
} DCIO_GSL0_GLOBAL_UNLOCK_SEL;
typedef enum DCIO_GSL1_TIMING_SYNC_SEL {
	DCIO_GSL1_TIMING_SYNC_SEL_PIPE                   = 0x0,
	DCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,
	DCIO_GSL1_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,
	DCIO_GSL1_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,
	DCIO_GSL1_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,
} DCIO_GSL1_TIMING_SYNC_SEL;
typedef enum DCIO_GSL1_GLOBAL_UNLOCK_SEL {
	DCIO_GSL1_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,
	DCIO_GSL1_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,
	DCIO_GSL1_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,
	DCIO_GSL1_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,
	DCIO_GSL1_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,
} DCIO_GSL1_GLOBAL_UNLOCK_SEL;
typedef enum DCIO_GSL2_TIMING_SYNC_SEL {
	DCIO_GSL2_TIMING_SYNC_SEL_PIPE                   = 0x0,
	DCIO_GSL2_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,
	DCIO_GSL2_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,
	DCIO_GSL2_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,
	DCIO_GSL2_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,
} DCIO_GSL2_TIMING_SYNC_SEL;
typedef enum DCIO_GSL2_GLOBAL_UNLOCK_SEL {
	DCIO_GSL2_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,
	DCIO_GSL2_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,
	DCIO_GSL2_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,
	DCIO_GSL2_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,
	DCIO_GSL2_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,
} DCIO_GSL2_GLOBAL_UNLOCK_SEL;
typedef enum DCIO_DC_GPU_TIMER_START_POSITION {
	DCIO_GPU_TIMER_START_0_END_27                    = 0x0,
	DCIO_GPU_TIMER_START_1_END_28                    = 0x1,
	DCIO_GPU_TIMER_START_2_END_29                    = 0x2,
	DCIO_GPU_TIMER_START_3_END_30                    = 0x3,
	DCIO_GPU_TIMER_START_4_END_31                    = 0x4,
	DCIO_GPU_TIMER_START_6_END_33                    = 0x5,
	DCIO_GPU_TIMER_START_8_END_35                    = 0x6,
	DCIO_GPU_TIMER_START_10_END_37                   = 0x7,
} DCIO_DC_GPU_TIMER_START_POSITION;
typedef enum DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL {
	DCIO_TEST_CLK_SEL_DISPCLK                        = 0x0,
	DCIO_TEST_CLK_SEL_GATED_DISPCLK                  = 0x1,
	DCIO_TEST_CLK_SEL_SCLK                           = 0x2,
} DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL;
typedef enum DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS {
	DCIO_DISPCLK_R_DCIO_GATE_DISABLE                 = 0x0,
	DCIO_DISPCLK_R_DCIO_GATE_ENABLE                  = 0x1,
} DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS;
typedef enum DCIO_DCO_DCFE_EXT_VSYNC_MUX {
	DCIO_EXT_VSYNC_MUX_SWAPLOCKB                     = 0x0,
	DCIO_EXT_VSYNC_MUX_CRTC0                         = 0x1,
	DCIO_EXT_VSYNC_MUX_CRTC1                         = 0x2,
	DCIO_EXT_VSYNC_MUX_CRTC2                         = 0x3,
	DCIO_EXT_VSYNC_MUX_CRTC3                         = 0x4,
	DCIO_EXT_VSYNC_MUX_CRTC4                         = 0x5,
	DCIO_EXT_VSYNC_MUX_CRTC5                         = 0x6,
	DCIO_EXT_VSYNC_MUX_GENERICB                      = 0x7,
} DCIO_DCO_DCFE_EXT_VSYNC_MUX;
typedef enum DCIO_DCO_EXT_VSYNC_MASK {
	DCIO_EXT_VSYNC_MASK_NONE                         = 0x0,
	DCIO_EXT_VSYNC_MASK_PIPE0                        = 0x1,
	DCIO_EXT_VSYNC_MASK_PIPE1                        = 0x2,
	DCIO_EXT_VSYNC_MASK_PIPE2                        = 0x3,
	DCIO_EXT_VSYNC_MASK_PIPE3                        = 0x4,
	DCIO_EXT_VSYNC_MASK_PIPE4                        = 0x5,
	DCIO_EXT_VSYNC_MASK_PIPE5                        = 0x6,
	DCIO_EXT_VSYNC_MASK_NONE_DUPLICATE               = 0x7,
} DCIO_DCO_EXT_VSYNC_MASK;
typedef enum DCIO_DBG_OUT_PIN_SEL {
	DCIO_DBG_OUT_PIN_SEL_LOW_12BIT                   = 0x0,
	DCIO_DBG_OUT_PIN_SEL_HIGH_12BIT                  = 0x1,
} DCIO_DBG_OUT_PIN_SEL;
typedef enum DCIO_DBG_OUT_12BIT_SEL {
	DCIO_DBG_OUT_12BIT_SEL_LOW_12BIT                 = 0x0,
	DCIO_DBG_OUT_12BIT_SEL_MID_12BIT                 = 0x1,
	DCIO_DBG_OUT_12BIT_SEL_HIGH_12BIT                = 0x2,
	DCIO_DBG_OUT_12BIT_SEL_OVERRIDE                  = 0x3,
} DCIO_DBG_OUT_12BIT_SEL;
typedef enum DCIO_DSYNC_SOFT_RESET {
	DCIO_DSYNC_SOFT_RESET_DEASSERT                   = 0x0,
	DCIO_DSYNC_SOFT_RESET_ASSERT                     = 0x1,
} DCIO_DSYNC_SOFT_RESET;
typedef enum DCIO_DACA_SOFT_RESET {
	DCIO_DACA_SOFT_RESET_DEASSERT                    = 0x0,
	DCIO_DACA_SOFT_RESET_ASSERT                      = 0x1,
} DCIO_DACA_SOFT_RESET;
typedef enum DCIO_DCRXPHY_SOFT_RESET {
	DCIO_DCRXPHY_SOFT_RESET_DEASSERT                 = 0x0,
	DCIO_DCRXPHY_SOFT_RESET_ASSERT                   = 0x1,
} DCIO_DCRXPHY_SOFT_RESET;
typedef enum DCIO_DPHY_LANE_SEL {
	DCIO_DPHY_LANE_SEL_LANE0                         = 0x0,
	DCIO_DPHY_LANE_SEL_LANE1                         = 0x1,
	DCIO_DPHY_LANE_SEL_LANE2                         = 0x2,
	DCIO_DPHY_LANE_SEL_LANE3                         = 0x3,
} DCIO_DPHY_LANE_SEL;
typedef enum DCIO_DPCS_INTERRUPT_TYPE {
	DCIO_DPCS_INTERRUPT_TYPE_LEVEL_BASED             = 0x0,
	DCIO_DPCS_INTERRUPT_TYPE_PULSE_BASED             = 0x1,
} DCIO_DPCS_INTERRUPT_TYPE;
typedef enum DCIO_DPCS_INTERRUPT_MASK {
	DCIO_DPCS_INTERRUPT_DISABLE                      = 0x0,
	DCIO_DPCS_INTERRUPT_ENABLE                       = 0x1,
} DCIO_DPCS_INTERRUPT_MASK;
typedef enum DCIO_DC_GPU_TIMER_READ_SELECT {
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D1_V_UPDATE     = 0x0,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D1_V_UPDATE     = 0x1,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D2_V_UPDATE     = 0x2,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D2_V_UPDATE     = 0x3,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D3_V_UPDATE     = 0x4,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE     = 0x5,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D4_V_UPDATE     = 0x6,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D4_V_UPDATE     = 0x7,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D5_V_UPDATE     = 0x8,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D5_V_UPDATE     = 0x9,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D6_V_UPDATE     = 0xa,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D6_V_UPDATE     = 0xb,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D1_P_FLIP       = 0xc,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D1_P_FLIP       = 0xd,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D2_P_FLIP       = 0xe,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D2_P_FLIP       = 0xf,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D3_P_FLIP       = 0x10,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_P_FLIP       = 0x11,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D4_P_FLIP       = 0x12,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D4_P_FLIP       = 0x13,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D5_P_FLIP       = 0x14,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D5_P_FLIP       = 0x15,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D6_P_FLIP       = 0x16,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D6_P_FLIP       = 0x17,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D1_VSYNC_NOM    = 0x18,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D1_VSYNC_NOM    = 0x19,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D2_VSYNC_NOM    = 0x1a,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D2_VSYNC_NOM    = 0x1b,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D3_VSYNC_NOM    = 0x1c,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_VSYNC_NOM    = 0x1d,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D4_VSYNC_NOM    = 0x1e,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D4_VSYNC_NOM    = 0x1f,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D5_VSYNC_NOM    = 0x20,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D5_VSYNC_NOM    = 0x21,
	DCIO_GPU_TIMER_READ_SELECT_LOWER_D6_VSYNC_NOM    = 0x22,
	DCIO_GPU_TIMER_READ_SELECT_UPPER_D6_VSYNC_NOM    = 0x23,
} DCIO_DC_GPU_TIMER_READ_SELECT;
typedef enum DCIO_IMPCAL_STEP_DELAY {
	DCIO_IMPCAL_STEP_DELAY_1us                       = 0x0,
	DCIO_IMPCAL_STEP_DELAY_2us                       = 0x1,
	DCIO_IMPCAL_STEP_DELAY_3us                       = 0x2,
	DCIO_IMPCAL_STEP_DELAY_4us                       = 0x3,
	DCIO_IMPCAL_STEP_DELAY_5us                       = 0x4,
	DCIO_IMPCAL_STEP_DELAY_6us                       = 0x5,
	DCIO_IMPCAL_STEP_DELAY_7us                       = 0x6,
	DCIO_IMPCAL_STEP_DELAY_8us                       = 0x7,
	DCIO_IMPCAL_STEP_DELAY_9us                       = 0x8,
	DCIO_IMPCAL_STEP_DELAY_10us                      = 0x9,
	DCIO_IMPCAL_STEP_DELAY_11us                      = 0xa,
	DCIO_IMPCAL_STEP_DELAY_12us                      = 0xb,
	DCIO_IMPCAL_STEP_DELAY_13us                      = 0xc,
	DCIO_IMPCAL_STEP_DELAY_14us                      = 0xd,
	DCIO_IMPCAL_STEP_DELAY_15us                      = 0xe,
	DCIO_IMPCAL_STEP_DELAY_16us                      = 0xf,
} DCIO_IMPCAL_STEP_DELAY;
typedef enum DCIO_UNIPHY_IMPCAL_SEL {
	DCIO_UNIPHY_IMPCAL_SEL_TEMPERATURE               = 0x0,
	DCIO_UNIPHY_IMPCAL_SEL_BINARY                    = 0x1,
} DCIO_UNIPHY_IMPCAL_SEL;
typedef enum DCIO_DBG_CLOCK_SEL {
	DCIO_DBG_CLOCK_SEL_DISPCLK                       = 0x0,
	DCIO_DBG_CLOCK_SEL_SYMCLKA                       = 0x1,
	DCIO_DBG_CLOCK_SEL_SYMCLKB                       = 0x2,
	DCIO_DBG_CLOCK_SEL_SYMCLKC                       = 0x3,
	DCIO_DBG_CLOCK_SEL_SYMCLKD                       = 0x4,
	DCIO_DBG_CLOCK_SEL_SYMCLKE                       = 0x5,
	DCIO_DBG_CLOCK_SEL_SYMCLKF                       = 0x6,
	DCIO_DBG_CLOCK_SEL_REFCLK                        = 0xb,
} DCIO_DBG_CLOCK_SEL;
typedef enum DCIOCHIP_HPD_SEL {
	DCIOCHIP_HPD_SEL_ASYNC                           = 0x0,
	DCIOCHIP_HPD_SEL_CLOCKED                         = 0x1,
} DCIOCHIP_HPD_SEL;
typedef enum DCIOCHIP_PAD_MODE {
	DCIOCHIP_PAD_MODE_DDC                            = 0x0,
	DCIOCHIP_PAD_MODE_DP                             = 0x1,
} DCIOCHIP_PAD_MODE;
typedef enum DCIOCHIP_AUXSLAVE_PAD_MODE {
	DCIOCHIP_AUXSLAVE_PAD_MODE_I2C                   = 0x0,
	DCIOCHIP_AUXSLAVE_PAD_MODE_AUX                   = 0x1,
} DCIOCHIP_AUXSLAVE_PAD_MODE;
typedef enum DCIOCHIP_INVERT {
	DCIOCHIP_POL_NON_INVERT                          = 0x0,
	DCIOCHIP_POL_INVERT                              = 0x1,
} DCIOCHIP_INVERT;
typedef enum DCIOCHIP_PD_EN {
	DCIOCHIP_PD_EN_NOTALLOW                          = 0x0,
	DCIOCHIP_PD_EN_ALLOW                             = 0x1,
} DCIOCHIP_PD_EN;
typedef enum DCIOCHIP_GPIO_MASK_EN {
	DCIOCHIP_GPIO_MASK_EN_HARDWARE                   = 0x0,
	DCIOCHIP_GPIO_MASK_EN_SOFTWARE                   = 0x1,
} DCIOCHIP_GPIO_MASK_EN;
typedef enum DCIOCHIP_MASK {
	DCIOCHIP_MASK_DISABLE                            = 0x0,
	DCIOCHIP_MASK_ENABLE                             = 0x1,
} DCIOCHIP_MASK;
typedef enum DCIOCHIP_GPIO_I2C_MASK {
	DCIOCHIP_GPIO_I2C_MASK_DISABLE                   = 0x0,
	DCIOCHIP_GPIO_I2C_MASK_ENABLE                    = 0x1,
} DCIOCHIP_GPIO_I2C_MASK;
typedef enum DCIOCHIP_GPIO_I2C_DRIVE {
	DCIOCHIP_GPIO_I2C_DRIVE_LOW                      = 0x0,
	DCIOCHIP_GPIO_I2C_DRIVE_HIGH                     = 0x1,
} DCIOCHIP_GPIO_I2C_DRIVE;
typedef enum DCIOCHIP_GPIO_I2C_EN {
	DCIOCHIP_GPIO_I2C_DISABLE                        = 0x0,
	DCIOCHIP_GPIO_I2C_ENABLE                         = 0x1,
} DCIOCHIP_GPIO_I2C_EN;
typedef enum DCIOCHIP_MASK_4BIT {
	DCIOCHIP_MASK_4BIT_DISABLE                       = 0x0,
	DCIOCHIP_MASK_4BIT_ENABLE                        = 0xf,
} DCIOCHIP_MASK_4BIT;
typedef enum DCIOCHIP_ENABLE_4BIT {
	DCIOCHIP_4BIT_DISABLE                            = 0x0,
	DCIOCHIP_4BIT_ENABLE                             = 0xf,
} DCIOCHIP_ENABLE_4BIT;
typedef enum DCIOCHIP_MASK_5BIT {
	DCIOCHIP_MASIK_5BIT_DISABLE                      = 0x0,
	DCIOCHIP_MASIK_5BIT_ENABLE                       = 0x1f,
} DCIOCHIP_MASK_5BIT;
typedef enum DCIOCHIP_ENABLE_5BIT {
	DCIOCHIP_5BIT_DISABLE                            = 0x0,
	DCIOCHIP_5BIT_ENABLE                             = 0x1f,
} DCIOCHIP_ENABLE_5BIT;
typedef enum DCIOCHIP_MASK_2BIT {
	DCIOCHIP_MASK_2BIT_DISABLE                       = 0x0,
	DCIOCHIP_MASK_2BIT_ENABLE                        = 0x3,
} DCIOCHIP_MASK_2BIT;
typedef enum DCIOCHIP_ENABLE_2BIT {
	DCIOCHIP_2BIT_DISABLE                            = 0x0,
	DCIOCHIP_2BIT_ENABLE                             = 0x3,
} DCIOCHIP_ENABLE_2BIT;
typedef enum DCIOCHIP_REF_27_SRC_SEL {
	DCIOCHIP_REF_27_SRC_SEL_XTAL_DIVIDER             = 0x0,
	DCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_DIVIDER      = 0x1,
	DCIOCHIP_REF_27_SRC_SEL_XTAL_BYPASS              = 0x2,
	DCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_BYPASS       = 0x3,
} DCIOCHIP_REF_27_SRC_SEL;
typedef enum DCIOCHIP_DVO_VREFPON {
	DCIOCHIP_DVO_VREFPON_DISABLE                     = 0x0,
	DCIOCHIP_DVO_VREFPON_ENABLE                      = 0x1,
} DCIOCHIP_DVO_VREFPON;
typedef enum DCIOCHIP_DVO_VREFSEL {
	DCIOCHIP_DVO_VREFSEL_ONCHIP                      = 0x0,
	DCIOCHIP_DVO_VREFSEL_EXTERNAL                    = 0x1,
} DCIOCHIP_DVO_VREFSEL;
typedef enum DCIOCHIP_SPDIF1_IMODE {
	DCIOCHIP_SPDIF1_IMODE_OE_A                       = 0x0,
	DCIOCHIP_SPDIF1_IMODE_TSTE_TSTO                  = 0x1,
} DCIOCHIP_SPDIF1_IMODE;
typedef enum DCIOCHIP_AUX_FALLSLEWSEL {
	DCIOCHIP_AUX_FALLSLEWSEL_LOW                     = 0x0,
	DCIOCHIP_AUX_FALLSLEWSEL_HIGH0                   = 0x1,
	DCIOCHIP_AUX_FALLSLEWSEL_HIGH1                   = 0x2,
	DCIOCHIP_AUX_FALLSLEWSEL_ULTRAHIGH               = 0x3,
} DCIOCHIP_AUX_FALLSLEWSEL;
typedef enum DCIOCHIP_AUX_SPIKESEL {
	DCIOCHIP_AUX_SPIKESEL_50NS                       = 0x0,
	DCIOCHIP_AUX_SPIKESEL_10NS                       = 0x1,
} DCIOCHIP_AUX_SPIKESEL;
typedef enum DCIOCHIP_AUX_CSEL0P9 {
	DCIOCHIP_AUX_CSEL_DEC1P0                         = 0x0,
	DCIOCHIP_AUX_CSEL_DEC0P9                         = 0x1,
} DCIOCHIP_AUX_CSEL0P9;
typedef enum DCIOCHIP_AUX_CSEL1P1 {
	DCIOCHIP_AUX_CSEL_INC1P0                         = 0x0,
	DCIOCHIP_AUX_CSEL_INC1P1                         = 0x1,
} DCIOCHIP_AUX_CSEL1P1;
typedef enum DCIOCHIP_AUX_RSEL0P9 {
	DCIOCHIP_AUX_RSEL_DEC1P0                         = 0x0,
	DCIOCHIP_AUX_RSEL_DEC0P9                         = 0x1,
} DCIOCHIP_AUX_RSEL0P9;
typedef enum DCIOCHIP_AUX_RSEL1P1 {
	DCIOCHIP_AUX_RSEL_INC1P0                         = 0x0,
	DCIOCHIP_AUX_RSEL_INC1P1                         = 0x1,
} DCIOCHIP_AUX_RSEL1P1;
typedef enum DCP_GRPH_ENABLE {
	DCP_GRPH_ENABLE_FALSE                            = 0x0,
	DCP_GRPH_ENABLE_TRUE                             = 0x1,
} DCP_GRPH_ENABLE;
typedef enum DCP_GRPH_KEYER_ALPHA_SEL {
	DCP_GRPH_KEYER_ALPHA_SEL_FALSE                   = 0x0,
	DCP_GRPH_KEYER_ALPHA_SEL_TRUE                    = 0x1,
} DCP_GRPH_KEYER_ALPHA_SEL;
typedef enum DCP_GRPH_DEPTH {
	DCP_GRPH_DEPTH_8BPP                              = 0x0,
	DCP_GRPH_DEPTH_16BPP                             = 0x1,
	DCP_GRPH_DEPTH_32BPP                             = 0x2,
	DCP_GRPH_DEPTH_64BPP                             = 0x3,
} DCP_GRPH_DEPTH;
typedef enum DCP_GRPH_NUM_BANKS {
	DCP_GRPH_NUM_BANKS_2BANK                         = 0x0,
	DCP_GRPH_NUM_BANKS_4BANK                         = 0x1,
	DCP_GRPH_NUM_BANKS_8BANK                         = 0x2,
	DCP_GRPH_NUM_BANKS_16BANK                        = 0x3,
} DCP_GRPH_NUM_BANKS;
typedef enum DCP_GRPH_BANK_WIDTH {
	DCP_GRPH_BANK_WIDTH_1                            = 0x0,
	DCP_GRPH_BANK_WIDTH_2                            = 0x1,
	DCP_GRPH_BANK_WIDTH_4                            = 0x2,
	DCP_GRPH_BANK_WIDTH_8                            = 0x3,
} DCP_GRPH_BANK_WIDTH;
typedef enum DCP_GRPH_FORMAT {
	DCP_GRPH_FORMAT_8BPP                             = 0x0,
	DCP_GRPH_FORMAT_16BPP                            = 0x1,
	DCP_GRPH_FORMAT_32BPP                            = 0x2,
	DCP_GRPH_FORMAT_64BPP                            = 0x3,
} DCP_GRPH_FORMAT;
typedef enum DCP_GRPH_BANK_HEIGHT {
	DCP_GRPH_BANK_HEIGHT_1                           = 0x0,
	DCP_GRPH_BANK_HEIGHT_2                           = 0x1,
	DCP_GRPH_BANK_HEIGHT_4                           = 0x2,
	DCP_GRPH_BANK_HEIGHT_8                           = 0x3,
} DCP_GRPH_BANK_HEIGHT;
typedef enum DCP_GRPH_TILE_SPLIT {
	DCP_GRPH_TILE_SPLIT_64B                          = 0x0,
	DCP_GRPH_TILE_SPLIT_128B                         = 0x1,
	DCP_GRPH_TILE_SPLIT_256B                         = 0x2,
	DCP_GRPH_TILE_SPLIT_512B                         = 0x3,
	DCP_GRPH_TILE_SPLIT_1B                           = 0x4,
	DCP_GRPH_TILE_SPLIT_2B                           = 0x5,
	DCP_GRPH_TILE_SPLIT_4B                           = 0x6,
} DCP_GRPH_TILE_SPLIT;
typedef enum DCP_GRPH_ADDRESS_TRANSLATION_ENABLE {
	DCP_GRPH_ADDRESS_TRANSLATION_ENABLE_FALSE        = 0x0,
	DCP_GRPH_ADDRESS_TRANSLATION_ENABLE_TRUE         = 0x1,
} DCP_GRPH_ADDRESS_TRANSLATION_ENABLE;
typedef enum DCP_GRPH_PRIVILEGED_ACCESS_ENABLE {
	DCP_GRPH_PRIVILEGED_ACCESS_ENABLE_FALSE          = 0x0,
	DCP_GRPH_PRIVILEGED_ACCESS_ENABLE_TRUE           = 0x1,
} DCP_GRPH_PRIVILEGED_ACCESS_ENABLE;
typedef enum DCP_GRPH_MACRO_TILE_ASPECT {
	DCP_GRPH_MACRO_TILE_ASPECT_1                     = 0x0,
	DCP_GRPH_MACRO_TILE_ASPECT_2                     = 0x1,
	DCP_GRPH_MACRO_TILE_ASPECT_4                     = 0x2,
	DCP_GRPH_MACRO_TILE_ASPECT_8                     = 0x3,
} DCP_GRPH_MACRO_TILE_ASPECT;
typedef enum DCP_GRPH_ARRAY_MODE {
	DCP_GRPH_ARRAY_MODE_0                            = 0x0,
	DCP_GRPH_ARRAY_MODE_1                            = 0x1,
	DCP_GRPH_ARRAY_MODE_2                            = 0x2,
	DCP_GRPH_ARRAY_MODE_3                            = 0x3,
	DCP_GRPH_ARRAY_MODE_4                            = 0x4,
	DCP_GRPH_ARRAY_MODE_7                            = 0x7,
	DCP_GRPH_ARRAY_MODE_12                           = 0xc,
	DCP_GRPH_ARRAY_MODE_13                           = 0xd,
} DCP_GRPH_ARRAY_MODE;
typedef enum DCP_GRPH_MICRO_TILE_MODE {
	DCP_GRPH_MICRO_TILE_MODE_0                       = 0x0,
	DCP_GRPH_MICRO_TILE_MODE_1                       = 0x1,
	DCP_GRPH_MICRO_TILE_MODE_2                       = 0x2,
	DCP_GRPH_MICRO_TILE_MODE_3                       = 0x3,
} DCP_GRPH_MICRO_TILE_MODE;
typedef enum DCP_GRPH_COLOR_EXPANSION_MODE {
	DCP_GRPH_COLOR_EXPANSION_MODE_DEXP               = 0x0,
	DCP_GRPH_COLOR_EXPANSION_MODE_ZEXP               = 0x1,
} DCP_GRPH_COLOR_EXPANSION_MODE;
typedef enum DCP_GRPH_LUT_10BIT_BYPASS_EN {
	DCP_GRPH_LUT_10BIT_BYPASS_EN_FALSE               = 0x0,
	DCP_GRPH_LUT_10BIT_BYPASS_EN_TRUE                = 0x1,
} DCP_GRPH_LUT_10BIT_BYPASS_EN;
typedef enum DCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN {
	DCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_FALSE       = 0x0,
	DCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_TRUE        = 0x1,
} DCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN;
typedef enum DCP_GRPH_ENDIAN_SWAP {
	DCP_GRPH_ENDIAN_SWAP_NONE                        = 0x0,
	DCP_GRPH_ENDIAN_SWAP_8IN16                       = 0x1,
	DCP_GRPH_ENDIAN_SWAP_8IN32                       = 0x2,
	DCP_GRPH_ENDIAN_SWAP_8IN64                       = 0x3,
} DCP_GRPH_ENDIAN_SWAP;
typedef enum DCP_GRPH_RED_CROSSBAR {
	DCP_GRPH_RED_CROSSBAR_FROM_R                     = 0x0,
	DCP_GRPH_RED_CROSSBAR_FROM_G                     = 0x1,
	DCP_GRPH_RED_CROSSBAR_FROM_B                     = 0x2,
	DCP_GRPH_RED_CROSSBAR_FROM_A                     = 0x3,
} DCP_GRPH_RED_CROSSBAR;
typedef enum DCP_GRPH_GREEN_CROSSBAR {
	DCP_GRPH_GREEN_CROSSBAR_FROM_G                   = 0x0,
	DCP_GRPH_GREEN_CROSSBAR_FROM_B                   = 0x1,
	DCP_GRPH_GREEN_CROSSBAR_FROM_A                   = 0x2,
	DCP_GRPH_GREEN_CROSSBAR_FROM_R                   = 0x3,
} DCP_GRPH_GREEN_CROSSBAR;
typedef enum DCP_GRPH_BLUE_CROSSBAR {
	DCP_GRPH_BLUE_CROSSBAR_FROM_B                    = 0x0,
	DCP_GRPH_BLUE_CROSSBAR_FROM_A                    = 0x1,
	DCP_GRPH_BLUE_CROSSBAR_FROM_R                    = 0x2,
	DCP_GRPH_BLUE_CROSSBAR_FROM_G                    = 0x3,
} DCP_GRPH_BLUE_CROSSBAR;
typedef enum DCP_GRPH_ALPHA_CROSSBAR {
	DCP_GRPH_ALPHA_CROSSBAR_FROM_A                   = 0x0,
	DCP_GRPH_ALPHA_CROSSBAR_FROM_R                   = 0x1,
	DCP_GRPH_ALPHA_CROSSBAR_FROM_G                   = 0x2,
	DCP_GRPH_ALPHA_CROSSBAR_FROM_B                   = 0x3,
} DCP_GRPH_ALPHA_CROSSBAR;
typedef enum DCP_GRPH_PRIMARY_DFQ_ENABLE {
	DCP_GRPH_PRIMARY_DFQ_ENABLE_FALSE                = 0x0,
	DCP_GRPH_PRIMARY_DFQ_ENABLE_TRUE                 = 0x1,
} DCP_GRPH_PRIMARY_DFQ_ENABLE;
typedef enum DCP_GRPH_SECONDARY_DFQ_ENABLE {
	DCP_GRPH_SECONDARY_DFQ_ENABLE_FALSE              = 0x0,
	DCP_GRPH_SECONDARY_DFQ_ENABLE_TRUE               = 0x1,
} DCP_GRPH_SECONDARY_DFQ_ENABLE;
typedef enum DCP_GRPH_INPUT_GAMMA_MODE {
	DCP_GRPH_INPUT_GAMMA_MODE_LUT                    = 0x0,
	DCP_GRPH_INPUT_GAMMA_MODE_BYPASS                 = 0x1,
} DCP_GRPH_INPUT_GAMMA_MODE;
typedef enum DCP_GRPH_MODE_UPDATE_PENDING {
	DCP_GRPH_MODE_UPDATE_PENDING_FALSE               = 0x0,
	DCP_GRPH_MODE_UPDATE_PENDING_TRUE                = 0x1,
} DCP_GRPH_MODE_UPDATE_PENDING;
typedef enum DCP_GRPH_MODE_UPDATE_TAKEN {
	DCP_GRPH_MODE_UPDATE_TAKEN_FALSE                 = 0x0,
	DCP_GRPH_MODE_UPDATE_TAKEN_TRUE                  = 0x1,
} DCP_GRPH_MODE_UPDATE_TAKEN;
typedef enum DCP_GRPH_SURFACE_UPDATE_PENDING {
	DCP_GRPH_SURFACE_UPDATE_PENDING_FALSE            = 0x0,
	DCP_GRPH_SURFACE_UPDATE_PENDING_TRUE             = 0x1,
} DCP_GRPH_SURFACE_UPDATE_PENDING;
typedef enum DCP_GRPH_SURFACE_UPDATE_TAKEN {
	DCP_GRPH_SURFACE_UPDATE_TAKEN_FALSE              = 0x0,
	DCP_GRPH_SURFACE_UPDATE_TAKEN_TRUE               = 0x1,
} DCP_GRPH_SURFACE_UPDATE_TAKEN;
typedef enum DCP_GRPH_SURFACE_XDMA_PENDING_ENABLE {
	DCP_GRPH_SURFACE_XDMA_PENDING_ENABLE_FALSE       = 0x0,
	DCP_GRPH_SURFACE_XDMA_PENDING_ENABLE_TRUE        = 0x1,
} DCP_GRPH_SURFACE_XDMA_PENDING_ENABLE;
typedef enum DCP_GRPH_UPDATE_LOCK {
	DCP_GRPH_UPDATE_LOCK_FALSE                       = 0x0,
	DCP_GRPH_UPDATE_LOCK_TRUE                        = 0x1,
} DCP_GRPH_UPDATE_LOCK;
typedef enum DCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK {
	DCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_FALSE        = 0x0,
	DCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_TRUE         = 0x1,
} DCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK;
typedef enum DCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE {
	DCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_FALSE      = 0x0,
	DCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_TRUE       = 0x1,
} DCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE;
typedef enum DCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE {
	DCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_FALSE   = 0x0,
	DCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_TRUE    = 0x1,
} DCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE;
typedef enum DCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN {
	DCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN_FALSE       = 0x0,
	DCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN_TRUE        = 0x1,
} DCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN;
typedef enum DCP_GRPH_XDMA_SUPER_AA_EN {
	DCP_GRPH_XDMA_SUPER_AA_EN_FALSE                  = 0x0,
	DCP_GRPH_XDMA_SUPER_AA_EN_TRUE                   = 0x1,
} DCP_GRPH_XDMA_SUPER_AA_EN;
typedef enum DCP_GRPH_DFQ_RESET {
	DCP_GRPH_DFQ_RESET_FALSE                         = 0x0,
	DCP_GRPH_DFQ_RESET_TRUE                          = 0x1,
} DCP_GRPH_DFQ_RESET;
typedef enum DCP_GRPH_DFQ_SIZE {
	DCP_GRPH_DFQ_SIZE_DEEP1                          = 0x0,
	DCP_GRPH_DFQ_SIZE_DEEP2                          = 0x1,
	DCP_GRPH_DFQ_SIZE_DEEP3                          = 0x2,
	DCP_GRPH_DFQ_SIZE_DEEP4                          = 0x3,
	DCP_GRPH_DFQ_SIZE_DEEP5                          = 0x4,
	DCP_GRPH_DFQ_SIZE_DEEP6                          = 0x5,
	DCP_GRPH_DFQ_SIZE_DEEP7                          = 0x6,
	DCP_GRPH_DFQ_SIZE_DEEP8                          = 0x7,
} DCP_GRPH_DFQ_SIZE;
typedef enum DCP_GRPH_DFQ_MIN_FREE_ENTRIES {
	DCP_GRPH_DFQ_MIN_FREE_ENTRIES_1                  = 0x0,
	DCP_GRPH_DFQ_MIN_FREE_ENTRIES_2                  = 0x1,
	DCP_GRPH_DFQ_MIN_FREE_ENTRIES_3                  = 0x2,
	DCP_GRPH_DFQ_MIN_FREE_ENTRIES_4                  = 0x3,
	DCP_GRPH_DFQ_MIN_FREE_ENTRIES_5                  = 0x4,
	DCP_GRPH_DFQ_MIN_FREE_ENTRIES_6                  = 0x5,
	DCP_GRPH_DFQ_MIN_FREE_ENTRIES_7                  = 0x6,
	DCP_GRPH_DFQ_MIN_FREE_ENTRIES_8                  = 0x7,
} DCP_GRPH_DFQ_MIN_FREE_ENTRIES;
typedef enum DCP_GRPH_DFQ_RESET_ACK {
	DCP_GRPH_DFQ_RESET_ACK_FALSE                     = 0x0,
	DCP_GRPH_DFQ_RESET_ACK_TRUE                      = 0x1,
} DCP_GRPH_DFQ_RESET_ACK;
typedef enum DCP_GRPH_PFLIP_INT_CLEAR {
	DCP_GRPH_PFLIP_INT_CLEAR_FALSE                   = 0x0,
	DCP_GRPH_PFLIP_INT_CLEAR_TRUE                    = 0x1,
} DCP_GRPH_PFLIP_INT_CLEAR;
typedef enum DCP_GRPH_PFLIP_INT_MASK {
	DCP_GRPH_PFLIP_INT_MASK_FALSE                    = 0x0,
	DCP_GRPH_PFLIP_INT_MASK_TRUE                     = 0x1,
} DCP_GRPH_PFLIP_INT_MASK;
typedef enum DCP_GRPH_PFLIP_INT_TYPE {
	DCP_GRPH_PFLIP_INT_TYPE_LEGACY_LEVEL             = 0x0,
	DCP_GRPH_PFLIP_INT_TYPE_PULSE                    = 0x1,
} DCP_GRPH_PFLIP_INT_TYPE;
typedef enum DCP_GRPH_PRESCALE_SELECT {
	DCP_GRPH_PRESCALE_SELECT_FIXED                   = 0x0,
	DCP_GRPH_PRESCALE_SELECT_FLOATING                = 0x1,
} DCP_GRPH_PRESCALE_SELECT;
typedef enum DCP_GRPH_PRESCALE_R_SIGN {
	DCP_GRPH_PRESCALE_R_SIGN_UNSIGNED                = 0x0,
	DCP_GRPH_PRESCALE_R_SIGN_SIGNED                  = 0x1,
} DCP_GRPH_PRESCALE_R_SIGN;
typedef enum DCP_GRPH_PRESCALE_G_SIGN {
	DCP_GRPH_PRESCALE_G_SIGN_UNSIGNED                = 0x0,
	DCP_GRPH_PRESCALE_G_SIGN_SIGNED                  = 0x1,
} DCP_GRPH_PRESCALE_G_SIGN;
typedef enum DCP_GRPH_PRESCALE_B_SIGN {
	DCP_GRPH_PRESCALE_B_SIGN_UNSIGNED                = 0x0,
	DCP_GRPH_PRESCALE_B_SIGN_SIGNED                  = 0x1,
} DCP_GRPH_PRESCALE_B_SIGN;
typedef enum DCP_GRPH_PRESCALE_BYPASS {
	DCP_GRPH_PRESCALE_BYPASS_FALSE                   = 0x0,
	DCP_GRPH_PRESCALE_BYPASS_TRUE                    = 0x1,
} DCP_GRPH_PRESCALE_BYPASS;
typedef enum DCP_INPUT_CSC_GRPH_MODE {
	DCP_INPUT_CSC_GRPH_MODE_BYPASS                   = 0x0,
	DCP_INPUT_CSC_GRPH_MODE_INPUT_CSC_COEF           = 0x1,
	DCP_INPUT_CSC_GRPH_MODE_SHARED_COEF              = 0x2,
	DCP_INPUT_CSC_GRPH_MODE_RESERVED                 = 0x3,
} DCP_INPUT_CSC_GRPH_MODE;
typedef enum DCP_OUTPUT_CSC_GRPH_MODE {
	DCP_OUTPUT_CSC_GRPH_MODE_BYPASS                  = 0x0,
	DCP_OUTPUT_CSC_GRPH_MODE_RGB                     = 0x1,
	DCP_OUTPUT_CSC_GRPH_MODE_YCBCR601                = 0x2,
	DCP_OUTPUT_CSC_GRPH_MODE_YCBCR709                = 0x3,
	DCP_OUTPUT_CSC_GRPH_MODE_OUTPUT_CSC_COEF         = 0x4,
	DCP_OUTPUT_CSC_GRPH_MODE_SHARED_COEF             = 0x5,
	DCP_OUTPUT_CSC_GRPH_MODE_RESERVED0               = 0x6,
	DCP_OUTPUT_CSC_GRPH_MODE_RESERVED1               = 0x7,
} DCP_OUTPUT_CSC_GRPH_MODE;
typedef enum DCP_DENORM_MODE {
	DCP_DENORM_MODE_UNITY                            = 0x0,
	DCP_DENORM_MODE_6BIT                             = 0x1,
	DCP_DENORM_MODE_8BIT                             = 0x2,
	DCP_DENORM_MODE_10BIT                            = 0x3,
	DCP_DENORM_MODE_11BIT                            = 0x4,
	DCP_DENORM_MODE_12BIT                            = 0x5,
	DCP_DENORM_MODE_RESERVED0                        = 0x6,
	DCP_DENORM_MODE_RESERVED1                        = 0x7,
} DCP_DENORM_MODE;
typedef enum DCP_DENORM_14BIT_OUT {
	DCP_DENORM_14BIT_OUT_FALSE                       = 0x0,
	DCP_DENORM_14BIT_OUT_TRUE                        = 0x1,
} DCP_DENORM_14BIT_OUT;
typedef enum DCP_OUT_ROUND_TRUNC_MODE {
	DCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_12             = 0x0,
	DCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_11             = 0x1,
	DCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_10             = 0x2,
	DCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_9              = 0x3,
	DCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_8              = 0x4,
	DCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_RESERVED       = 0x5,
	DCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_14             = 0x6,
	DCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_13             = 0x7,
	DCP_OUT_ROUND_TRUNC_MODE_ROUND_12                = 0x8,
	DCP_OUT_ROUND_TRUNC_MODE_ROUND_11                = 0x9,
	DCP_OUT_ROUND_TRUNC_MODE_ROUND_10                = 0xa,
	DCP_OUT_ROUND_TRUNC_MODE_ROUND_9                 = 0xb,
	DCP_OUT_ROUND_TRUNC_MODE_ROUND_8                 = 0xc,
	DCP_OUT_ROUND_TRUNC_MODE_ROUND_RESERVED          = 0xd,
	DCP_OUT_ROUND_TRUNC_MODE_ROUND_14                = 0xe,
	DCP_OUT_ROUND_TRUNC_MODE_ROUND_13                = 0xf,
} DCP_OUT_ROUND_TRUNC_MODE;
typedef enum DCP_KEY_MODE {
	DCP_KEY_MODE_ALPHA0                              = 0x0,
	DCP_KEY_MODE_ALPHA1                              = 0x1,
	DCP_KEY_MODE_IN_RANGE_ALPHA1                     = 0x2,
	DCP_KEY_MODE_IN_RANGE_ALPHA0                     = 0x3,
} DCP_KEY_MODE;
typedef enum DCP_GRPH_DEGAMMA_MODE {
	DCP_GRPH_DEGAMMA_MODE_BYPASS                     = 0x0,
	DCP_GRPH_DEGAMMA_MODE_ROMA                       = 0x1,
	DCP_GRPH_DEGAMMA_MODE_ROMB                       = 0x2,
	DCP_GRPH_DEGAMMA_MODE_RESERVED                   = 0x3,
} DCP_GRPH_DEGAMMA_MODE;
typedef enum DCP_CURSOR2_DEGAMMA_MODE {
	DCP_CURSOR2_DEGAMMA_MODE_BYPASS                  = 0x0,
	DCP_CURSOR2_DEGAMMA_MODE_ROMA                    = 0x1,
	DCP_CURSOR2_DEGAMMA_MODE_ROMB                    = 0x2,
	DCP_CURSOR2_DEGAMMA_MODE_RESERVED                = 0x3,
} DCP_CURSOR2_DEGAMMA_MODE;
typedef enum DCP_CURSOR_DEGAMMA_MODE {
	DCP_CURSOR_DEGAMMA_MODE_BYPASS                   = 0x0,
	DCP_CURSOR_DEGAMMA_MODE_ROMA                     = 0x1,
	DCP_CURSOR_DEGAMMA_MODE_ROMB                     = 0x2,
	DCP_CURSOR_DEGAMMA_MODE_RESERVED                 = 0x3,
} DCP_CURSOR_DEGAMMA_MODE;
typedef enum DCP_GRPH_GAMUT_REMAP_MODE {
	DCP_GRPH_GAMUT_REMAP_MODE_BYPASS                 = 0x0,
	DCP_GRPH_GAMUT_REMAP_MODE_ROMA                   = 0x1,
	DCP_GRPH_GAMUT_REMAP_MODE_ROMB                   = 0x2,
	DCP_GRPH_GAMUT_REMAP_MODE_RESERVED               = 0x3,
} DCP_GRPH_GAMUT_REMAP_MODE;
typedef enum DCP_SPATIAL_DITHER_EN {
	DCP_SPATIAL_DITHER_EN_FALSE                      = 0x0,
	DCP_SPATIAL_DITHER_EN_TRUE                       = 0x1,
} DCP_SPATIAL_DITHER_EN;
typedef enum DCP_SPATIAL_DITHER_MODE {
	DCP_SPATIAL_DITHER_MODE_BYPASS                   = 0x0,
	DCP_SPATIAL_DITHER_MODE_ROMA                     = 0x1,
	DCP_SPATIAL_DITHER_MODE_ROMB                     = 0x2,
	DCP_SPATIAL_DITHER_MODE_RESERVED                 = 0x3,
} DCP_SPATIAL_DITHER_MODE;
typedef enum DCP_SPATIAL_DITHER_DEPTH {
	DCP_SPATIAL_DITHER_DEPTH_30BPP                   = 0x0,
	DCP_SPATIAL_DITHER_DEPTH_24BPP                   = 0x1,
	DCP_SPATIAL_DITHER_DEPTH_36BPP                   = 0x2,
	DCP_SPATIAL_DITHER_DEPTH_UNDEFINED               = 0x3,
} DCP_SPATIAL_DITHER_DEPTH;
typedef enum DCP_FRAME_RANDOM_ENABLE {
	DCP_FRAME_RANDOM_ENABLE_FALSE                    = 0x0,
	DCP_FRAME_RANDOM_ENABLE_TRUE                     = 0x1,
} DCP_FRAME_RANDOM_ENABLE;
typedef enum DCP_RGB_RANDOM_ENABLE {
	DCP_RGB_RANDOM_ENABLE_FALSE                      = 0x0,
	DCP_RGB_RANDOM_ENABLE_TRUE                       = 0x1,
} DCP_RGB_RANDOM_ENABLE;
typedef enum DCP_HIGHPASS_RANDOM_ENABLE {
	DCP_HIGHPASS_RANDOM_ENABLE_FALSE                 = 0x0,
	DCP_HIGHPASS_RANDOM_ENABLE_TRUE                  = 0x1,
} DCP_HIGHPASS_RANDOM_ENABLE;
typedef enum DCP_CURSOR_EN {
	DCP_CURSOR_EN_FALSE                              = 0x0,
	DCP_CURSOR_EN_TRUE                               = 0x1,
} DCP_CURSOR_EN;
typedef enum DCP_CUR_INV_TRANS_CLAMP {
	DCP_CUR_INV_TRANS_CLAMP_FALSE                    = 0x0,
	DCP_CUR_INV_TRANS_CLAMP_TRUE                     = 0x1,
} DCP_CUR_INV_TRANS_CLAMP;
typedef enum DCP_CURSOR_MODE {
	DCP_CURSOR_MODE_MONO_2BPP                        = 0x0,
	DCP_CURSOR_MODE_24BPP_1BIT                       = 0x1,
	DCP_CURSOR_MODE_24BPP_8BIT_PREMULTI              = 0x2,
	DCP_CURSOR_MODE_24BPP_8BIT_UNPREMULTI            = 0x3,
} DCP_CURSOR_MODE;
typedef enum DCP_CURSOR_2X_MAGNIFY {
	DCP_CURSOR_2X_MAGNIFY_FALSE                      = 0x0,
	DCP_CURSOR_2X_MAGNIFY_TRUE                       = 0x1,
} DCP_CURSOR_2X_MAGNIFY;
typedef enum DCP_CURSOR_FORCE_MC_ON {
	DCP_CURSOR_FORCE_MC_ON_FALSE                     = 0x0,
	DCP_CURSOR_FORCE_MC_ON_TRUE                      = 0x1,
} DCP_CURSOR_FORCE_MC_ON;
typedef enum DCP_CURSOR_URGENT_CONTROL {
	DCP_CURSOR_URGENT_CONTROL_MODE_0                 = 0x0,
	DCP_CURSOR_URGENT_CONTROL_MODE_1                 = 0x1,
	DCP_CURSOR_URGENT_CONTROL_MODE_2                 = 0x2,
	DCP_CURSOR_URGENT_CONTROL_MODE_3                 = 0x3,
	DCP_CURSOR_URGENT_CONTROL_MODE_4                 = 0x4,
} DCP_CURSOR_URGENT_CONTROL;
typedef enum DCP_CURSOR_UPDATE_PENDING {
	DCP_CURSOR_UPDATE_PENDING_FALSE                  = 0x0,
	DCP_CURSOR_UPDATE_PENDING_TRUE                   = 0x1,
} DCP_CURSOR_UPDATE_PENDING;
typedef enum DCP_CURSOR_UPDATE_TAKEN {
	DCP_CURSOR_UPDATE_TAKEN_FALSE                    = 0x0,
	DCP_CURSOR_UPDATE_TAKEN_TRUE                     = 0x1,
} DCP_CURSOR_UPDATE_TAKEN;
typedef enum DCP_CURSOR_UPDATE_LOCK {
	DCP_CURSOR_UPDATE_LOCK_FALSE                     = 0x0,
	DCP_CURSOR_UPDATE_LOCK_TRUE                      = 0x1,
} DCP_CURSOR_UPDATE_LOCK;
typedef enum DCP_CURSOR_DISABLE_MULTIPLE_UPDATE {
	DCP_CURSOR_DISABLE_MULTIPLE_UPDATE_FALSE         = 0x0,
	DCP_CURSOR_DISABLE_MULTIPLE_UPDATE_TRUE          = 0x1,
} DCP_CURSOR_DISABLE_MULTIPLE_UPDATE;
typedef enum DCP_CURSOR_UPDATE_STEREO_MODE {
	DCP_CURSOR_UPDATE_STEREO_MODE_BOTH               = 0x0,
	DCP_CURSOR_UPDATE_STEREO_MODE_SECONDARY_ONLY     = 0x1,
	DCP_CURSOR_UPDATE_STEREO_MODE_UNDEFINED          = 0x2,
	DCP_CURSOR_UPDATE_STEREO_MODE_PRIMARY_ONLY       = 0x3,
} DCP_CURSOR_UPDATE_STEREO_MODE;
typedef enum DCP_CURSOR2_EN {
	DCP_CURSOR2_EN_FALSE                             = 0x0,
	DCP_CURSOR2_EN_TRUE                              = 0x1,
} DCP_CURSOR2_EN;
typedef enum DCP_CUR2_INV_TRANS_CLAMP {
	DCP_CUR2_INV_TRANS_CLAMP_FALSE                   = 0x0,
	DCP_CUR2_INV_TRANS_CLAMP_TRUE                    = 0x1,
} DCP_CUR2_INV_TRANS_CLAMP;
typedef enum DCP_CURSOR2_MODE {
	DCP_CURSOR2_MODE_MONO_2BPP                       = 0x0,
	DCP_CURSOR2_MODE_24BPP_1BIT                      = 0x1,
	DCP_CURSOR2_MODE_24BPP_8BIT_PREMULTI             = 0x2,
	DCP_CURSOR2_MODE_24BPP_8BIT_UNPREMULTI           = 0x3,
} DCP_CURSOR2_MODE;
typedef enum DCP_CURSOR2_2X_MAGNIFY {
	DCP_CURSOR2_2X_MAGNIFY_FALSE                     = 0x0,
	DCP_CURSOR2_2X_MAGNIFY_TRUE                      = 0x1,
} DCP_CURSOR2_2X_MAGNIFY;
typedef enum DCP_CURSOR2_FORCE_MC_ON {
	DCP_CURSOR2_FORCE_MC_ON_FALSE                    = 0x0,
	DCP_CURSOR2_FORCE_MC_ON_TRUE                     = 0x1,
} DCP_CURSOR2_FORCE_MC_ON;
typedef enum DCP_CURSOR2_URGENT_CONTROL {
	DCP_CURSOR2_URGENT_CONTROL_MODE_0                = 0x0,
	DCP_CURSOR2_URGENT_CONTROL_MODE_1                = 0x1,
	DCP_CURSOR2_URGENT_CONTROL_MODE_2                = 0x2,
	DCP_CURSOR2_URGENT_CONTROL_MODE_3                = 0x3,
	DCP_CURSOR2_URGENT_CONTROL_MODE_4                = 0x4,
} DCP_CURSOR2_URGENT_CONTROL;
typedef enum DCP_CURSOR2_UPDATE_PENDING {
	DCP_CURSOR2_UPDATE_PENDING_FALSE                 = 0x0,
	DCP_CURSOR2_UPDATE_PENDING_TRUE                  = 0x1,
} DCP_CURSOR2_UPDATE_PENDING;
typedef enum DCP_CURSOR2_UPDATE_TAKEN {
	DCP_CURSOR2_UPDATE_TAKEN_FALSE                   = 0x0,
	DCP_CURSOR2_UPDATE_TAKEN_TRUE                    = 0x1,
} DCP_CURSOR2_UPDATE_TAKEN;
typedef enum DCP_CURSOR2_UPDATE_LOCK {
	DCP_CURSOR2_UPDATE_LOCK_FALSE                    = 0x0,
	DCP_CURSOR2_UPDATE_LOCK_TRUE                     = 0x1,
} DCP_CURSOR2_UPDATE_LOCK;
typedef enum DCP_CURSOR2_DISABLE_MULTIPLE_UPDATE {
	DCP_CURSOR2_DISABLE_MULTIPLE_UPDATE_FALSE        = 0x0,
	DCP_CURSOR2_DISABLE_MULTIPLE_UPDATE_TRUE         = 0x1,
} DCP_CURSOR2_DISABLE_MULTIPLE_UPDATE;
typedef enum DCP_CURSOR2_UPDATE_STEREO_MODE {
	DCP_CURSOR2_UPDATE_STEREO_MODE_BOTH              = 0x0,
	DCP_CURSOR2_UPDATE_STEREO_MODE_SECONDARY_ONLY    = 0x1,
	DCP_CURSOR2_UPDATE_STEREO_MODE_UNDEFINED         = 0x2,
	DCP_CURSOR2_UPDATE_STEREO_MODE_PRIMARY_ONLY      = 0x3,
} DCP_CURSOR2_UPDATE_STEREO_MODE;
typedef enum DCP_CUR_REQUEST_FILTER_DIS {
	DCP_CUR_REQUEST_FILTER_DIS_FALSE                 = 0x0,
	DCP_CUR_REQUEST_FILTER_DIS_TRUE                  = 0x1,
} DCP_CUR_REQUEST_FILTER_DIS;
typedef enum DCP_CURSOR_STEREO_EN {
	DCP_CURSOR_STEREO_EN_FALSE                       = 0x0,
	DCP_CURSOR_STEREO_EN_TRUE                        = 0x1,
} DCP_CURSOR_STEREO_EN;
typedef enum DCP_CURSOR_STEREO_OFFSET_YNX {
	DCP_CURSOR_STEREO_OFFSET_YNX_X_POSITION          = 0x0,
	DCP_CURSOR_STEREO_OFFSET_YNX_Y_POSITION          = 0x1,
} DCP_CURSOR_STEREO_OFFSET_YNX;
typedef enum DCP_CURSOR2_STEREO_EN {
	DCP_CURSOR2_STEREO_EN_FALSE                      = 0x0,
	DCP_CURSOR2_STEREO_EN_TRUE                       = 0x1,
} DCP_CURSOR2_STEREO_EN;
typedef enum DCP_CURSOR2_STEREO_OFFSET_YNX {
	DCP_CURSOR2_STEREO_OFFSET_YNX_X_POSITION         = 0x0,
	DCP_CURSOR2_STEREO_OFFSET_YNX_Y_POSITION         = 0x1,
} DCP_CURSOR2_STEREO_OFFSET_YNX;
typedef enum DCP_DC_LUT_RW_MODE {
	DCP_DC_LUT_RW_MODE_256_ENTRY                     = 0x0,
	DCP_DC_LUT_RW_MODE_PWL                           = 0x1,
} DCP_DC_LUT_RW_MODE;
typedef enum DCP_DC_LUT_VGA_ACCESS_ENABLE {
	DCP_DC_LUT_VGA_ACCESS_ENABLE_FALSE               = 0x0,
	DCP_DC_LUT_VGA_ACCESS_ENABLE_TRUE                = 0x1,
} DCP_DC_LUT_VGA_ACCESS_ENABLE;
typedef enum DCP_DC_LUT_AUTOFILL {
	DCP_DC_LUT_AUTOFILL_FALSE                        = 0x0,
	DCP_DC_LUT_AUTOFILL_TRUE                         = 0x1,
} DCP_DC_LUT_AUTOFILL;
typedef enum DCP_DC_LUT_AUTOFILL_DONE {
	DCP_DC_LUT_AUTOFILL_DONE_FALSE                   = 0x0,
	DCP_DC_LUT_AUTOFILL_DONE_TRUE                    = 0x1,
} DCP_DC_LUT_AUTOFILL_DONE;
typedef enum DCP_DC_LUT_INC_B {
	DCP_DC_LUT_INC_B_NA                              = 0x0,
	DCP_DC_LUT_INC_B_2                               = 0x1,
	DCP_DC_LUT_INC_B_4                               = 0x2,
	DCP_DC_LUT_INC_B_8                               = 0x3,
	DCP_DC_LUT_INC_B_16                              = 0x4,
	DCP_DC_LUT_INC_B_32                              = 0x5,
	DCP_DC_LUT_INC_B_64                              = 0x6,
	DCP_DC_LUT_INC_B_128                             = 0x7,
	DCP_DC_LUT_INC_B_256                             = 0x8,
	DCP_DC_LUT_INC_B_512                             = 0x9,
} DCP_DC_LUT_INC_B;
typedef enum DCP_DC_LUT_DATA_B_SIGNED_EN {
	DCP_DC_LUT_DATA_B_SIGNED_EN_FALSE                = 0x0,
	DCP_DC_LUT_DATA_B_SIGNED_EN_TRUE                 = 0x1,
} DCP_DC_LUT_DATA_B_SIGNED_EN;
typedef enum DCP_DC_LUT_DATA_B_FLOAT_POINT_EN {
	DCP_DC_LUT_DATA_B_FLOAT_POINT_EN_FALSE           = 0x0,
	DCP_DC_LUT_DATA_B_FLOAT_POINT_EN_TRUE            = 0x1,
} DCP_DC_LUT_DATA_B_FLOAT_POINT_EN;
typedef enum DCP_DC_LUT_DATA_B_FORMAT {
	DCP_DC_LUT_DATA_B_FORMAT_U0P10                   = 0x0,
	DCP_DC_LUT_DATA_B_FORMAT_S1P10                   = 0x1,
	DCP_DC_LUT_DATA_B_FORMAT_U1P11                   = 0x2,
	DCP_DC_LUT_DATA_B_FORMAT_U0P12                   = 0x3,
} DCP_DC_LUT_DATA_B_FORMAT;
typedef enum DCP_DC_LUT_INC_G {
	DCP_DC_LUT_INC_G_NA                              = 0x0,
	DCP_DC_LUT_INC_G_2                               = 0x1,
	DCP_DC_LUT_INC_G_4                               = 0x2,
	DCP_DC_LUT_INC_G_8                               = 0x3,
	DCP_DC_LUT_INC_G_16                              = 0x4,
	DCP_DC_LUT_INC_G_32                              = 0x5,
	DCP_DC_LUT_INC_G_64                              = 0x6,
	DCP_DC_LUT_INC_G_128                             = 0x7,
	DCP_DC_LUT_INC_G_256                             = 0x8,
	DCP_DC_LUT_INC_G_512                             = 0x9,
} DCP_DC_LUT_INC_G;
typedef enum DCP_DC_LUT_DATA_G_SIGNED_EN {
	DCP_DC_LUT_DATA_G_SIGNED_EN_FALSE                = 0x0,
	DCP_DC_LUT_DATA_G_SIGNED_EN_TRUE                 = 0x1,
} DCP_DC_LUT_DATA_G_SIGNED_EN;
typedef enum DCP_DC_LUT_DATA_G_FLOAT_POINT_EN {
	DCP_DC_LUT_DATA_G_FLOAT_POINT_EN_FALSE           = 0x0,
	DCP_DC_LUT_DATA_G_FLOAT_POINT_EN_TRUE            = 0x1,
} DCP_DC_LUT_DATA_G_FLOAT_POINT_EN;
typedef enum DCP_DC_LUT_DATA_G_FORMAT {
	DCP_DC_LUT_DATA_G_FORMAT_U0P10                   = 0x0,
	DCP_DC_LUT_DATA_G_FORMAT_S1P10                   = 0x1,
	DCP_DC_LUT_DATA_G_FORMAT_U1P11                   = 0x2,
	DCP_DC_LUT_DATA_G_FORMAT_U0P12                   = 0x3,
} DCP_DC_LUT_DATA_G_FORMAT;
typedef enum DCP_DC_LUT_INC_R {
	DCP_DC_LUT_INC_R_NA                              = 0x0,
	DCP_DC_LUT_INC_R_2                               = 0x1,
	DCP_DC_LUT_INC_R_4                               = 0x2,
	DCP_DC_LUT_INC_R_8                               = 0x3,
	DCP_DC_LUT_INC_R_16                              = 0x4,
	DCP_DC_LUT_INC_R_32                              = 0x5,
	DCP_DC_LUT_INC_R_64                              = 0x6,
	DCP_DC_LUT_INC_R_128                             = 0x7,
	DCP_DC_LUT_INC_R_256                             = 0x8,
	DCP_DC_LUT_INC_R_512                             = 0x9,
} DCP_DC_LUT_INC_R;
typedef enum DCP_DC_LUT_DATA_R_SIGNED_EN {
	DCP_DC_LUT_DATA_R_SIGNED_EN_FALSE                = 0x0,
	DCP_DC_LUT_DATA_R_SIGNED_EN_TRUE                 = 0x1,
} DCP_DC_LUT_DATA_R_SIGNED_EN;
typedef enum DCP_DC_LUT_DATA_R_FLOAT_POINT_EN {
	DCP_DC_LUT_DATA_R_FLOAT_POINT_EN_FALSE           = 0x0,
	DCP_DC_LUT_DATA_R_FLOAT_POINT_EN_TRUE            = 0x1,
} DCP_DC_LUT_DATA_R_FLOAT_POINT_EN;
typedef enum DCP_DC_LUT_DATA_R_FORMAT {
	DCP_DC_LUT_DATA_R_FORMAT_U0P10                   = 0x0,
	DCP_DC_LUT_DATA_R_FORMAT_S1P10                   = 0x1,
	DCP_DC_LUT_DATA_R_FORMAT_U1P11                   = 0x2,
	DCP_DC_LUT_DATA_R_FORMAT_U0P12                   = 0x3,
} DCP_DC_LUT_DATA_R_FORMAT;
typedef enum DCP_CRC_ENABLE {
	DCP_CRC_ENABLE_FALSE                             = 0x0,
	DCP_CRC_ENABLE_TRUE                              = 0x1,
} DCP_CRC_ENABLE;
typedef enum DCP_CRC_SOURCE_SEL {
	DCP_CRC_SOURCE_SEL_OUTPUT_PIX                    = 0x0,
	DCP_CRC_SOURCE_SEL_INPUT_L32                     = 0x1,
	DCP_CRC_SOURCE_SEL_INPUT_H32                     = 0x2,
	DCP_CRC_SOURCE_SEL_OUTPUT_CNTL                   = 0x4,
} DCP_CRC_SOURCE_SEL;
typedef enum DCP_CRC_LINE_SEL {
	DCP_CRC_LINE_SEL_RESERVED                        = 0x0,
	DCP_CRC_LINE_SEL_EVEN                            = 0x1,
	DCP_CRC_LINE_SEL_ODD                             = 0x2,
	DCP_CRC_LINE_SEL_BOTH                            = 0x3,
} DCP_CRC_LINE_SEL;
typedef enum DCP_GRPH_FLIP_RATE {
	DCP_GRPH_FLIP_RATE_1FRAME                        = 0x0,
	DCP_GRPH_FLIP_RATE_2FRAME                        = 0x1,
	DCP_GRPH_FLIP_RATE_3FRAME                        = 0x2,
	DCP_GRPH_FLIP_RATE_4FRAME                        = 0x3,
	DCP_GRPH_FLIP_RATE_5FRAME                        = 0x4,
	DCP_GRPH_FLIP_RATE_6FRAME                        = 0x5,
	DCP_GRPH_FLIP_RATE_7FRAME                        = 0x6,
	DCP_GRPH_FLIP_RATE_8FRAME                        = 0x7,
} DCP_GRPH_FLIP_RATE;
typedef enum DCP_GRPH_FLIP_RATE_ENABLE {
	DCP_GRPH_FLIP_RATE_ENABLE_FALSE                  = 0x0,
	DCP_GRPH_FLIP_RATE_ENABLE_TRUE                   = 0x1,
} DCP_GRPH_FLIP_RATE_ENABLE;
typedef enum DCP_GSL0_EN {
	DCP_GSL0_EN_FALSE                                = 0x0,
	DCP_GSL0_EN_TRUE                                 = 0x1,
} DCP_GSL0_EN;
typedef enum DCP_GSL1_EN {
	DCP_GSL1_EN_FALSE                                = 0x0,
	DCP_GSL1_EN_TRUE                                 = 0x1,
} DCP_GSL1_EN;
typedef enum DCP_GSL2_EN {
	DCP_GSL2_EN_FALSE                                = 0x0,
	DCP_GSL2_EN_TRUE                                 = 0x1,
} DCP_GSL2_EN;
typedef enum DCP_GSL_MASTER_EN {
	DCP_GSL_MASTER_EN_FALSE                          = 0x0,
	DCP_GSL_MASTER_EN_TRUE                           = 0x1,
} DCP_GSL_MASTER_EN;
typedef enum DCP_GSL_XDMA_GROUP {
	DCP_GSL_XDMA_GROUP_VSYNC                         = 0x0,
	DCP_GSL_XDMA_GROUP_HSYNC0                        = 0x1,
	DCP_GSL_XDMA_GROUP_HSYNC1                        = 0x2,
	DCP_GSL_XDMA_GROUP_HSYNC2                        = 0x3,
} DCP_GSL_XDMA_GROUP;
typedef enum DCP_GSL_XDMA_GROUP_UNDERFLOW_EN {
	DCP_GSL_XDMA_GROUP_UNDERFLOW_EN_FALSE            = 0x0,
	DCP_GSL_XDMA_GROUP_UNDERFLOW_EN_TRUE             = 0x1,
} DCP_GSL_XDMA_GROUP_UNDERFLOW_EN;
typedef enum DCP_GSL_SYNC_SOURCE {
	DCP_GSL_SYNC_SOURCE_FLIP                         = 0x0,
	DCP_GSL_SYNC_SOURCE_PHASE0                       = 0x1,
	DCP_GSL_SYNC_SOURCE_RESET                        = 0x2,
	DCP_GSL_SYNC_SOURCE_PHASE1                       = 0x3,
} DCP_GSL_SYNC_SOURCE;
typedef enum DCP_GSL_DELAY_SURFACE_UPDATE_PENDING {
	DCP_GSL_DELAY_SURFACE_UPDATE_PENDING_FALSE       = 0x0,
	DCP_GSL_DELAY_SURFACE_UPDATE_PENDING_TRUE        = 0x1,
} DCP_GSL_DELAY_SURFACE_UPDATE_PENDING;
typedef enum DCP_TEST_DEBUG_WRITE_EN {
	DCP_TEST_DEBUG_WRITE_EN_FALSE                    = 0x0,
	DCP_TEST_DEBUG_WRITE_EN_TRUE                     = 0x1,
} DCP_TEST_DEBUG_WRITE_EN;
typedef enum DCP_GRPH_STEREOSYNC_FLIP_EN {
	DCP_GRPH_STEREOSYNC_FLIP_EN_FALSE                = 0x0,
	DCP_GRPH_STEREOSYNC_FLIP_EN_TRUE                 = 0x1,
} DCP_GRPH_STEREOSYNC_FLIP_EN;
typedef enum DCP_GRPH_STEREOSYNC_FLIP_MODE {
	DCP_GRPH_STEREOSYNC_FLIP_MODE_FLIP               = 0x0,
	DCP_GRPH_STEREOSYNC_FLIP_MODE_PHASE0             = 0x1,
	DCP_GRPH_STEREOSYNC_FLIP_MODE_RESET              = 0x2,
	DCP_GRPH_STEREOSYNC_FLIP_MODE_PHASE1             = 0x3,
} DCP_GRPH_STEREOSYNC_FLIP_MODE;
typedef enum DCP_GRPH_STEREOSYNC_SELECT_DISABLE {
	DCP_GRPH_STEREOSYNC_SELECT_DISABLE_FALSE         = 0x0,
	DCP_GRPH_STEREOSYNC_SELECT_DISABLE_TRUE          = 0x1,
} DCP_GRPH_STEREOSYNC_SELECT_DISABLE;
typedef enum DCP_GRPH_ROTATION_ANGLE {
	DCP_GRPH_ROTATION_ANGLE_0                        = 0x0,
	DCP_GRPH_ROTATION_ANGLE_90                       = 0x1,
	DCP_GRPH_ROTATION_ANGLE_180                      = 0x2,
	DCP_GRPH_ROTATION_ANGLE_270                      = 0x3,
} DCP_GRPH_ROTATION_ANGLE;
typedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN {
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN_FALSE       = 0x0,
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN_TRUE        = 0x1,
} DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN;
typedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE {
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE_RELY_NUM  = 0x0,
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE_RELY_ENABLE= 0x1,
} DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE;
typedef enum DCP_GRPH_REGAMMA_MODE {
	DCP_GRPH_REGAMMA_MODE_BYPASS                     = 0x0,
	DCP_GRPH_REGAMMA_MODE_SRGB                       = 0x1,
	DCP_GRPH_REGAMMA_MODE_XVYCC                      = 0x2,
	DCP_GRPH_REGAMMA_MODE_PROGA                      = 0x3,
	DCP_GRPH_REGAMMA_MODE_PROGB                      = 0x4,
} DCP_GRPH_REGAMMA_MODE;
typedef enum DCP_ALPHA_ROUND_TRUNC_MODE {
	DCP_ALPHA_ROUND_TRUNC_MODE_ROUND                 = 0x0,
	DCP_ALPHA_ROUND_TRUNC_MODE_TRUNC                 = 0x1,
} DCP_ALPHA_ROUND_TRUNC_MODE;
typedef enum DCP_CURSOR_ALPHA_BLND_ENA {
	DCP_CURSOR_ALPHA_BLND_ENA_FALSE                  = 0x0,
	DCP_CURSOR_ALPHA_BLND_ENA_TRUE                   = 0x1,
} DCP_CURSOR_ALPHA_BLND_ENA;
typedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK {
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK_FALSE   = 0x0,
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK_TRUE    = 0x1,
} DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK;
typedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK {
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK_FALSE    = 0x0,
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK_TRUE     = 0x1,
} DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK;
typedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK {
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK_FALSE     = 0x0,
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK_TRUE      = 0x1,
} DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK;
typedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK {
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK_FALSE      = 0x0,
	DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK_TRUE       = 0x1,
} DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK;
typedef enum DCP_GRPH_SURFACE_COUNTER_EN {
	DCP_GRPH_SURFACE_COUNTER_EN_DISABLE              = 0x0,
	DCP_GRPH_SURFACE_COUNTER_EN_ENABLE               = 0x1,
} DCP_GRPH_SURFACE_COUNTER_EN;
typedef enum DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT {
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_0          = 0x0,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_1          = 0x1,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_2          = 0x2,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_3          = 0x3,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_4          = 0x4,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_5          = 0x5,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_6          = 0x6,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_7          = 0x7,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_8          = 0x8,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_9          = 0x9,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_10         = 0xa,
	DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_11         = 0xb,
} DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT;
typedef enum DCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED {
	DCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED_NO     = 0x0,
	DCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED_YES    = 0x1,
} DCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED;
typedef enum HDMI_KEEPOUT_MODE {
	HDMI_KEEPOUT_0_650PIX_AFTER_VSYNC                = 0x0,
	HDMI_KEEPOUT_509_650PIX_AFTER_VSYNC              = 0x1,
} HDMI_KEEPOUT_MODE;
typedef enum HDMI_CLOCK_CHANNEL_RATE {
	HDMI_CLOCK_CHANNEL_FREQ_EQUAL_TO_CHAR_RATE       = 0x0,
	HDMI_CLOCK_CHANNEL_FREQ_QUARTER_TO_CHAR_RATE     = 0x1,
} HDMI_CLOCK_CHANNEL_RATE;
typedef enum HDMI_NO_EXTRA_NULL_PACKET_FILLED {
	HDMI_EXTRA_NULL_PACKET_FILLED_ENABLE             = 0x0,
	HDMI_EXTRA_NULL_PACKET_FILLED_DISABLE            = 0x1,
} HDMI_NO_EXTRA_NULL_PACKET_FILLED;
typedef enum HDMI_PACKET_GEN_VERSION {
	HDMI_PACKET_GEN_VERSION_OLD                      = 0x0,
	HDMI_PACKET_GEN_VERSION_NEW                      = 0x1,
} HDMI_PACKET_GEN_VERSION;
typedef enum HDMI_ERROR_ACK {
	HDMI_ERROR_ACK_INT                               = 0x0,
	HDMI_ERROR_NOT_ACK                               = 0x1,
} HDMI_ERROR_ACK;
typedef enum HDMI_ERROR_MASK {
	HDMI_ERROR_MASK_INT                              = 0x0,
	HDMI_ERROR_NOT_MASK                              = 0x1,
} HDMI_ERROR_MASK;
typedef enum HDMI_DEEP_COLOR_DEPTH {
	HDMI_DEEP_COLOR_DEPTH_24BPP                      = 0x0,
	HDMI_DEEP_COLOR_DEPTH_30BPP                      = 0x1,
	HDMI_DEEP_COLOR_DEPTH_36BPP                      = 0x2,
	HDMI_DEEP_COLOR_DEPTH_RESERVED                   = 0x3,
} HDMI_DEEP_COLOR_DEPTH;
typedef enum HDMI_AUDIO_DELAY_EN {
	HDMI_AUDIO_DELAY_DISABLE                         = 0x0,
	HDMI_AUDIO_DELAY_58CLK                           = 0x1,
	HDMI_AUDIO_DELAY_56CLK                           = 0x2,
	HDMI_AUDIO_DELAY_RESERVED                        = 0x3,
} HDMI_AUDIO_DELAY_EN;
typedef enum HDMI_AUDIO_SEND_MAX_PACKETS {
	HDMI_NOT_SEND_MAX_AUDIO_PACKETS                  = 0x0,
	HDMI_SEND_MAX_AUDIO_PACKETS                      = 0x1,
} HDMI_AUDIO_SEND_MAX_PACKETS;
typedef enum HDMI_ACR_SEND {
	HDMI_ACR_NOT_SEND                                = 0x0,
	HDMI_ACR_PKT_SEND                                = 0x1,
} HDMI_ACR_SEND;
typedef enum HDMI_ACR_CONT {
	HDMI_ACR_CONT_DISABLE                            = 0x0,
	HDMI_ACR_CONT_ENABLE                             = 0x1,
} HDMI_ACR_CONT;
typedef enum HDMI_ACR_SELECT {
	HDMI_ACR_SELECT_HW                               = 0x0,
	HDMI_ACR_SELECT_32K                              = 0x1,
	HDMI_ACR_SELECT_44K                              = 0x2,
	HDMI_ACR_SELECT_48K                              = 0x3,
} HDMI_ACR_SELECT;
typedef enum HDMI_ACR_SOURCE {
	HDMI_ACR_SOURCE_HW                               = 0x0,
	HDMI_ACR_SOURCE_SW                               = 0x1,
} HDMI_ACR_SOURCE;
typedef enum HDMI_ACR_N_MULTIPLE {
	HDMI_ACR_0_MULTIPLE_RESERVED                     = 0x0,
	HDMI_ACR_1_MULTIPLE                              = 0x1,
	HDMI_ACR_2_MULTIPLE                              = 0x2,
	HDMI_ACR_3_MULTIPLE_RESERVED                     = 0x3,
	HDMI_ACR_4_MULTIPLE                              = 0x4,
	HDMI_ACR_5_MULTIPLE_RESERVED                     = 0x5,
	HDMI_ACR_6_MULTIPLE_RESERVED                     = 0x6,
	HDMI_ACR_7_MULTIPLE_RESERVED                     = 0x7,
} HDMI_ACR_N_MULTIPLE;
typedef enum HDMI_ACR_AUDIO_PRIORITY {
	HDMI_ACR_PKT_HIGH_PRIORITY_THAN_AUDIO_SAMPLE     = 0x0,
	HDMI_AUDIO_SAMPLE_HIGH_PRIORITY_THAN_ACR_PKT     = 0x1,
} HDMI_ACR_AUDIO_PRIORITY;
typedef enum HDMI_NULL_SEND {
	HDMI_NULL_NOT_SEND                               = 0x0,
	HDMI_NULL_PKT_SEND                               = 0x1,
} HDMI_NULL_SEND;
typedef enum HDMI_GC_SEND {
	HDMI_GC_NOT_SEND                                 = 0x0,
	HDMI_GC_PKT_SEND                                 = 0x1,
} HDMI_GC_SEND;
typedef enum HDMI_GC_CONT {
	HDMI_GC_CONT_DISABLE                             = 0x0,
	HDMI_GC_CONT_ENABLE                              = 0x1,
} HDMI_GC_CONT;
typedef enum HDMI_ISRC_SEND {
	HDMI_ISRC_NOT_SEND                               = 0x0,
	HDMI_ISRC_PKT_SEND                               = 0x1,
} HDMI_ISRC_SEND;
typedef enum HDMI_ISRC_CONT {
	HDMI_ISRC_CONT_DISABLE                           = 0x0,
	HDMI_ISRC_CONT_ENABLE                            = 0x1,
} HDMI_ISRC_CONT;
typedef enum HDMI_AVI_INFO_SEND {
	HDMI_AVI_INFO_NOT_SEND                           = 0x0,
	HDMI_AVI_INFO_PKT_SEND                           = 0x1,
} HDMI_AVI_INFO_SEND;
typedef enum HDMI_AVI_INFO_CONT {
	HDMI_AVI_INFO_CONT_DISABLE                       = 0x0,
	HDMI_AVI_INFO_CONT_ENABLE                        = 0x1,
} HDMI_AVI_INFO_CONT;
typedef enum HDMI_AUDIO_INFO_SEND {
	HDMI_AUDIO_INFO_NOT_SEND                         = 0x0,
	HDMI_AUDIO_INFO_PKT_SEND                         = 0x1,
} HDMI_AUDIO_INFO_SEND;
typedef enum HDMI_AUDIO_INFO_CONT {
	HDMI_AUDIO_INFO_CONT_DISABLE                     = 0x0,
	HDMI_AUDIO_INFO_CONT_ENABLE                      = 0x1,
} HDMI_AUDIO_INFO_CONT;
typedef enum HDMI_MPEG_INFO_SEND {
	HDMI_MPEG_INFO_NOT_SEND                          = 0x0,
	HDMI_MPEG_INFO_PKT_SEND                          = 0x1,
} HDMI_MPEG_INFO_SEND;
typedef enum HDMI_MPEG_INFO_CONT {
	HDMI_MPEG_INFO_CONT_DISABLE                      = 0x0,
	HDMI_MPEG_INFO_CONT_ENABLE                       = 0x1,
} HDMI_MPEG_INFO_CONT;
typedef enum HDMI_GENERIC0_SEND {
	HDMI_GENERIC0_NOT_SEND                           = 0x0,
	HDMI_GENERIC0_PKT_SEND                           = 0x1,
} HDMI_GENERIC0_SEND;
typedef enum HDMI_GENERIC0_CONT {
	HDMI_GENERIC0_CONT_DISABLE                       = 0x0,
	HDMI_GENERIC0_CONT_ENABLE                        = 0x1,
} HDMI_GENERIC0_CONT;
typedef enum HDMI_GENERIC1_SEND {
	HDMI_GENERIC1_NOT_SEND                           = 0x0,
	HDMI_GENERIC1_PKT_SEND                           = 0x1,
} HDMI_GENERIC1_SEND;
typedef enum HDMI_GENERIC1_CONT {
	HDMI_GENERIC1_CONT_DISABLE                       = 0x0,
	HDMI_GENERIC1_CONT_ENABLE                        = 0x1,
} HDMI_GENERIC1_CONT;
typedef enum HDMI_GC_AVMUTE_CONT {
	HDMI_GC_AVMUTE_CONT_DISABLE                      = 0x0,
	HDMI_GC_AVMUTE_CONT_ENABLE                       = 0x1,
} HDMI_GC_AVMUTE_CONT              = 0x6,
	DC8_OUTPUT_CSC_GRPH_MODE_RE8num HDMI_GENERIC1_SEENERIC1_CONT
	DCP_GSL_XDMA_GROUP_HSYNCMUSONT_	HDMI_      O_CONT_DISABLE     mYGSL_XDMA_GROUP_HSYNCMUSnum HDMI_GC_AVMUTE_CONT TE_CONT TE_CONT TE_CONT TE_CONT T                = 0x1,
	DCP_DENOR8E_CONT TE_CONT TE_CONT T                = 0x1,GENT_CONTROL_MODE_2                = 0x2,
	DCP_CURSOR2_URGENT_CONT	Y_2                URGENT_CONT	Y_2                URGENT_CONT   = 0x2,
	DCP_CURSOR2_URGENT DCP_CURSOR2_URGENT_CONTROL;
typed	KENT_COx4,
	HDMI_ACR_5_MULTIPLE_RESERVED                     = 0x5,
	HDMI_ACR_6_M	82,
	DCP_GRPH_REGAMMA_MODT TE_CONT TE_CONT T                = 0x1,GENT_CONTROL_MO3E_2                = 0x2,
	DCP_CURSOR2_URGENT_CONT	Y_2   3            URGENT_CONT	Y_2     3          URGENT_CONT3  = 0x2,
	DCP_CURSOR2_URGENT DCP_CURSOR2_URGENT_CONTROL;3typed	KENT_COx4,
	HDMI_ACR_5_MULTIPLE_RESERVED           3         = 0x5,
	HDMTMDS,
	D    NCO_UPDATE_TMDS,
	D    NCO_UPD_444_O   2CP_DC_LUT_DATA_R_FORMAT_S1P1TMDS,
	D    NCO_UPD_420x1,
	DCP_GRPH_DFQ_SIZE_DEEP3     }MTMDS,
	D    NCO_UPD    = 0x5,
	HDMTMDS,I_AUDIORMAT_U0P1TMDS,I_AUDIORMAT__    = 0_TWIN0x1,
_MSB__DUAL481,
MAT_S1P1TMDS,I_AUDIORMAT__TWIN0x1,
_LS
} DCP_GRPH_REGAMMA        TMDS,I_AUDIORMAT__DUAL0x1,
	HDMI_DEEP_COLOR_DEPTH_36B2   TMDS,I_AUDIORMAT__   = 0x3,
} HDMI_AUDIO_DELAY_ENedef enumTMDS,I_AUDIORMAT_    = 0x5,
	HDMTMDS,pedef enum CTL       DATE_TMDS,pedef enum CTL  = 0x0,
	DCP_KEY_MODE_ALPHA1 MAT_S1P1TMDS,pedef enum CTL  = 0x1,
	DCP_KEY_MODE_IN_RANG        TMDS,pedef enum CTL = 0x9,
} DCP_DC_LUT_INC_R;
typede2   TMDS,pedef enum CTLP_GRPH_DFQ_MIN_FREEIO_DELAY_ENedef enumTMDS,pedef enum CTL       D    = 0x5,
	HDMTMDS,ITL DCP_CRVED    TMDS,ITL DCP_CRVED0 = 0x0,
	HDMI_ACR_1_MULTIPLE          TMDS,ITL DCP_CRVED1x2,
PIO_SENCP_GRPH_SURFACE_COUNTER_EN TMDS,ITL DCP_CRVED2  = 0x0,
	DCP_GSL_XDMA_GROUP_H_36B2   TMDS,ITL DCP_CRVED3 = 0x3,
	HDMI_ACR_4_MULTIPLE          TMDS,ITL DCP_CRVED4  = 0x0,
	DCP_GSL_XDMA_GROUP_H_36B4   TMDS,ITL DCP_CRVED5RVED73,
} DCP_CURSOR2_DEGAMMA_MODE5   TMDS,ITL DCP_CRVED8DCP_CURSCP_CP_GSL_XDMA_GROUP_H_36B6   TMDS,ITL DCP_CRVED9RVED15DCP_CURSCP_CP_GSL_XDMA_G
typedef TMDS,ITL DCP_CRVED    = 0x5,
	HDMTMDS,ITL DCP_CRIN TET    TMDS,ITL DCP_CRDCP_A 0x1,
} DCP_DC_LUT_RW_MODE;
         TMDS,ITL DCP_CRIN TET_ = 0x1,
	DCP_CRC_LINE_SEL_OP3     }MTMDS,ITL DCP_CRIN TET    = 0x5,
	HDMTMDS,ITL DCP_CRMODUL_GRPH    TMDS,ITL DCP_CRMODUL_GRPHx2,
	DCP_CURSOR2_URGENT         TMDS,ITL DCP_CRMODUL_GRPHxBITCP_DC_LUT_DATA_R_FORMAT_U1P1TMDS,ITL DCP_CRMODUL_GRPHxBITCP_DC_LUT_DATA_R_FORMAT_U0P1TMDS,ITL DCP_CRMODUL_GRPHxBITDCP_DC_LUT_DATA_R_FORMAT;
typTMDS,ITL DCP_CRMODUL_GRPH    = 0x5,
	HDMTMDS,ITL DPATedeNf enuEH    TMDS,ITL DPATedeNf enu2,
	DCP_CURSOR2_URGENT DCP_        TMDS,ITL DPATedeNf enuEH0,
	HDMI_AUDIO_INFO_CONT_ENAB   }MTMDS,ITL DPATedeNf enuEH    = 0x5,
	HDMTMDS,ITL1DCP_CRVED    TMDS,ITL1DCP_CRVED0 = 0x0,
	HDMI_ACR_1_MULTIPLE          TMDS,ITL1DCP_CRVED1x2,
PIO_SENCP_GRPH_SURFACE_COUNTER_EN TMDS,ITL1DCP_CRVED2  = 0x0,
	DCP_GSL_XDMA_GROUP_H_36B2   TMDS,ITL1DCP_CRVED3 = 0x3,
	HDMI_ACR_4_MULTIPLE          TMDS,ITL1DCP_CRVED4  = 0x0,
	DCP_GSL_XDMA_GROUP_H_36B4   TMDS,ITL1DCP_CRVED5RVED73,
} DCP_CURSOR2_DEGAMMA_MODE5   TMDS,ITL1DCP_CRVED8DBLANK_TIx7,
} DCP_GRPH_FLIP_R_36B6   TMDS,ITL1DCP_CRVED9RVED15DC} DCP_GRPH_GAMUT_REMAP_MODedef TMDS,ITL1DCP_CRVED    = 0x5,
	HDMTMDS,ITL1DCP_CRIN TET    TMDS,ITL1DCP_CRDCP_A 0x1,
} DCP_DC_LUT_RW_MODE;
         TMDS,ITL1DCP_CRIN TET_ = 0x1,
	DCP_CRC_LINE_SEL_OP3     }MTMDS,ITL1DCP_CRIN TET    = 0x5,
	HDMTMDS,ITL1DCP_CRMODUL_GRPH    TMDS,ITL1DCP_CRMODUL_GRPHx2,
	DCP_CURSOR2_URGENT         TMDS,ITL1DCP_CRMODUL_GRPHxBITCP_DC_LUT_DATA_R_FORMAT_U1P1TMDS,ITL1DCP_CRMODUL_GRPHxBITCP_DC_LUT_DATA_R_FORMAT_U0P1TMDS,ITL1DCP_CRMODUL_GRPHxBITDCP_DC_LUT_DATA_R_FORMAT;
typTMDS,ITL1DCP_CRMODUL_GRPH    = 0x5,
	HDMTMDS,ITL1DPATedeNf enuEH    TMDS,ITL1DPATedeNf enu2,
	DCP_CURSOR2_URGENT DCP_        TMDS,ITL1DPATedeNf enuEH0,
	HDMI_AUDIO_INFO_CONT_ENAB   }MTMDS,ITL1DPATedeNf enuEH    = 0x5,
	HDMTMDS,ITL2DCP_CRVED    TMDS,ITL2DCP_CRVED0 = 0x0,
	HDMI_ACR_1_MULTIPLE          TMDS,ITL2DCP_CRVED1x2,
PIO_SENCP_GRPH_SURFACE_COUNTER_EN TMDS,ITL2DCP_CRVED2  = 0x0,
	DCP_GSL_XDMA_GROUP_H_36B2   TMDS,ITL2DCP_CRVED3 = 0x3,
	HDMI_ACR_4_MULTIPLE          TMDS,ITL2DCP_CRVED4  = 0x0,
	DCP_GSL_XDMA_GROUP_H_36B4   TMDS,ITL2DCP_CRVED5RVED73,
} DCP_CURSOR2_DEGAMMA_MODE5   TMDS,ITL2DCP_CRVED8DBLANK_TIx7,
} DCP_GRPH_FLIP_R_36B6   TMDS,ITL2DCP_CRVED9RVED15DC} DCP_GRPH_GAMUT_REMAP_MODedef TMDS,ITL2DCP_CRVED    = 0x5,
	HDMTMDS,ITL2DCP_CRIN TET    TMDS,ITL2DCP_CRDCP_A 0x1,
} DCP_DC_LUT_RW_MODE;
         TMDS,ITL2DCP_CRIN TET_ = 0x1,
	DCP_CRC_LINE_SEL_OP3     }MTMDS,ITL2DCP_CRIN TET    = 0x5,
	HDMTMDS,ITL2DCP_CRMODUL_GRPH    TMDS,ITL2DCP_CRMODUL_GRPHx2,
	DCP_CURSOR2_URGENT         TMDS,ITL2DCP_CRMODUL_GRPHxBITCP_DC_LUT_DATA_R_FORMAT_U1P1TMDS,ITL2DCP_CRMODUL_GRPHxBITCP_DC_LUT_DATA_R_FORMAT_U0P1TMDS,ITL2DCP_CRMODUL_GRPHxBITDCP_DC_LUT_DATA_R_FORMAT;
typTMDS,ITL2DCP_CRMODUL_GRPH    = 0x5,
	HDMTMDS,ITL2DPATedeNf enuEH    TMDS,ITL2DPATedeNf enu2,
	DCP_CURSOR2_URGENT DCP_        TMDS,ITL2DPATedeNf enuEH0,
	HDMI_AUDIO_INFO_CONT_ENAB   }MTMDS,ITL2DPATedeNf enuEH    = 0x5,
	HDMTMDS,ITL3DCP_CRIN TET    TMDS,ITL3DCP_CRDCP_A 0x1,
} DCP_DC_LUT_RW_MODE;
         TMDS,ITL3DCP_CRIN TET_ = 0x1,
	DCP_CRC_LINE_SEL_OP3     }MTMDS,ITL3DCP_CRIN TET    = 0x5,
	HDMTMDS,ITL3DCP_CRMODUL_GRPH    TMDS,ITL3DCP_CRMODUL_GRPHx2,
	DCP_CURSOR2_URGENT         TMDS,ITL3DCP_CRMODUL_GRPHxBITCP_DC_LUT_DATA_R_FORMAT_U1P1TMDS,ITL3DCP_CRMODUL_GRPHxBITCP_DC_LUT_DATA_R_FORMAT_U0P1TMDS,ITL3DCP_CRMODUL_GRPHxBITDCP_DC_LUT_DATA_R_FORMAT;
typTMDS,ITL3DCP_CRMODUL_GRPH    = 0x5,
	HDMTMDS,ITL3DPATedeNf enuEH    TMDS,ITL3DPATedeNf enu2,
	DCP_CURSOR2_URGENT DCP_        TMDS,ITL3DPATedeNf enuEH0,
	HDMI_AUDIO_INFO_CONT_ENAB   }MTMDS,ITL3DPATedeNf enuEH    = 0x5,
	HDMTMDS,ITL3DCP_CRVED    TMDS,ITL3DCP_CRVED0 = 0x0,
	HDMI_ACR_1_MULTIPLE          TMDS,ITL3DCP_CRVED1x2,
PIO_SENCP_GRPH_SURFACE_COUNTER_EN TMDS,ITL3DCP_CRVED2  = 0x0,
	DCP_GSL_XDMA_GROUP_H_36B2   TMDS,ITL3DCP_CRVED3 = 0x3,
	HDMI_ACR_4_MULTIPLE          TMDS,ITL3DCP_CRVED4  = 0x0,
	DCP_GSL_XDMA_GROUP_H_36B4   TMDS,ITL3DCP_CRVED5RVED73,
} DCP_CURSOR2_DEGAMMA_MODE5   TMDS,ITL3DCP_CRVED8DBLANK_TIx7,
} DCP_GRPH_FLIP_R_36B6   TMDS,ITL3DCP_CRVED9RVED15DC} DCP_GRPH_GAMUT_REMAP_MODedef TMDS,ITL3DCP_CRVED    = 0x5,
	HDMDIG_FE,
} D_CRC_LINE_SER_EVENTIG_FE,       =ROM_FMTCP_DC_LUT_DATA_R_FORT_REMAP_MODERR_WIG_FE,       =ROM_FMT  = 0x1,
	DCP_KEY_MODE_IN_RNTER_EN WIG_FE,       =ROM_FMT0x1,
	DCP_GRPH_DFQ_SIZE_DEEP3  2EN WIG_FE,       =ROM_FMTP_GRPH_DFQ_MIN_FREEIO_DELAY        WIG_FE,       =ROM_FMT  = 0x6,
	DCP_DC_LUT_INC_R__36B4   WIG_FE,       =ROM_FMT5 = 0x6,
	DCP_DC_LUT_INC_R__36B5ERR_WIG_FE,
} D_CRC_LINE_SER_    = 0x5,
	HDMDIG_FE,
} D_Cedef enum DCP_GREVENTIG_FE, enum DCP_GRROM_FMTCP_DC_LUT_DATA_R_FORT_R_MODERR_WIG_FE, enum DCP_GRROM_FMT  = 0x1,
	DCP_KEY_MODE_NTER_EN WIG_FE, enum DCP_GRROM_FMT0x1,
	DCP_GRPH_DFQ_SIZEP3  2EN WIG_FE, enum DCP_GRROM_FMTP_GRPH_DFQ_MIN_FREEIO_D        WIG_FE, enum DCP_GRROM_FMT  = 0x6,
	DCP_DC_LUT_IN_36B4   WIG_FE, enum DCP_GRROM_FMT5 = 0x6,
	DCP_DC_LUT_IN_36B5ERR_WIG_FE,
} D_Cedef enum DCP_GR    = 0x5,
	HDMDIG_FIFODC}ADenum HDSRCEVENTIG_FIFODC}ADenum HDSRCGRROM_DCCGUT_DATA_R_FORT_R_MODERR_WIG_FIFODC}ADenum HDSRCGRROM_D,
PIO_SPIPMA_CACHE_UNDERFLOW_IG_FIFODC}ADenum HDSRC    = 0x5,
	HDMDIG_ = 0x4,
I_IN} D_LINK_VED     IG_ = 0x4,
I_IPHxLINKCP_DC_LUT_DATA_R_FORT_REMAP_MODERR_WIG_ = 0x4,
I_IPHxLINK  = 0x1,
	DCP_KEY_MODE_IN_RNTER_EN}MDIG_ = 0x4,
I_IN} D_LINK_VED    = 0x5,
	HDMDIG_ = 0x4,
I_ICP_CRVED    DIG_ = 0x4,
I_IFUDIOULL= 0x7,
} DCP_GRPH_FLIP_RAT_MODERR_WIG_ = 0x4,
I_IFOR_MATIVER_UPDATE_STKEY_MODE_IN_RNTER_EN_WIG_ = 0x4,
I_IFOR_VBIDATE_STKEY_MODE_IN_RDE_IN_RNTER2RR_WIG_ = 0x4,
I_IFOR_MHDMITE_STKEY_MODE_IN_RDE_IN_RNTER3EN}MDIG_ = 0x4,
I_ICP_CRVED    = 0x5,
	HDMDIG_enum PATedeNfenum PATedeNf enuEH    DIG_INRDCP_A _OPERARSOR_STEREO_OFCP_GRPH_FLIP_RAT_MODERR_WIG_INRDCP_GR_AFTEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEENTER_EN}MDIG_enum PATedeNfenum PATedeNf enuEH    = 0x5,
	HDMDIG_enum PATedeNfHALFenum HDPATedeNfVED    DIG_103,
}enum PATedeNEEEEEEEEEEEEEEEEEEEEEEEEEEENTERERR_WIG_ARSORNARSNG}enum PATedeNEEEEEEEEEEEEEEEEEEEEENTER_EN}MDIG_enum PATedeNfHALFenum HDPATedeNfVED    = 0x5,
	HDMDIG_enum PATedeNfCP_CURSPATedeNf enuEH    DIG_enum PATedeNfDCP_A 0x1,
} DCP_DC_LUT_RW_MODE;NTERERR_WIG_enum PATedeNfCP_CUREEEEEEEEEEEEEEEEEEEEEEEEEENTER_EN}MDIG_enum PATedeNfCP_CURSPATedeNf enuEH    = 0x5,
	HDMDIG_enum PATedeNfCP_CURSPATedeNfP_GRPH   DIG_CP_CURSPATedeNfENCP_G3,
} HDMI_AUDIO_DELAY_ENedefERR_WIG_CP_CURSPATedeNfP_GRPG3,
} HDMI_AUDIO_DELAY_ENedef_EN}MDIG_enum PATedeNfCP_CURSPATedeNfP_GRP    = 0x5,
	HDMDIG_enum PATedeNfEXSORNA     =nuEH    DIG_enum PATedeNfEXSORNA     =nuEHCP_GRPH_SURFACENTERERR_WIG_enum PATedeNfEXSORNA     =nuBYfEXSDC_LELAY_ENedef_EN}MDIG_enum PATedeNfEXSORNA     =nuEH    = 0x5,
	HDMDIG_CP_CURSPATedeNfSEED_CP_SPATH   DIG_CP_CURSPATedeNfSEED_CP_SPAT_ARL,
	D  SSURFACENTERERR_WIG_CP_CURSPATedeNfSEED_CP_SPAT_D    = O_DELAY_ENedef_EN}MDIG_CP_CURSPATedeNfSEED_CP_SPAT    = 0x5,
	HDMDIG_FIFODSTATUS_UCONT TEPH_STELEVED    DIG_FIFODUCONT TEPH_STELEVED  HDMI_AUDIO_DELAY_ENedefERR_WIG_FIFODUCONCA  A TEAGTELEVED  HDMI_AUDIO_DELAY_UNDERFLOW_IG_FIFODSTATUS_UCONT TEPH_STELEVED    = 0x5,
	HDMDIG_FIFODNT           DIG_FIFODNT            = 0x0,
	HDMI_ERROR_NOT_MASedefERR_WIG_FIFOD               = 0x1,
} HDMI_ERROR_ACK;
UNDERFLOW_IG_FIFODERROR_MASK {
	HDMI_ERROR_IG_FIFODSTATUS__CURSORECA  A TEAGT    DIG_FIFOD    _CURSORECA  A TEAGT MI_ERROR_NOT_MASedefERR_WIG_FIFOD_CURSORECA  A TEAGTELEVED  HDMI_AUDIO_DEUNDERFLOW_IG_FIFODSTATUS__CURSORECA  A TEAGTK {
	HDMI_ERROR_IG_FIFODSTATUS__CURSORECOMP_MINMAX    DIG_FIFOD    _CURSORECOMP_MINMAX MI_ERROR_NOT_MASedefERR_WIG_FIFOD_CURSORECOMP_MINMAX MI_ERROR_NOT_MASO_DEUNDERFLOW_IG_FIFODSTATUS__CURSORECOMP_MINMAXK {
	HDMI_ERROR_IG_D,
PCLK_VWITCH,
} D_CWITCH,_LUT_    DIG_D,
PCLK_VWITCH,AT_EARLY_VBLANKI_ERROR_NOT_MASedefERR_WIG_D,
PCLK_VWITCH,AT_FIRum  = 0x0,
	DCP_GSL_XDMAUNDERFLOW_IG_D,
PCLK_VWITCH,
} D_CWITCH,_LUT_K {
	HDMI_ERROR_IG_D,
PCLK_VWITCH,ARLOWED_E_UNDERFLOW_IG_D,
PCLK_VWITCH,ARLOWED_        = 0x0,
	HDMI_EedefERR_WIG_D,
PCLK_VWITCH,ARLOWED_E_UN         = 0x1,
} UNDERFLOW_IG_D,
PCLK_VWITCH,ARLOWED_E_UNDERK {
	HDMI_ERROR_IG_D,
PCLK_VWITCH,ARLOWED_E_UNNDERFLOW_IG_D,
PCLK_VWITCH,ARLOWED_         = 0x0,
	HDMI_edefERR_WIG_D,
PCLK_VWITCH,ARLOWED_E_UNUN     = 0x1,
} HDUNDERFLOW_IG_D,
PCLK_VWITCH,ARLOWED_E_UNCOLOR_DEPTH {
	HDMIAFMT_E_UERRUPTDSTATUS_CHGNNDERFLOWAFMT_E_UERRUPTD     = 0x0,
	HDMI_ISRC_CONT_ENABLE        AFMT_E_UERRUPTD     = 0x1,
} HDMI_ISRC_CONT;
typedef enum AFMT_E_UERRUPTDSTATUS_CHGNNDER_CONT {
	HDMI_GC_AVMUTE_CONT_LE                 0x2,
	DCP_GSL_SYNC_SOURCE_P_ENABLE                       UN0x2,
	DCP_GSL_SYNC_SOURCE_P_ENABE_RESERVED             R_DEPTH {
	HDMI_DEEP_CFAULm PAHS_LE       _CFAULm PE_CONISx0,
	DCP_GRPH_ROTATION_ANGLE             _CFAULm PE_CONISx  = 0x1,
	DCP_KEY_MODE_IN_RNTER_EN}M_DEEP_CFAULm PAHS_R_DEPTH {
	HDMIAFMT_      = 0x1,RSOR2_UP2_      IO_ enuOVRDFLOWAFMT_      IO_ enuDRPGRMOR2_uBYfAZ_      MI_NO_EXSTATUS        AFMT_      IO_ enuOVRDuBYfREGICedeISRC_CONT;
typedef enum AFMT_      = 0x1,RSOR2_UP2_      IO_ enuOVRDR_DEPTH {
	HDMIA     IO_ enuDCP_GREVENA     IO_ enu  = 0x0,
	DCP_KEY_MODE_ALPHA1 _ANGLE        A     IO_ enu  = 0x1,
	DCP_KEY_MODE_IN_RANG;
typedef enum A     IO_ enuDCP_GRR_DEPTH {
	HDMIAFMT_      CI_INFO_x4,
        AFMT_      CI_IONESHO  = 0x0,
	HDMI_ERROR_NOT_MASedefERR_AFMT_      CI_ICP_D    TAR
	DCP_CURSOR2_MODE_24BPP_8BIT_}IAFMT_      CI_INFO_x4,
    R_DEPTH {
	HDMIAFMT_      CI_INFO_x4,
          AFMT_      CI_I       =ROM_FIFOD = 0xRROR_NOT_MASedefERR_AFMT_      CI_I       =ROM_FIFOD = 0x42_MODE_24BPP_8BIT_}IAFMT_      CI_INFO_x4,
_N_MULTIPLE {
	HDMI_AAFMT_      CI_INFO_x4,
 HfVED    AFMT_      CI_INH0DC_LELAY_EN
	HDMI_ERROR_NOT_MASedefERR_AFMT_      CI_ICH1DC_LELAY_EN
	HDMI_ERROR_NOT_MASedef1RR_AFMT_      CI_ICH2DC_LELAY_EN
	HDMI_ERROR_NOT_MASedef2RR_AFMT_      CI_ICH3DC_LELAY_EN
	HDMI_ERROR_NOT_MASedef3RR_AFMT_      CI_ICH4DC_LELAY_EN
	HDMI_ERROR_NOT_MASedef4RR_AFMT_      CI_ICH5DC_LELAY_EN
	HDMI_ERROR_NOT_MASedef5RR_AFMT_      CI_ICH6DC_LELAY_EN
	HDMI_ERROR_NOT_MASedef6RR_AFMT_      CI_ICH7DC_LELAY_EN
	HDMI_ERROR_NOT_MASedef7RR_AFMT_      CI_I   = 0x3,
} HDMI_AUDIO_DELAY_EN;ASedef8RR_AFMT_      CI_ICP_ACR_PKT   edef UDIO_DELAY_EN;ASedef9T_}IAFMT_      CI_INFO_x4,
 HfVED    = 0x5,
	HDMAFMT_RPKTINFO_x4,0DC_LN    AFMT_RPKTIC_LUT_ELAY_EN
	HDMI_ERROR_NOT_MAS_EN;ASedefERR_AFMT_RPKTIUN0_LUT_ELAY_EN
	HDMI_ERROR_NOT_MAS_EN;P_8BIT_}IAFMT_RPKTINFO_x4,0DC_LNR_DEPTH {
	HDMIAFMT_      = 0x1,RSOR2_UPICP_ACR_PKT   	DCP_GRPAFMT_      = 0x1,RSE 0x2,
	DCP_ELAY_EN
	HDMI_ERROedefERR_AFMT_      = 0x1,RSE 0xENCP_G3,
} HDMI_AUDIO_DELAdef enum AFMT_      = 0x1,RSOR2_UPICP_ACR_PKT   	DCPR_DEPTH {
	HDMIAFMT_      = 0x1,RSOR2_UPI   =nuFIFODWHEMI_AUDIO_DIS_FAAFMT_       =nu_AUDIOFIFODWHEMI_AUDIO_DICP_G3I   = 0x3edefERR_AFMT_R  =nu_AUDIOFIFODWHEMI_AUDIO_DICP_G3DIO_DELAdef enum AFMT_      = 0x1,RSOR2_UPI   =nuFIFODWHEMI_AUDIO_DIR_DEPTH {
	HDMIAFMT_E_FORPH_XDNFO_x4,0D HDMI_AUDIO_         AFMT_E_FORPH_XD       =ROM_AZALIGRPHO    = 0x1,
}        AFMT_E_FORPH_XD       =ROM_AFMT_R GICedeSDIO_DELAdef enum AFMT_E_FORPH_XDNFO_x4,0D HDMI_AUDIO_     R_DEPTH {
	HDMIAFMT_      SI_INFO_x4,
_CP_GREVENAFMT_      SI_I=ROM_AZXSTREAMCP_DC_LUT_DATA_R_FORMAT_S1P1AFMT_      SI_I=ROM_AZXSTREAMCP_DC_LUT_DATA_R_FORMAT_11P1AFMT_      SI_I=ROM_AZXSTREAMDCP_DC_LUT_DATA_R_FORMAT21P1AFMT_      SI_I=ROM_AZXSTREAMP_GRPH_DFQ_MIN_FREEIedef3RR_AFMT_      SI_I=ROM_AZXSTREAM  = 0x6,
	DCP_DC_LUTedef4RR_AFMT_      SI_I=ROM_AZXSTREAM5 = 0x6,
	DCP_DC_LUTedef5RR_AFMT_      SI_I   = 0x3,
} HDMI_AUDIO_DELAY_EN;ASedef6num AFMT_      SI_INFO_x4,
_CP_GRK {
	HDMI_ERROR_IG_BE,
} D__MODE_ROUIG_BE,DTICSTR_AFTEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEedefERR_WIG_B  = 0x7,
}  = 0x1,
	DCP_KEY_MODE_IN_RANG;
tyNTER_EN_WIG_B  TMDS,DVIR_AFTEEEEEEEEEEEEEEEEEEEEEEEEEEEEENTER2RR_WIG_B  TMDS,enum HAFTEEEEEEEEEEEEEEEEEEEEEEEEEEEE        WIG_B  SDVOI   = 0x3,
} HDMI_AUDIO_DELAY_EN;AS IN_36B4   WIG_BE,DTIMSTR_AFTEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEedef5RR_WIG_B  = 0x7,
}   = 0x1,
	DCP_DC_LUT_INC_R_4   ASedef6RR_WIG_B  = 0x7,
}P_GRPH_DFQ_MIN_FREEIO_DELAY_EN  ASedef7FLOW_IG_BE,
} D__MODK {
	HDMI_ERROR_IG_BE,
} D_HPD DCP_GREVENTIG_BE,
} D_HPD  = 0x1,
	DCP_KEY_MODE_IN_RANG;
tyNTERERR_WIG_B  
} D_HPD   = 0x1,
	DCP_DC_LUT_INC_R_4   ASedef1RR_WIG_B  
} D_HPDP_GRPH_DFQ_MIN_FREEIO_DELAY_EN  ASedef2RR_WIG_B  
} D_HPD   = 0x2,
	DCP_DC_LUT_INC_R_8   EE        WIG_B  
} D_HPD5 = 0x6,
	DCP_DC_LUT_INC_R__8   EE    4   WIG_B  
} D_HPD  = 0x4,
	DCP_DC_LUT_INC_R_32   IN_36B5ERR_WIG_BE,
} D_HPD DCP_GRK {
	HDMI_ERRORLVTMA_CP_CURSPATedeNfSEED_CP_SPATH   LVTMA_CP_CURSPATedeNfSEED_ARL,
	D  SSURFACE2   IN_36BERR_LVTMA_CP_CURSPATedeNfSEED_R_UP_D    = O_DELAY_ENAdef enum LVTMA_CP_CURSPATedeNfSEED_CP_SPAT    = 0x5,
	HDMTMDS,pnum PE_CO    TMDS, TE_Cnum PE_COIPHxRPH_XD TAR
	DCP_CURSOR2_MO        TMDS,Cnum PE_COIPHxRPH_XD TAR
	DCP_CURSOR2_MO_ENAdef enum TMDS,Cnum PE_CO    = 0x5,
	HDMTMDS,CP_CRVnumHRONIZ_GRPHx2SINTVED    TMDS,CP_CRVnumHRONIZ_GRPHx2SINTVED_PCLK_TMDSR2_MO        TMDS,CP_CRVnumHRONIZ_GRPHx2SINTVED_TMDS,
LLMO_ENAdef enum TMDS,CP_CRVnumHRONIZ_GRPHx2SINTVED    = 0x5,
	HDMTMDS,TCP_SMIT_SURFACP_GRHPD NDERFLOWTMDS,TCP_SMIT_SURHPD NDER, TE_RIC1_SEENCURSOR2_MO        TMDS,TCP_SMIT_SURHPD NDER,RIC1_SEENCURSOR2_MO_ENAdef enum TMDS,TCP_SMIT_SURFACP_GRHPD NDER    = 0x5,
	HDMTMDS,TCP_SMIT_SURFACP_GRLNKCEMIHPD NDERFLOWTMDS,TCP_SMIT_SURLNKCEMIHPD NDER, TE_RIC1_SEENCUR        TMDS,TCP_SMIT_SURLNKCEMIHPD NDER,RIC1_SEENCURSOR2def enum TMDS,TCP_SMIT_SURFACP_GRLNKCEMIHPD NDER    = 0x5,
	HDMTMDS,TCP_SMIT_SURFACP_GRLNKDEMIHPD NDERFLOWTMDS,TCP_SMIT_SURLNKDEMIHPD NDER, TE_RIC1_SEENCUR        TMDS,TCP_SMIT_SURLNKDEMIHPD NDER,RIC1_SEENCURSOR2def enum TMDS,TCP_SMIT_SURFACP_GRLNKDEMIHPD NDER    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,

LLRFACP_GRHPD NDERFLOWTMDS,TCP_SMIT_SURHPD  TE_RIC1_SEE

LLRFACP_GR2_MO        TMDS,TCP_SMIT_SURHPD RIC1_SEE

LLRFACP_G_PHx2,
NFONTER_EN TMDS,TCP_SMIT_SURHPD RIC1_SEE

LLRFACP_G_PHxCOR_S_36B2   TMDS,TCP_SMIT_SURHPD RIC1_SEE

LLRFACP_GR2_MO_ENAdef 3num TMDS,TCP_SMIT_SURNFO_x4,

LLRFACP_GRHPD NDER    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,
IDSCKVEDAFLOWTMDS,TCP_SMIT_SURIDSCKVEDA_UCONI
	D = 0x2,
	HDMI_        TMDS,TCP_SMIT_SURIDSCKVEDA_UCONID = 0x2,
	HDMI_AUdef enum TMDS,TCP_SMIT_SURNFO_x4,
IDSCKVEDA    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,
IDSCKVEDBFLOWTMDS,TCP_SMIT_SURIDSCKVEDB_UCONI
	D = 0x2,
	HDMI_        TMDS,TCP_SMIT_SURIDSCKVEDB_UCONID = 0x2,
	HDMI_AUdef enum TMDS,TCP_SMIT_SURNFO_x4,
IDSCKVEDB    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,

LLRPWRUTIC 0x0NFLOWTMDS,TCP_SMIT_SUR
LLRPWRUTIC 0x     = 0x0,
	HDMI_        TMDS,TCP_SMIT_SUR
LLRPWRUTIC 0x0N_NO_EXTRA_NULL_PACKET_FILTMDS,TCP_SMIT_SURNFO_x4,

LLRPWRUTIC 0x0N    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,

LLR   =nuHPD NDERFLOWTMDS,TCP_SMIT_SURP       Rum OMIHPDCURSOR2_MO_ENAdef     TMDS,TCP_SMIT_SUR
LLRRum OMIHPDCURSOR2_MO_ENALL_PACKET_FILTMDS,TCP_SMIT_SURNFO_x4,

LLR   =nuHPD NDER    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,
TMCLK_=ROM_PADSFLOWTMDS,TCP_SMIT_SURTMCLK_=ROM_TMDS,TM = 0x2,
	HDMI_        TMDS,TCP_SMIT_SURTMCLK_=ROM_PADSFRSOR2_MO_ENALL_PACKET_FILTMDS,TCP_SMIT_SURNFO_x4,
TMCLK_=ROM_PADS    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,
TDCLK_=ROM_PADSFLOWTMDS,TCP_SMIT_SURTDCLK_=ROM_TMDS,TD = 0x2,
	HDMI_        TMDS,TCP_SMIT_SURTDCLK_=ROM_PADSFRSOR2_MO_ENALL_PACKET_FILTMDS,TCP_SMIT_SURNFO_x4,
TDCLK_=ROM_PADS    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,

LL      TEPH_STE0NFLOWTMDS,TCP_SMIT_SUR
LL     OUP_HSYNCMUSONT_	HDMI_  def     TMDS,TCP_SMIT_SUR
LL      TEPH_STEA_GROUP_HSYNCMUACKET_FILTMDS,TCP_SMIT_SURNFO_x4,

LL      TEPH_STE0N    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,
0x0,
	

LLAFLOWTMDS,TCP_SMIT_SUR0x0,
	

LLARNFHERENxRROR_NOT_MASedefERR_TMDS,TCP_SMIT_SUR0x0,
	

LLARINNFHERENxRROR_NOT_MACKET_FILTMDS,TCP_SMIT_SURNFO_x4,
0x0,
	

LLA    = 0x5,
	HDMTMDS,TCP_SMIT_SURNFO_x4,
0x0,
	

LLBFLOWTMDS,TCP_SMIT_SUR0x0,
	

LLBRNFHERENxRROR_NOT_MASedefERR_TMDS,TCP_SMIT_SUR0x0,
	

LLBRINNFHERENxRROR_NOT_MACKET_FILTMDS,TCP_SMIT_SURNFO_x4,
0x0,
	

LLB    = 0x5,
	HDMTMDS,REG_enum  = 0x4A,
} DAFLOWTMDS,REG_enum  = 0x4A,
} DA_OTCP_CCP_DC_LUT_DATA_edefERR_TMDS,REG_enum  = 0x4A,
} DA_OTCP_C1P_DC_LUT_DATA_edef1RR_TMDS,REG_enum  = 0x4A,
} DA_OTCP_C2P_DC_LUT_DATA_edef2RR_TMDS,REG_enum  = 0x4A,
} DA_N
	DCP_GRPH_REGAMMA_Mdef 3num TMDS,REG_enum  = 0x4A,
} DA    = 0x5,
	HDMTMDS,REG_enum  = 0x4B,
} DBFLOWTMDS,REG_enum  = 0x4B,
} DB_OTCP_BCP_DC_LUT_DATA_edefERR_TMDS,REG_enum  = 0x4B,
} DB_OTCP_B1P_DC_LUT_DATA_edef1RR_TMDS,REG_enum  = 0x4B,
} DB_OTCP_B2P_DC_LUT_DATA_edef2RR_TMDS,REG_enum  = 0x4B,
} DB_N
	DCP_GRPH_REGAMMA_Mdef 3num TMDS,REG_enum  = 0x4B,
} DBK {
	HDMI_ERROR_P_LINK_TCPINSNG}COMPLEME     P_LINK_TCPINSNG}    COMPLEME 	DCP_GRPH_REGAMMA_Mdef ERR_WP_LINK_TCPINSNG}ALC}ADY COMPLEME 	DCP_GRPH_REGAMUNDERFLOW_P_LINK_TCPINSNG}COMPLEMEK {
	HDMI_ERROR_P_EMBEDDED_PAO_EX_MODE_ROUPfEXSORNA  PAO_E 	DCP_GRPH_REGAMMA_MPH_REGAMMA_Mdef ERR_WP_EMBEDDED_PAO_E 	DCP_GRPH_REGAMMA_MPH_REGAMMA_Mdef RFLOW_P_EMBEDDED_PAO_EX_MODK {
	HDMI_ERROR_P_
	D    NCO_UPDATE__P_
	D    NCO_UPD_RGB44   = 0x2,
	DCP_DC_LUT_INC_def ERR_WP_
	D    NCO_UPD_YCBCR420x1,
	DCP_GRPH_DFQ_SIZE_edef1RR_WP_
	D    NCO_UPD_YCBCR44   = 0x2,
	DCP_DC_LUT_INedef2RR_WP_
	D    NCO_UPD_RGB_WSEE
GAMU
	DCP_CURSOR2_MO_E        WP_
	D    NCO_UPD_Y_R_UPDATE_STKEY_MODE_IN_R_MO_E    4RR_WP_
	D    NCO_UPD_YCBCR42,
	DCP_GRPH_ROTATION_ANGLE_15RR_WP_
	D    NCO_UPD_R  = 0x3,
} HDMI_AUDIO_DELAY_ENedef6FLOW_P_
	D    NCO_UPD    = 0x5,
	HDM_P_DYNfCP_GDE_ROUPfDYNfVESAfCP_GDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEdef ERR_WP_DYNfCEAfCP_GDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEMdef RFLOW_P_DYNfCP_GD    = 0x5,
	HDM_P_YCBCRfCP_GDE_ROUPfYCBCRfCP_GD_BT601_5 = 0x6,
	DCP_DC_LUT_INC_R__def ERR_WP_YCBCRfCP_GD_BT709_5 = 0x6,
	DCP_DC_LUT_INC_R__def RFLOW_P_YCBCRfCP_GD    = 0x5,
	HDM_P_COMPONE 0x2_24BPP  _P_COMPONE 0x2_24B_6BPx0,
	DCP_GSL_XDMA_GROUP_HS_def ERR_WP_COMPONE 0x2_24B_8BPx0,
	DCP_GSL_XDMA_GROUP_HS_def 1RR_WP_COMPONE 0x2_24B_10BPx0,
	DCP_GSL_XDMA_GROUP_HSedef2RR_WP_COMPONE 0x2_24B_12BPx0,
	DCP_GSL_XDMA_GROUP_HSedef3RR_WP_COMPONE 0x2_24B_16BPx0,
	DCP_GSL_XDMA_GROUP_HS    4RR_WP_COMPONE 0x2_24B_R  = 0x3,
} HDMI_AUDIO_DELAY_E_36B5ERR_WP_COMPONE 0x2_24B    = 0x5,
	HDM_P_MSAfMISC0 RIC1_SEE
ENABLE_FALMSAfMISC0 RIC1_SEE
2,
	DCP_CURSOR2_URGENT DCP_CURSOR2_URGMSAfMISC0 RIC1_SEE
ENABLE__CURSOR2_URGENT DCP_CURSOR2RFLOW_P_MSAfMISC0 RIC1_SEE
ENABLE    = 0x5,
	HDM_P_MSAfMISC1xBIT7 RIC1_SEE
ENABLE_FALMSAfMISC1xBIT7 RIC1_SEE
2,
	DCP_CURSOR2_URGENT DCSOR2_URGMSAfMISC1xBIT7 RIC1_SEE
ENABLE_OR2_URGENT DCP_CURSOR2RFLOW_P_MSAfMISC1xBIT7 RIC1_SEE
ENABLE    = 0x5,
	HDM_P_UDI_LAO_SPP  _P_UDI_1_LAO_0,
	DCP_GSL_XDMA_GROUP_HS2_URGENT DCSOR2_URG_P_UDI_2_LAO_SP
	DCP_GSL_XDMA_GROUP_HS2_URGENT DCSOR21URG_P_UDI_LAO_SI   = 0x3,
} HDMI_AUDIO_DELAY_EN;AS Iedef2RR_WP_UDI_4_LAO_SP
	DCP_GSL_XDMA_GROUP_HS2_URGENT DCSOR23FLOW_P_UDI_LAO_S    = 0x5,
	HDM_P_VIDXSTREAM
2,
P_CFERPP  _P_VIDXSTREAM
2,
PNOP_CFERPMA_GROUP_HS2_URGENT DCSOR2_URG_P_VIDXSTREAM
2,
P_CFERMI_CHBLANKI_ERROR_NOT_MASCSOR21URG_P_VIDXSTREAM
2,
P_CFERMI_CVBLANKI_ERROR_NOT_MASIedef2RR}M_P_VIDXSTREAM
2,
P_CFER    = 0x5,
	HDM_P_STEERMRIC1P_GRPDERFLOW_P_STEERMRIC1P_GRPDER
typeFF_GREOUP_HS2_URGENT DCSOR2_URG_P_STEERMRIC1P_GRPDER
CLR_E_UERRUPTERROR_NOT_MASCSOR21UR}M_P_STEERMRIC1P_GRPDER    = 0x5,
	HDM_P_STEERMRIC1P_GRPNDERFLOW_P_STEERMRIC1P_GRPNDERx3,
} HDMI_AUDIO_DELAY_EN;ASOR2_URG_P_STEERMRIC1P_GRPUN     = 0x1,
} HDRROR_NOT_MASCSOR21UR}M_P_STEERMRIC1P_GRPDMA_CACHE_UNDERFLOW_P_TUMRIC1P_GRPDERFLOW_P_TUMRIC1P_GRPDER
typeFF_GREOUP_HS2_URGENT DCN;ASOR2_URG_P_TUMRIC1P_GRPDER
CLR_E_UERRUPTERROR_NOT_MASCASCSOR21UR}M_P_TUMRIC1P_GRPDER    = 0x5,
	HDM_P_VIDXTIMUPD__MODE_ROUPfVIDXTIMUPD__MOD_A= 0x0,
	DCP_GSL_XDMA_GROUP_HCSOR2_URG_P_VIDXTIMUPD__MOD_= 0x0,
	DCP_GSL_XDMA_GROUP_HCCSOR21UR}M_P_VIDXTIMUPD__MOD    = 0x5,
	HDM_P_VIDXM_N_DOUP_GRBUFFERM_MODE_ROUPfVIDXM_N_DOUP_GRBUFFERM1,
} HDIDXM_DCP_TEOUP_HCSOR2_URG_P_VIDXM_N_DOUP_GRBUFFERM1TxRPH_XD TAR
	DCP_CURSOSOR21UR}M_P_VIDXM_N_DOUP_GRBUFFERM_MOD    = 0x5,
	HDM_P_VIDXM_N_G,
} DE_ROUPfVIDXM_N_0x4,PH_MED_VIA   DAP_GSL_XDMA_GROUP_HCSOR2_URG_P_VIDXM_N_CAL_ICP_D0,
	DCP_GSL_XDMA_GROUP_HCCRSOSOR21UR}M_P_VIDXM_N_G,
} D    = 0x5,
	HDM_P_VIDXM_DOUP_GRVALUE} DE_ROUPfVIDXM_ = 0x_
	D   _CHANNEL_FRGSL_XDMA_GROUP_HCSOR2_URG_P_VIDXM_DOUP_GR = 0x_
	D   _CHANNEL_FRGSL_XDMA_GSOR21UR}M_P_VIDXM_DOUP_GRVALUE} D    = 0x5,
	HDM_P_VIDXENHANCED_GRPH_XDMODE_ROVIDXDCP_A _GRPH_XDMODE
	DCP_GSL_XDMA_GROUP_HCCRSOSOR2_URGVIDXENHANCED__AFTEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEENTER_EN}MDP_VIDXENHANCED_GRPH_XDMOD    = 0x5,
	HDM_P_VIDXMSAfTOP_FIELDM_MODE_ROUPfTOP_FIELDMR_UPDATE_STKEY_MODE_IN_R_MO_EROUP_HCSOR2_URG_P_TOP_PLUS_BOTTOM_FIE,
	HDMI_PACKET_GEN_VERSIA_GSOR21UR}M_P_VIDXMSAfTOP_FIELDM_MOD    = 0x5,
	HDM_P_VIDXVBIDXFIELDMPOLE_ROUPfVIDXVBIDXFIELDMPOLfDCP_A 0x1,
} DCP_DC_LUT_RW_SOR2_URG_P_VIDXVBIDXFIELDMPOLfINVHDMI_PACKET_GEN_VERSIA_GSOR21UR}M_P_VIDXVBIDXFIELDMPOL    = 0x5,
	HDM_P_VIDXSTREAM
2,
CP_GRDERFLOWIDXSTREAM
2,
CP_GRtyp     = 0x1,
} HDMI_ERROR_ACKSOR2_URGIDXSTREAM
2,
CP_GRDERx3,
} HDMI_AUDIO_DELAY_EN;ASedef1RR}M_P_VIDXSTREAM
2,
CP_GRDER    = 0x5,
	HDM_P_VIDXSTREAM
2,
CP_GRNDERFLOWVIDXSTREAM
2,
CP_GRNDERx3,
} HDMI_AUDIO_DELAY_EN;
typ_URGVIDXSTREAM
2,
CP_GRUN     = 0x1,
} HDRROR_NOT_MASedef1RR}M_P_VIDXSTREAM
2,
CP_GRDMA_CACHE_UNDERFLOW_PHYM1Tnum     LAO_0E_ROUPHYM1Tnum LAO_0_0xBS PATedeNEEEEEEEEEEEEEEEEEEEESOR2_URG_PHYM1Tnum LAO_0_REG_PATedeNEEEEEEEEEEEEEEEEEEEEENTER_EN}MDPHYM1Tnum     LAO_0CACHE_UNDERFLOW_PHYM1Tnum     LAO_1E_ROUPHYM1Tnum LAO_1_0xBS PATedeNEEEEEEEEEEEEEEEEEEEESOR2_URG_PHYM1Tnum LAO_1_REG_PATedeNEEEEEEEEEEEEEEEEEEEEENTER_EN}MDPHYM1Tnum     LAO_1CACHE_UNDERFLOW_PHYM1Tnum     LAO_2E_ROUPHYM1Tnum LAO_2_0xBS PATedeNEEEEEEEEEEEEEEEEEEEESOR2_URG_PHYM1Tnum LAO_2_REG_PATedeNEEEEEEEEEEEEEEEEEEEEENTER_EN}MDPHYM1Tnum     LAO_2CACHE_UNDERFLOW_PHYM1Tnum     LAO_3E_ROUPHYM1Tnum LAO_3_0xBS PATedeNEEEEEEEEEEEEEEEEEEEESOR2_URG_PHYM1Tnum LAO_3_REG_PATedeNEEEEEEEEEEEEEEEEEEEEENTER_EN}MDPHYM1Tnum     LAO_3CACHE_UNDERFLOW_PHYM0x0,
	E_ROUPHYM8B10BD = 0x42_MODE_24BPEEEEEEEEEEEEEEEEEEEEENTER_URG_PHYMDBGD = 0x42_MODE_24BPEEEEEEEEEEEEEEEEEEEEEEENTER_EN}MDPHYM0x0,
	CACHE_UNDERFLOW_PHYMERxWM0x0,
	E_ROUPHYMWI4B_ERxW2_MODE_24BPEEEEEEEEEEEEEEEEEEEEEEEENTER_URG_PHYMtypERxW2_MODE_24BPEEEEEEEEEEEEEEEEEEEEEEEEEENTER_EN}MDPHYMERxWM0x0,
	CACHE_UNDERFLOW_PHYMTCPINSNG}PATedeNfVED    DPHYMTCPINSNG}PATedeNf  = 0x1,
	DCP_KEY_MODE_IN_RNTER_URG_PHYMTCPINSNG}PATedeNf0x1,
	DCP_GRPH_DFQ_SIZE_DEEP3     G_PHYMTCPINSNG}PATedeNfP_GRPH_DFQ_MIN_FREEIO_DELAY    2  G_PHYMTCPINSNG}PATedeNf  = 0x6,
	DCP_DC_LUT_INC_R__36B3EN}MDPHYMTCPINSNG}PATedeNfVEDCACHE_UNDERFLOW_PHYM8B10BDP_GRPH   DPHYM8B10BD       =n4BPEEEEEEEEEEEEEEEEEEEEEEEEEENTER_URG_PHYM8B10BDP_GRPx2,
	DCP_GSL_SYNC_SOURCE_P_ENABLE    _EN}MDPHYM8B10BDP_GRP    = 0x5,
	HDM_P_DPHYM8B10BDEXSDD,
PE_ROUPfDPHYM8B10BDEXSDD,
P_ZERD0,
	DCP_GSL_XDMA_GROUPdef ERR_WP_DPHYM8B10BDEXSDD,
P_OO_0,
	DCP_GSL_XDMA_GROUP_def RFLOW_P_DPHYM8B10BDEXSDD,
PCACHE_UNDERFLOW_PHYM8B10BDCURDD,
PE_ROUPHYM8B10BDCURDD,
P_ZERD0,
	DCP_GSL_XDMA_GROUPEEENTER_URG_PHYM8B10BDCURDD,
P_OO_0,
	DCP_GSL_XDMA_GROUP_BLE    _EN}MDPHYM8B10BDCURDD,
PCACHE_UNDERFLOW_PHYM0xBS  DE_ROUPHYM0xBS        = 0x0,
	HDMI_GC_CONT_ENABLE  EEENTER_URG_PHYM0xBS  D    = 0x0,
	HDMI_GC_CONT_ENABLE  EEEE    _EN}MDPHYM0xBS  DCACHE_UNDERFLOW_PHYM0xBS VED    DPHYM0xBS7 DCP_GRT_ELAY_EN
	HDMI_ERROR_NOT_MAS_ENNTER_URG_PHYM0xBS23 DCP_GRT_ELAY_EN
	HDMI_ERROR_NOT_MAS_EP3     G_PHYM0xBS11 DCP_GRT_ELAY_EN
	HDMI_ERROR_NOT_MAS_EP3  2EN}MDPHYM0xBS VEDCACHE_UNDERFLOW_PHYMLOAD_BS edef D TAR
	   DPHYMLOAD_BS edef D TAR
G3,
} HDMI_AUDIO_DELAY_ENedefERR_WPHYMLOAD_BS edef D TE_CTAR
G3,
} HDMI_AUDIO_DELA    _EN}MDPHYMLOAD_BS edef D TAR
CACHE_UNDERFLOW_PHYMCI_I DE_ROUPHYM
I_IC,
	DCP_ELAY_EN
	HDMI_ERROAUDIO_DELAY_ENedefERR_WPHYMCI_I D	DCP_ELAY_EN
	HDMI_ERROAUDIO_DELAY_ENA    _EN}MDPHYMCI_I DCACHE_UNDERFLOW_PHYMCI_Iyped	KEE_ROUPHYM
I_IOO__SHO  = 0x0,
	HDMI_ERROR_NOT_MASAY_ENedefERR_WPHYMCI_IypedINUOUSP
	DCP_GSL_XDMA_GROUP_HS2_URGE    _EN}MDPHYMCI_Iyped	KECACHE_UNDERFLOW_PHYMCI_IFIE,
	_ROUPHYM
I_I TAR
_=ROM_TOP_FIELDI_ERROR_NOT_MASAY_ENedefERR_WPHYMCI_I TAR
_=ROM_BOTTOM_FIE,
	HDMI_PACKET_GEN_    _EN}MDPHYMCI_IFIE,
CACHE_UNDERFLOW_PHYMCI_IVED    DPHYMCI_ILAO_0_DCP_GRT_ELAY_EN
	HDMI_ERROR_NOT_MAedefERR_WPHYMCI_ILAO_1_DCP_GRT_ELAY_EN
	HDMI_ERROR_NOT_MAedef1RR_WPHYMCI_ILAO_2_DCP_GRT_ELAY_EN
	HDMI_ERROR_NOT_MAedef2RR_WPHYMCI_ILAO_3 DCP_GRT_ELAY_EN
	HDMI_ERROR_NOT_MA_36B3EN}MDPHYMCI_IVEDCACHE_UNDERFLOW_PHYMRX_FAum TCPINSNG}CAPABLE_FAL_PHYMFAum TCPINSNG}    CAPABLEu  = 0x0,
	DCP_KEY_edefERR_WPHYMFAum TCPINSNG}CAPABLE__EN
	HDMI_ERROR_NOT_MAedef1RR}W_PHYMRX_FAum TCPINSNG}CAPABLE    = 0x5,
	HDM_P_SE_IypLLI = 0xDERFLOW_P_SE_IypLLI = 0xDER
typeFF_GREOUP_HS2_URGENT DCNSOR2_URG_P_SE_IypLLI = 0xDER
CLR_FLADAP_GSL_XDMA_GROUP_HCSOR21UR}M_P_SE_IypLLI = 0xDER    = 0x5,
	HDM_P_SE_I      ONT_LE  _P_SE_I      ONT__HW_CTRE 	DCP_GRPH_REGAMMA_MPH_RSOR2_URG_P_SE_I      ONT__SW_CTRE 	DCP_GRPH_REGAMMA_MPH_RSOR21UR}M_P_SE_I      ONT_    = 0x5,
	HDM_P_SE_ITIx7 TAMP_MMODE_ROUPfSE_ITIx7 TAMP_0x4,PH_MCP_GRDAFTEEEEEEEEEEEEEEESOR2_URG_P_SE_ITIx7 TAMP_CP_D CAL_I_AFTEEEEEEEEEEEEEEEEEESOR21UR}M_P_SE_ITIx7 TAMP_MMOD    = 0x5,
	HDM_P_SE_I SPH_PRIORITY_TH_P_SE_I SPH_GRP_PRIORITYYYYYYYYYYYYYYYYYYYYYYYYYYSOR2_URG_P_SE_I SPH  = 0x1,
} HDYYYYYYYYYYYYYYYYYYYYYYYYYSOR21UR}M_P_SE_I SPH_PRIORIT    = 0x5,
	HDM_P_SE_I SPHMI_NO_EXedef DRIC1_SEENERI_P_SE_I SPHMI_NO_EXedef D=ROM_AZYYYYYYYYYYYYYYYYYSOR2_URG_P_SE_I SPHMI_NO_EXedef DRIC1_SEEI D	DCP_ELAY_EN
SOR21UR}M_P_SE_I SPHMI_NO_EXedef DRIC1_SEE    = 0x5,
	HDM_P_MS__SAT_DCP_TE_MATNERI_P_MS__SAT_DCP_TE_typ  RSOR_STEREO_OFCP_GRPH_FLIPSOR2_URG_P_MS__SAT_DCP_TE_WI4B_TRIGGERPMA_GROUP_HS2_URGENSOR21URG_P_MS__SAT_DCP_TE_WI4B enuTRIGGERPMA_GROUP_HS2_URedef2RR}M_P_MS__SAT_DCP_TE_MAT    = 0x5,
	HDM_P_MS__LINK_LINENERI_P_MS__LINK_LINE_32_MTPH_GNLELAY_EN
	HDMI_ERROR_NSOR2_URG_P_MS__LINK_LINE_64_MTPH_GNLELAY_EN
	HDMI_ERROR_NSOR21URG_P_MS__LINK_LINE_128_MTPH_GNLELAY_EN
	HDMI_ERROR_edef2RR_WP_MS__LINK_LINE_256_MTPH_GNLELAY_EN
	HDMI_ERROR_edef3RR}M_P_MS__LINK_LINE    = 0x5,
	HDM_P_MS__BLANK_CMODE_ROUPfMS__BLANK_CMOD_SFIFILCP_ELAY_EN
	HDMI_ERROAUDISOR2_URG_P_MS__BLANK_CMOD_ZERDIFILCP_ELAY_EN
	HDMI_ERROAUSOR2RFLOW_P_MS__BLANK_CMOD    = 0x5,
	HDM_P_MS__TIx7 TAMP_MMODE_ROUPfMS__TIx7 TAMP_CAL_IBASED_R__LINK__CHANNEL_FRGSSOR2_URG_P_MS__TIx7 TAMP_CAL_IBASED_R__VC _CHANNEL_FRGSL_SOR2RFLOW_P_MS__TIx7 TAMP_MMOD    = 0x5,
	HDM_P_MS__ZERDI NCO_ERPP  _P_MS__    ZERDIFEI NCO_ERPELAY_EN
	HDMI_ERROAUDISOR2_URG_P_MS__ZERDIFEI NCO_ERPELAY_EN
	HDMI_ERROAUDIGSL_SOR2RFLOW_P_MS__ZERDI NCO_ER    = 0x5,
	HDM_P_MS__ = 0x4,DPDBGDCP_CPP  _P_MS__ = 0x4,DPDBGDCP_CO_DISAY_EN
	HDMI_ERROAUDISOR2_URG_P_MS__ = 0x4,DPDBGDCP_CO = 0x1,
	DCP_CRC_LINE_SESOR2RFLOW_P_MS__ = 0x4,DPDBGDCP_C    = 0x5,
	HDM_P_DPHYMHBR2DPATedeNfNFO_x4,
MMODE_ROUPfDPHYMHBR2DPASS_THROU= O_DELAY_ENAHDMI_ERROAUDISOR2_URG_P_DPHYMHBR2DPATedeNf  = 0x1,
	DCP_KEY_MODE_IN_RASOR21URG_P_DPHYMHBR2DPATedeNf2_N DAP_GSL_XDMA_GROUP_HC R_edef2RR_WP_DPHYMHBR2DPATedeNfP_GRPH_DFQ_MIN_FREEIO_DELAY_edef3RR_WP_DPHYMHBR2DPATedeNf2_POSP
	DCP_GSL_XDMA_GROUP_Hedef6FLOW_P_DPHYMHBR2DPATedeNfNFO_x4,
MMODCACHE_UNDERFLOW_PHYMCI_IMSTRPE_COINT           DPHYMCI_IMSTRPE_COINT    typ     = 0x1,
} HDMI_ERedefERR_WPHYMCI_IMSTRPE_COINT       G3,
} HDMI_AUDIO_DELA    _EN}MDPHYMCI_IMSTRPE_COINT       CACHE_UNDERFLOW_PHYMEW_FAum TCPINSNG} TAR
	   DPHYMEW_FAum TCPINSNG} TE_CTAR
G3,
} HDMI_AUDIO_DedefERR_WPHYMEW_FAum TCPINSNG} TAR
P_ELAY_EN
	HDMI_ERROAUSOR2RFLOW_PHYMEW_FAum TCPINSNG} TAR
    = 0x5,
	HDM_P_DPHYMFAum TCPINSNG}VBLANK_EDGEuDRPGCd	KEE_ROUP_DPHYMFAum TCPINSNG}VBLANK_EDGEuDRPGCd	C,
	DCP_SOR2_URG_P_DPHYMFAum TCPINSNG}VBLANK_EDGEuDRPGCd	KE	DCP_Edef RFLOW_P_DPHYMFAum TCPINSNG}VBLANK_EDGEuDRPGCd	KE    = 0x5,
	HDM_P_DPHYMFAum TCPINSNG}COMPLEMEPNDERFLOW_P_DPHYMFAum TCPINSNG}COMPLEMEPNDERP_ELAY_EN
	HDMSOR2_URG_P_DPHYMFAum TCPINSNG}COMPLEMEP TE_NDERP_ELAY_EN
def RFLOW_P_DPHYMFAum TCPINSNG}COMPLEMEPNDER    = 0x5,
	HDM_P_DPHYMFAum TCPINSNG}COMPLEMEPDERFLOW_P_DPHYMFAum TCPINSNG}COMPLEMEP TE_   G3,
} HDMI_SOR2_URG_P_DPHYMFAum TCPINSNG}COMPLEMEP   G3,
} HDMI_AUDIdef RFLOW_P_DPHYMFAum TCPINSNG}COMPLEMEPDER    = 0x5,
	HDM_P_MSAfVXTIMUPD_RIC1_SEEI D_FALMSAfVXTIMUPD_RIC1_SEEIC,
	DCP_ELAY_EN
	HDMI_ERROASOR2_URGMSAfVXTIMUPD_RIC1_SEEI D	DCP_ELAY_EN
	HDMI_ERROAUSOR2RFLOW_P_MSAfVXTIMUPD_RIC1_SEEI D    = 0x5,
	HDM_P_SE_IGSP0H_PRIORITY_THSE_IGSP0H_PRIORITH_GRELAY_EN
	HDMI_ERROAUMI_ERROASOR2_URGSE_IGSP0H_PRIORITH  = O_DELAY_ENA_EN
	HDMI_ERROAUSOR2RFLOW_P_SE_IGSP0H_PRIORIT    = 0x5,
	HDM_P_SE_IGSP0H	DCP_GRP TE_CON42_MODE_24BPEEEEEEEEEEEEEEEEEEEEEEEI_ERROASOR2_URG_CURSOCON42_MODE_24BPEEEEEEEEEEEEEEEEEEEEEEEI_ERRSOR2RFLOW_P_SE_IGSP0H	DCPR_DEPTH {
	HDMIDP_CPXfNFO_x4,
HPD DCPFLOW_P_CPXfNFO_x4,
HPD1_DCP_GRT_ELAY_EN
	HDMI_ERROR_NSOR2_URG_P_CPXfNFO_x4,
HPD2_DCP_GRT_ELAY_EN
	HDMI_ERROR_NSOR21URG_P_CPXfNFO_x4,
HPD3 DCP_GRT_ELAY_EN
	HDMI_ERROR_Nedef2RR_WP_CPXfNFO_x4,
HPD4 DCP_GRT_ELAY_EN
	HDMI_ERROR_Nedef3RR_WP_CPXfNFO_x4,
HPD5 DCP_GRT_ELAY_EN
	HDMI_ERROR_Nedef4RR_WP_CPXfNFO_x4,
HPD6 DCP_GRT_ELAY_EN
	HDMI_ERROR_Nedef5ERR_WP_CPXfNFO_x4,
HPD DCPR_DEPTH {
	HDMIDP_CPXfNFO_x4,
Tnum MMODE_ROUPfCPXfNFO_x4,
Tnum MMOD        = 0x0,
	HDMI_GC_CSOR2_URG_P_CPXfNFO_x4,
Tnum MMOD  D    = 0x0,
	HDMI_GC_COSOR2RFLOW_P_CPXfNFO_x4,
Tnum MMODR_DEPTH {
	HDMIDP_CPXfSW_CFO_x4,
_W_GOE_ROUPfCPXfSW_CFO_x4,
_W_P TE_GD0,
	DCP_GSL_XDMA_GROUSOR2_URG_P_CPXfSW_CFO_x4,
_W_PGD0,
	DCP_GSL_XDMA_GROUC_COSOR2RFLOW_P_CPXfSW_CFO_x4,
_W_GOR_DEPTH {
	HDMIDP_CPXfSW_CFO_x4,
LSDC}ADeTRIGE_ROUPfCPXfSW_CFO_x4,
LSDC}ADeP TE_TRIGEGSL_XDMA_GROUSOR2_URG_P_CPXfSW_CFO_x4,
LSDC}ADePTRIGEGSL_XDMA_GROUC_COSOR2RFLOW_P_CPXfSW_CFO_x4,
LSDC}ADeTRIGR_DEPTH {
	HDMIDP_CPXfARBRSOR2_UPICRBR_PRIORITY_TH_P_CPXfARBRSOR2_UPICRBR_PRIORIT_PGTC
LSDROUP_HSYNSOR2_URG_P_CPXfARBRSOR2_UPICRBR_PRIORIT_PLSDGTC
ROUP_HSYNSOR21URG_P_CPXfARBRSOR2_UPICRBR_PRIORIT_PSW_LSDGTCUP_HSYNSOR22URG_P_CPXfARBRSOR2_UPICRBR_PRIORIT_PSW_GTC
LSUP_HSYNSOR23FLOW_P_CPXfARBRSOR2_UPICRBR_PRIORITR_DEPTH {
	HDMIDP_CPXfARBRSOR2_UPIUCONCPXfREG_REQY_TH_P_CPXfARBRSOR2_UPIP TE_UCONCPXfREG_REQYXDMA_GROUSOR2_URG_P_CPXfARBRSOR2_UPIPUCONCPXfREG_REQYXDMA_GROUC_COSOR2RFLOW_P_CPXfARBRSOR2_UPIUCONCPXfREG_REQR_DEPTH {
	HDMIDP_CPXfARBRSOR2_UPIDOO__USSNG}APXfREGY_TH_P_CPXfARBRSOR2_UPIPDOO__ TE_UCSNG}APXfREGYA_GROUSOR2_URG_P_CPXfARBRSOR2_UPIPDOO__USSNG}APXfREGYA_GROUC_COSOR2RFLOW_P_CPXfARBRSOR2_UPIDOO__USSNG}APXfREGR_DEPTH {
	HDMIDP_CPXfE_UNDERFLOW_P_CPXfE_UN          = 0x1,
} HDMI_ERROR_ACK;
ROUSOR2_URG_P_CPXfE_UN      = 0x1,
} HDMI_ERROR_ACK;
ROUC_COSOR2RFLOW_P_CPXfE_UNDERK {
	HDMI_ERROR_P_CPXfLSDDCP_TE_MARFLOW_P_CPXfE_UNLSDDCP_TE_         = 0x1,
} HDMI_ERRORSOR2_URG_P_CPXfE_UNLSDDCP_TE_MARF HDMI_ERROR_ACK;
ROUC_COSOR2RFLOW_P_CPXfLSDDCP_TE_MARK {
	HDMI_ERROR_P_CPXfDPHYMTXfREFfNFO_x4,
TXfREFfDCPFLOW_P_CPXfDPHYMTXfREFfNFO_x4,
TXfREFfDCPIPDIVIDED_SYM_CLKSOR2_URG_P_CPXfDPHYMTXfREFfNFO_x4,
TXfREFfDCPIPRROM_DCCG_MICROSE_ON3I  FSOR2RFLOW_P_CPXfDPHYMTXfREFfNFO_x4,
TXfREFfDCPK {
	HDMI_ERROR_P_CPXfDPHYMTXfREFfNFO_x4,
TXfRATEFLOW_P_CPXfDPHYMTXfREFfNFO_x4,
TXfR_TE__1MHZDMI_ERRORSOR2_URG_P_CPXfDPHYMTXfREFfNFO_x4,
TXfR_TE__2MHZDMI_ERRORSOR21URG_P_CPXfDPHYMTXfREFfNFO_x4,
TXfR_TE__4MHZDMI_ERRORSOR22URG_P_CPXfDPHYMTXfREFfNFO_x4,
TXfR_TE__8MHZDMI_ERRORSOR23FLOW_P_CPXfDPHYMTXfREFfNFO_x4,
TXfRAT_    = 0x5,
	HDM_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELENFLOW_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN__0USMI_ERRORSOR2_URG_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN__8USDIO_DELAdef enuG_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN__16USI_ERRORSOR22URG_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN__24USUP_HSYNSOR23FLG_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN__32USUP_HSYNSOR24FLG_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN__40USUP_HSYNSOR25FLG_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN__48USUP_HSYNSOR26FLG_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN__56USI_ERRORSOR27FLOW_P_CPXfDPHYMTXfNFO_x4,

RECHARGTELEN    = 0x5,
	HDM_P_CPXfDPHYMTXfNFO_x4,
MMOD  1,RSHECK  1LAYFLOW_P_CPXfDPHYMTXfNFO_x4,
MMOD  1,RSHECK  1LAY_u  = SOR2_URG_P_CPXfDPHYMTXfNFO_x4,
MMOD  1,RSHECK  1LAY_u16USdef enuG_P_CPXfDPHYMTXfNFO_x4,
MMOD  1,RSHECK  1LAY_u32USSOR22URG_P_CPXfDPHYMTXfNFO_x4,
MMOD  1,RSHECK  1LAY_u64USSOR23FLG_P_CPXfDPHYMTXfNFO_x4,
MMOD  1,RSHECK  1LAY_u128USSOR24FLG_P_CPXfDPHYMTXfNFO_x4,
MMOD  1,RSHECK  1LAY_u256USdef 5FLOW_P_CPXfDPHYMTXfNFO_x4,
MMOD  1,RSHECK  1LAY    = 0x5,
	HDM_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGRELOW_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR_u1TO2_PEPRID SOR2_URG_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR_u1TO4_PEPRID SOR2enuG_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR_u1TO8_PEPRID SOR22URG_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR_u1TO16_PEPRIDSOR23FLG_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR_u1TO32_PEPRIDSOR24FLG_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR_u1TO64_PEPRIDSOR25FLG_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR_u1TO128_PEPRIDSOR26FLG_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR_u1TO256_PEPRIDSOR27FLOW_P_CPXfDPHYMRXfNFO_x4,
 TAR
_WINDGR    = 0x5,
	HDM_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGRELOW_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR_u1TO2_PEPRIDSOR2_URG_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR_u1TO4_PEPRIDSOR2enuG_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR_u1TO8_PEPRIDSOR22URG_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR_u1TO16_PEPRIDSOR23FLG_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR_u1TO32_PEPRIDSOR24FLG_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR_u1TO64_PEPRIDSOR25FLG_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR_u1TO128_PEPRIDSOR26FLG_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR_u1TO256_PEPRIDSOR27FLOW_P_CPXfDPHYMRXfNFO_x4,
RECEIVE_WINDGR    = 0x5,
	HDM_P_CPXfDPHYMRXfNFO_x4,
HALFeSYM_DRPGCd	LENFLOW_P_CPXfDPHYMRXfNFO_x4,
HALFeSYM_DRPGCd	LEN_u6_EDGESSOR2_URG_P_CPXfDPHYMRXfNFO_x4,
HALFeSYM_DRPGCd	LEN_u10_EDGESSOR2enuG_P_CPXfDPHYMRXfNFO_x4,
HALFeSYM_DRPGCd	LEN_u18_EDGESSOR22URG_P_CPXfDPHYMRXfNFO_x4,
HALFeSYM_DRPGCd	LEN_u   = 0x3edef3FLOW_P_CPXfDPHYMRXfNFO_x4,
HALFeSYM_DRPGCd	LEN    = 0x5,
	HDM_P_CPXfDPHYMRXfNFO_x4,
ARLOW_BELOW_THRESHOLDMPE_COIDRPGCdFLOW_P_CPXfDPHYMRXfNFO_x4,
_     RLOW_BELOW_THRESHOLDMPE_COIDRPGCdSOR2_URG_P_CPXfDPHYMRXfNFO_x4,
  RLOW_BELOW_THRESHOLDMPE_COIDRPGCdSOR2RFLOW_P_CPXfDPHYMRXfNFO_x4,
ARLOW_BELOW_THRESHOLDMPE_COIDRPGCd    = 0x5,
	HDM_P_CPXfDPHYMRXfNFO_x4,
ARLOW_BELOW_THRESHOLDM TAR
	   DP_CPXfDPHYMRXfNFO_x4,
_     RLOW_BELOW_THRESHOLDM TAR
SOR2_URG_P_CPXfDPHYMRXfNFO_x4,
  RLOW_BELOW_THRESHOLDM TAR
SOR2RFLOW_P_CPXfDPHYMRXfNFO_x4,
ARLOW_BELOW_THRESHOLDM TAR
    = 0x5,
	HDM_P_CPXfDPHYMRXfNFO_x4,
ARLOW_BELOW_THRESHOLDM TOP	   DP_CPXfDPHYMRXfNFO_x4,
_     RLOW_BELOW_THRESHOLDM TOPSOR2_URG_P_CPXfDPHYMRXfNFO_x4,
  RLOW_BELOW_THRESHOLDM TOPSOR2RFLOW_P_CPXfDPHYMRXfNFO_x4,
ARLOW_BELOW_THRESHOLDM TOPCACHE_UNDERFLOW_P_CPXfDPHYMRXfNFO_x4,
PE_COIDRPGCd	LENFLOW_P_CPXfDPHYMRXfNFO_x4,
PE_COIDRPGCd	LEN_u2
HALFeSYMBOLSSOR2_URG_P_CPXfDPHYMRXfNFO_x4,
PE_COIDRPGCd	LEN_u4
HALFeSYMBOLSSOR2enuG_P_CPXfDPHYMRXfNFO_x4,
PE_COIDRPGCd	LEN_u6
HALFeSYMBOLSSOR22URG_P_CPXfDPHYMRXfNFO_x4,
PE_COIDRPGCd	LEN_u8
HALFeSYMBOLSSOR23FLOW_P_CPXfDPHYMRXfNFO_x4,
PE_COIDRPGCd	LENCACHE_UNDERFLOW_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLENFLOW_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLEN_450USMI_ERROR SOR2_URG_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLEN_500USMI_ERROR SOR2enuG_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLEN_550USMI_ERROR SOR22URG_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLEN_600USMI_ERROR SOR23FLG_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLEN_650USMI_ERROR SOR24FLG_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLEN_700USMI_ERROR SOR25FLG_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLEN_750USMI_ERROR SOR26FLG_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLEN_800USMI_ERROR SOR27FLOW_P_CPXfDPHYMRXfNFO_x4,
TIx7 enuLENCACHE_UNDERFLOW_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLDFLOW_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLD_u1to2MI_ERROR SOR2_URG_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLD_u3to4MI_ERROR SOR2enuG_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLD_u7to8MI_ERROR SOR22URG_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLD_u15to16_ERROR SOR23FLG_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLD_u31to32_ERROR SOR24FLG_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLD_u63to64_ERROR SOR25FLG_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLD_u127to128RROR SOR26FLG_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLD_u255to256RROR SOR27FLOW_P_CPXfDPHYMRXfDRPGCd= 0xTHRESHOLDCACHE_UNDERFLOW_P_CPXfGTC
Rnum NFO_x4,
GTC
Rnum PHO  _REQY_TH_P_CPXfGTC
Rnum NFO_x4,
GTC
Rnum ARLOW_REQPRROM_OTHERM1UXSOR2_URG_P_CPXfGTC
Rnum NFO_x4,
GTC
Rnum PHO  _REQPRROM_OTHERM1UXSOR2RFLOW_P_CPXfGTC
Rnum NFO_x4,
GTC
Rnum PHO  _REQCACHE_UNDERFLOW_P_CPXfGTC
Rnum NFO_x4,
E_UERVA     =nuWINDGRELOW_P_CPXfGTC
Rnum NFO_x4,
E_UERVA     =nuWINDGR_u300USSOR2_URG_P_CPXfGTC
Rnum NFO_x4,
E_UERVA     =nuWINDGR_u400USSOR21URG_P_CPXfGTC
Rnum NFO_x4,
E_UERVA     =nuWINDGR_u500USSOR22URG_P_CPXfGTC
Rnum NFO_x4,
E_UERVA     =nuWINDGR_u600USSOR23FLOW_P_CPXfGTC
Rnum NFO_x4,
E_UERVA     =nuWINDGRCACHE_UNDERFLOW_P_CPXfGTC
Rnum NFO_x4,
OFF =nuCAL_I_AX_ATedMPTELOW_P_CPXfGTC
Rnum NFO_x4,
OFF =nuCAL_I_AX_ATedMPT_u4
ATeAMPSSOR2_URG_P_CPXfGTC
Rnum NFO_x4,
OFF =nuCAL_I_AX_ATedMPT_u8
ATeAMPSSOR21URG_P_CPXfGTC
Rnum NFO_x4,
OFF =nuCAL_I_AX_ATedMPT_u16_ATeAMPSSOR22URG_P_CPXfGTC
Rnum NFO_x4,
OFF =nuCAL_I_AX_ATedMPT_u   = 0x3edef3FLOW_P_CPXfGTC
Rnum NFO_x4,
OFF =nuCAL_I_AX_ATedMPTCACHE_UNDERFLOW_P_CPXfGTC
Rnum NT    CFO_x4,
LO  _ACQ
TIx7 enuLENFLOW_P_CPXfGTC
Rnum NT    CFO_x4,
LO  _ACQ
TIx7 enuLEN__0SOR2_URG_P_CPXfGTC
Rnum NT    CFO_x4,
LO  _ACQ
TIx7 enuLEN__64SOR21URG_P_CPXfGTC
Rnum NT    CFO_x4,
LO  _ACQ
TIx7 enuLEN__128SOR22URG_P_CPXfGTC
Rnum NT    CFO_x4,
LO  _ACQ
TIx7 enuLEN__256edef3FLOW_P_CPXfGTC
Rnum NT    CFO_x4,
LO  _ACQ
TIx7 enuLENCACHE_UNDERFLOW_P_CPXfNT _OCCURRED_   FLOW_P_CPXfNT _OCCURRED__         = 0x1,
} HDMI_ERRORSOR2_URG_P_CPXfNT _OCCURRED__MARF HDMI_ERROR_ACK;
ROUC_COSOR2RFLOW_P_CPXfNT _OCCURRED_   CACHE_UNDERFLOW_P_CPXfPOTENTIA  NT _REACHED_   FLOW_P_CPXfPOTENTIA  NT _REACHED__         = 0x1,
} HSOR2_URG_P_CPXfPOTENTIA  NT _REACHED__MARF HDMI_ERROR_ACKSOR2RFLOW_P_CPXfPOTENTIA  NT _REACHED_   CACHE_UNDERFLOW_P_CPXfDEFIN_STE0T _REACHED_   FLOWALPE___P_CPXfDEFIN_STE0T _REACHED_         = 0x1,SOR2_URGALPE___P_CPXfDEFIN_STE0T _REACHED_     = 0x1,
} HSOR2RFLOW_P_CPXfDEFIN_STE0T _REACHED_   CACHE_UNDERFLOW_P_CPXfP_GRPH   DP_CPXfP_GRPfDEAS = RT_ELAY_EN
	HDMI_ERROR_NOT_MAedefERR_WP_CPXfP_GRPfAS = RT_ELAY_EN
	HDMI_ERROR_NOT_MA HSOR2RFLOW_P_CPXfP_GRP    = 0x5,
	HDM_P_CPXfP_GRPfDONEH   DP_CPXfP_GRPfSEQUENCE_    DOO_0,
	DCP_GSL_XDMA_GRedefERR_WP_CPXfP_GRPfSEQUENCE_DOO_0,
	DCP_GSL_XDMA_GRMA HSOR2RFLOW_P_CPXfP_GRP_DOO_    = 0x5,
	HDMFBC_ID_GRDMA_RDMA_RBIT	E_ROFBC_ID_GRDMA_RD,
P_REG_DCP_TEOUP_HCCP_GSL_XDMA_GRedefERR_FBC_ID_GRDMA_R= 0x7,
}  = 0x1,
	DCP_KEY_MODE_IN_RSOR21URGFBC_ID_GRDMA_RFBC_GRPH_COMP_ = 0x1,
	DCP_CRC_LINESOR22URGFBC_ID_GRDMA_RFBC_MIN_COMP= 0SSOR_STEREO_OFCP_GRPSOR23FLGFBC_ID_GRDMA_RFBC_ALPE__COMP_ = 0x1,
	DCP_CRC_LINSOR24FLGFBC_ID_GRDMA_RFBC_ZERDIALPE__CHUNK_SKIP_ = 0x1,
	SOR25FLGFBC_ID_GRDMA_RFBC__CURSOCOPYMI_CCOMP_BUFP_CRC_LINSOR26RR_FBC_ID_GRDMA_R= 0x7,
}7 = 0x1,
	DCP_KEY_MODE_IN_RSOR27RR_FBC_ID_GRDMA_R= 0x7,
}8 = 0x1,
	DCP_KEY_MODE_IN_RSOR28RR_FBC_ID_GRDMA_R= 0x7,
}9 = 0x1,
	DCP_KEY_MODE_IN_RSOR29RR_FBC_ID_GRDMA_R= 0x7,
}   = 0x0,
	DCP_KEY_MODE_ALPSOR2aRR_FBC_ID_GRDMA_R= 0x7,
}   = 0x1,
	DCP_KEY_MODE_IN_SOR2bRR_FBC_ID_GRDMA_R= 0x7,
} 0x1,
	DCP_GRPH_DFQ_SIZE_DESOR2cRR_FBC_ID_GRDMA_R= 0x7,
} P_GRPH_DFQ_MIN_FREEIO_DELASOR2dRR_FBC_ID_GRDMA_R= 0x7,
}    = 0x2,
	DCP_DC_LUT_INC_def eRR_FBC_ID_GRDMA_R= 0x7,
} 5 = 0x6,
	DCP_DC_LUT_INC_Rdef fRR_FBC_ID_GRDMA_R= 0x7,
}   = 0x4,
	DCP_DC_LUT_INC_RSOR21ERR_FBC_ID_GRDMA_R= 0x7,
} 7 = 0x1,
	DCP_KEY_MODE_IN_SOR211URGFBC_ID_GRDMA_R= 0x7,
} 8 = 0x1,
	DCP_KEY_MODE_IN_SOR212URGFBC_ID_GRDMA_R= 0x7,
} 9 = 0x1,
	DCP_KEY_MODE_IN_SOR213FLGFBC_ID_GRDMA_R= 0x7,
}   = 0x0,
	DCP_KEY_MODE_ALPSOR214FLGFBC_ID_GRDMA_R= 0x7,
}   = 0x1,
	DCP_KEY_MODE_IN_SOR215FLGFBC_ID_GRDMA_R= 0x7,
} 0x1,
	DCP_GRPH_DFQ_SIZE_DESOR216RR_FBC_ID_GRDMA_R= 0x7,
}2P_GRPH_DFQ_MIN_FREEIO_DELASOR217RR_FBC_ID_GRDMA_RMC_HIT_R GI 0x  = 0x0,
	DCP_KEY_MODSOR218RR_FBC_ID_GRDMA_RMC_HIT_R GI 0x  = 0x1,
	DCP_KEY_MODSOR219RR_FBC_ID_GRDMA_RMC_HIT_R GI 0x0x1,
	DCP_GRPH_DFQ_SISOR21aRR_FBC_ID_GRDMA_RMC_HIT_R GI 0xP_GRPH_DFQ_MIN_FREEIOSOR21bRR_FBC_ID_GRDMA_RMC_PH_ST_GRPH_DFQ_MIN_FREEIO_DELAIOSOR21cRR_FBC_ID_GRDMA_RCG} TATIC
RCRE = 0x1,
	DCP_CRC_LINESOR21dRR_FBC_ID_GRDMA_R= 0x7,
}3  = 0x0,
	DCP_KEY_MODE_ALPSOR21eRR_FBC_ID_GRDMA_R= 0x7,
}3  = 0x1,
	DCP_KEY_MODE_IN_SOR21fFLOWFBC_ID_GRDMA_RDMA_RBIT	    = 0x5,
	HDMFM,RSOR2_UPI
	D    NCO_UPDATE_FM,RSOR2_UPI
	D    NCO_UPD_RGB44 _   YCBCR44   = edefERR_FM,RSOR2_UPI
	D    NCO_UPD_YCBCR420x1,
	DCP_GRPH_SOR21URGFM,RSOR2_UPI
	D    NCO_UPD_YCBCR42CP_DC_LUT_DATA_edef2URGFM,RSOR2_UPI
	D    NCO_UPD_   = 0x3,
} HDMI_AUDIOedef3FLOWFM,RSOR2_UPI
	D    NCO_UPD    = 0x5,
	HDMFM,RSOR2_UPISUB_PKT UPD__MODE_ROFM,RSOR2_UPISUB_PKT UPD__MOD_DROPDCP_KEY_MODE_IN_SOR2ERR_FM,RSOR2_UPISUB_PKT UPD__MOD_AVERAGDEEEEEEEEEEEEESOR21URGFM,RSOR2_UPISUB_PKT UPD__MOD_3_TAPDCP_KEY_MODE_INedef2URGFM,RSOR2_UPISUB_PKT UPD__MOD_   = 0x3,
} HDMI_AUDedef3FLOWFM,RSOR2_UPISUB_PKT UPD__MOD    = 0x5,
	HDMFM,RSOR2_UPISUB_PKT UPD_OR_ERPP  FM,RSOR2_UPISUB_PKT UPD_OR_ER_CB_BE_CUSOCRDMI_AUDedefERR_FM,RSOR2_UPISUB_PKT UPD_OR_ER_CR_BE_CUSOCBEEEEEEESOR21UROWFM,RSOR2_UPISUB_PKT UPD_OR_ER    = 0x5,
	HDMFM,RSOR2_UPICBCRfBIT_R DUCd= 0x0x0,
	E_ROFM,RSOR2_UPICBCRfBIT_R DUCd= 0x0x0,
	        = 0xedefERR_FM,RSOR2_UPICBCRfBIT_R DUCd= 0x0x0,
	 FACP_GR2_MO    1UROWFM,RSOR2_UPICBCRfBIT_R DUCd= 0x0x0,
	    = 0x5,
	HDMFM,RBIT_2_24B_NFO_x4,
TRUNC_TE__MODE_ROFM,RBIT_2_24B_NFO_x4,
TRUNC_TE__MOD
TRUNC_TSOR_STedefERR_FM,RBIT_2_24B_NFO_x4,
TRUNC_TE__MOD
ROUN_UPDA2_MO    1UROWFM,RBIT_2_24B_NFO_x4,
TRUNC_TE__MOD    = 0x5,
	HDMFM,RBIT_2_24B_NFO_x4,
TRUNC_TE_2_24BPP  FM,RBIT_2_24B_NFO_x4,
TRUNC_TE_2_24B_18BPPDMI_AUDedefERR_FM,RBIT_2_24B_NFO_x4,
TRUNC_TE_2_24B_24BPPDMI_AUDedef1RR_FM,RBIT_2_24B_NFO_x4,
TRUNC_TE_2_24B_30BPPDMI_AUDedef2UROWFM,RBIT_2_24B_NFO_x4,
TRUNC_TE_2_24B    = 0x5,
	HDMFM,RBIT_2_24B_NFO_x4,
SPATIA  DITHERM2_24BPP  FM,RBIT_2_24B_NFO_x4,
SPATIA  DITHERM2_24B_18BPPDedefERR_FM,RBIT_2_24B_NFO_x4,
SPATIA  DITHERM2_24B_24BPPDedef1RR_FM,RBIT_2_24B_NFO_x4,
SPATIA  DITHERM2_24B_30BPPDedef2UROWFM,RBIT_2_24B_NFO_x4,
SPATIA  DITHERM2_24B    = 0x5,
	HDMFM,RBIT_2_24B_NFO_x4,
TEMPORA  DITHERM2_24BPP  FM,RBIT_2_24B_NFO_x4,
TEMPORA  DITHERM2_24B_18BPPedefERR_FM,RBIT_2_24B_NFO_x4,
TEMPORA  DITHERM2_24B_24BPPedef1RR_FM,RBIT_2_24B_NFO_x4,
TEMPORA  DITHERM2_24B_30BPPedef2UROWFM,RBIT_2_24B_NFO_x4,
TEMPORA  DITHERM2_24B    = 0x5,
	HDMFM,RBIT_2_24B_NFO_x4,
TEMPORA  LEVCPFLOWFM,RBIT_2_24B_NFO_x4,
TEMPORA  LEVCP_GREY LEVCP2DedefERR_FM,RBIT_2_24B_NFO_x4,
TEMPORA  LEVCP_GREY LEVCP4O    1UROWFM,RBIT_2_24B_NFO_x4,
TEMPORA  LEVCP    = 0x5,
	HDMFM,RBIT_2_24B_NFO_x4,
25FI_IVED    FM,RBIT_2_24B_NFO_x4,
25FI_IVED_EiCP_KEY_MODE_IN_SOR2ERR_FM,RBIT_2_24B_NFO_x4,
25FI_IVED_FiCP_KEY_MODE_IN_SOR21RR_FM,RBIT_2_24B_NFO_x4,
25FI_IVED_GiCP_KEY_MODE_IN_SOR22RR_FM,RBIT_2_24B_NFO_x4,
25FI_IVED_   = 0x3,
} HDMI_edef3FLOWFM,RBIT_2_24B_NFO_x4,
25FI_IVED    = 0x5,
	HDMFM,RBIT_2_24B_NFO_x4,
50FI_IVED    FM,RBIT_2_24B_NFO_x4,
50FI_IVED_
	DCP_GRPH_REGAMMSOR2ERR_FM,RBIT_2_24B_NFO_x4,
50FI_IVED_B	DCP_GRPH_REGAMMSOR21RR_FM,RBIT_2_24B_NFO_x4,
50FI_IVED_x0,
	DCP_GSL_XDMASOR22RR_FM,RBIT_2_24B_NFO_x4,
50FI_IVED_3,
} HDMI_AUDIO_Dedef3FLOWFM,RBIT_2_24B_NFO_x4,
50FI_IVED    = 0x5,
	HDMFM,RBIT_2_24B_NFO_x4,
75FI_IVED    FM,RBIT_2_24B_NFO_x4,
75FI_IVED_E	DCP_GRPH_REGAMMSOR2ERR_FM,RBIT_2_24B_NFO_x4,
75FI_IVED_F	DCP_GRPH_REGAMMSOR21RR_FM,RBIT_2_24B_NFO_x4,
75FI_IVED_GEGSL_XDMA_GROUC_SOR22RR_FM,RBIT_2_24B_NFO_x4,
75FI_IVED_   = 0x3,
} HDMI_edef3FLOWFM,RBIT_2_24B_NFO_x4,
75FI_IVED    = 0x5,
	HDMFM,RTEMPORA  DITHERMPATedeNfNFO_x4,
DCP_GREVENFM,RTEMPORA  DITHERMPATedeNfNFO_x4,
DCP_GR LEGACY_HARDCO_EDMPATedeNSOR2ERR_FM,RTEMPORA  DITHERMPATedeNfNFO_x4,
DCP_GR 0x4,PH_MCP_GRPATedeNSOR21UROWFM,RTEMPORA  DITHERMPATedeNfNFO_x4,
DCP_GR    = 0x5,
	HDMFM,RTEMPORA  DITHERMPATedeNfNFO_x4,
RGB1_BGR0EVENFM,RTEMPORA  DITHERMPATedeNfNFO_x4,
RGB1_BGR0_BGRSOR2ERR_FM,RTEMPORA  DITHERMPATedeNfNFO_x4,
RGB1_BGR0_RGBSOR21UROWFM,RTEMPORA  DITHERMPATedeNfNFO_x4,
RGB1_BGR0    = 0x5,
	HDMFM,RSLAMP_C} D_COL   FCP_AREVENFM,RSLAMP_C} D_COL   FCP_AR_6BPx0,
	DCP_GSL_XDMA_edefERR_FM,RSLAMP_C} D_COL   FCP_AR_8BPx0,
	DCP_GSL_XDMA_SOR21URGFM,RSLAMP_C} D_COL   FCP_AR_10BPx0,
	DCP_GSL_XDMAedef2URGFM,RSLAMP_C} D_COL   FCP_AR_12BPx0,
	DCP_GSL_XDMASOR23FLGFM,RSLAMP_C} D_COL   FCP_AR_= 0x7,
}  = 0x1,
	DCPSOR24FLGFM,RSLAMP_C} D_COL   FCP_AR_= 0x7,
}2 = 0x1,
	DCPSOR25FLGFM,RSLAMP_C} D_COL   FCP_AR_= 0x7,
}3 = 0x1,
	DCPSOR26FLGFM,RSLAMP_C} D_COL   FCP_AR_0x4,PH_MCP_G0x1,
	DCPSOR27UROWFM,RSLAMP_C} D_COL   FCP_AR    = 0x5,
	HDMFM,RSI_Iy} D_COed	KEE_ROFM,RSI_Iy} D_COed	KEIOO__SHO  = 0x0,
	HDMI_ERROR_edefERR_FM,RSI_Iy} D_COed	KEICOed = 0x0,
	HDMI_ERROR_DMA_SOR21UR}MFM,RSI_Iy} D_COed	KE    = 0x5,
	HDMFM,RSI_Iy} D_INCLUOD
RIC1SCAEE_ROFM,RSI_Iy} D_INCLUOD
RIC1SCAE_    INCLUODI_ERROR_edefERR_FM,RSI_Iy} D_INCLUOD
RIC1SCAE_INCLUODI_ERROR_DMA_SOR21UR}MFM,RSI_Iy} D_INCLUOD
RIC1SCAE    = 0x5,
	HDMFM,RSI_Iy} D_R_UP_BLANKBE_ROFM,RSI_Iy} D_R_UP_BLANKB_ENTIUSOFIE,
	HDMI_PACKETedefERR_FM,RSI_Iy} D_R_UP_BLANKB_N 0x0LANKI_ERROR_NOT_MASSOR21UR}MFM,RSI_Iy} D_R_UP_BLANKB    = 0x5,
	HDMFM,RSI_Iy} D_PSR MMOD  D    =_ROFM,RSI_Iy} D_PSR MMOD  D    fDCP_A 0x1,
} DCP_DC_edefERR_FM,RSI_Iy} D_PSR MMOD  D    fEDP_PSR SI_R_NOT_MASSOR21UR}MFM,RSI_Iy} D_PSR MMOD  D        = 0x5,
	HDMFM,RSI_Iy} D_INedeLACE__MODE_ROFM,RSI_Iy} D_INedeLACE__MOD_TOP 0x0,
	HDMI_ERROR_edefERR_FM,RSI_Iy} D_INedeLACE__MOD_BOTTOMI_ERROR_NOT_MASSOR21UR_FM,RSI_Iy} D_INedeLACE__MOD_BOTH_BOTTOMI_ERROR_NOedef2URGFM,RSI_Iy} D_INedeLACE__MOD_BOTH_EACHRROR_NOT_MASSOR23UR}MFM,RSI_Iy} D_INedeLACE__MOD    = 0x5,
	HDMFM,RSI_Iy} D_EVCEIODDI
	D  D    =_ROFM,RSI_Iy} D_EVCEIODDI
	D  D     ARL
	HDMI_ERROR_edefERR_FM,RSI_Iy} D_EVCEIODDI
	D  D     ODDIEVCE_NOT_MASSOR21UR}MFM,RSI_Iy} D_EVCEIODDI
	D  D        = 0x5,
	HDMFM,RSI_Iy} D_EVCEIODDI
	D DCP_GREVENFM,RSI_Iy} D_EVCEIODDI
	D DCP_GRIEVCE_NOT_MASROR_edefERR_FM,RSI_Iy} D_EVCEIODDI
	D DCP_GRIODDERROR_NOT_MASSOR21UR}MFM,RSI_Iy} D_EVCEIODDI
	D DCP_GR    = 0x5,
	HDMFM,RDEBUG_C} D_COL   DCP_GREVENFM,RDEBUG_C} D_COL   DCP_GR_BLU = 0x0,
	HDMI_GC_CSOR2_URGFM,RDEBUG_C} D_COL   DCP_GR_GRE = 0x1,
	DCP_CRC_LSOR21UR_FM,RDEBUG_C} D_COL   DCP_GR_R
}  = 0x1,
	DCP_KEY_edef2URGFM,RDEBUG_C} D_COL   DCP_GR_R
}0x1,
	DCP_GRPH_DFQSOR23UR}MFM,RDEBUG_C} D_COL   DCP_GR    = 0x5,
	HDMFM,RSPATIA  DITHERM_MODE_ROFM,RSPATIA  DITHERM_MODx  = 0x0,
	DCP_KEY_MODGC_CSOR2_URGFM,RSPATIA  DITHERM_MODx  = 0x1,
	DCP_KEY_MODE_INSOR21UR_FM,RSPATIA  DITHERM_MODx0x1,
	DCP_GRPH_DFQ_SIZE_Dedef2URGFM,RSPATIA  DITHERM_MODxP_GRPH_DFQ_MIN_FREEIO_DELSOR23UR}MFM,RSPATIA  DITHERM_MOD    = 0x5,
	HDMFM,RSedeEORnum OVRMPOLE_ROFM,RSedeEORnum OVRMPOLfINV= RT_ELAY_EN
	HDMI_ERROSOR2_URGFM,RSedeEORnum OVRMPOLf    INV= RT_ELAY_EN
	HDMI_SOR21UR}MFM,RSedeEORnum OVRMPOL    = 0x5,
	HDMFM,RDYNAMIC_EXPM_MODE_ROFM,RDYNAMIC_EXPM_MOD_10to12 0x0,
	DCP_KEY_MODGC_CSOR2_URGFM,RDYNAMIC_EXPM_MOD_8to12 0x0,
	DCP_KEY_MODGC_C_SOR21UR}MFM,RDYNAMIC_EXPM_MOD    = 0x5,
	HDMLBDCP_COFCP_AR_0	D   2_24BPP  LBDCP_COFCP_AR_0	D   2_24B_30BPPDMI_AUDEY_MODGC_CSOR2_URGLBDCP_COFCP_AR_0	D   2_24B_24BPPDMI_AUDY_MODGC_C_SOR21URGLBDCP_COFCP_AR_0	D   2_24B_18BPPDMI_AUDY_MODGC_C_SOR22URGLBDCP_COFCP_AR_0	D   2_24B_36BPPDMI_AUDY_MODGC_C_SOR23UR}MLBDCP_COFCP_AR_0	D   2_24B    = 0x5,
	HDMLBDCP_COFCP_AR_0	D   EXPAE__MODE_ROLBDCP_COFCP_AR_0	D   EXPAE__MOD_ZERDI0	D   EXPAESSORSOR2_URGLBDCP_COFCP_AR_0	D   EXPAE__MOD_DYNAMIC_0	D   EXPAESSORSOR21UR}MLBDCP_COFCP_AR_0	D   EXPAE__MOD    = 0x5,
	HDMLBDCP_COFCP_AR_0	D   R DUCE__MODE_ROLBDCP_COFCP_AR_0	D   R DUCE__MOD
TRUNC_TSOR_STC_CSOR2_URGLBDCP_COFCP_AR_0	D   R DUCE__MOD
ROUN_UPDA2_MO_C_SOR21UR}MLBDCP_COFCP_AR_0	D   R DUCE__MOD    = 0x5,
	HDMLBDCP_COFCP_AR_DYNAMIC_0	D   2_24BPP  LBDCP_COFCP_AR_DYNAMIC_0	D   2_24B_36BPPDMI_AUDY_SOR2_URGLBDCP_COFCP_AR_DYNAMIC_0	D   2_24B_30BPPDMI_AUDY_SOR21UR}MLBDCP_COFCP_AR_DYNAMIC_0	D   2_24B    = 0x5,
	HDMLBDCP_COFCP_AR_INedeLEAVEI D_FALLBDCP_COFCP_AR_INedeLEAVEI       = 0x0,
	HDMI_GC_SOR2_URGLBDCP_COFCP_AR_INedeLEAVEI D    = 0x0,
	HDMI_GC_CSOR21UR}MLBDCP_COFCP_AR_INedeLEAVEI D    = 0x5,
	HDMLBDCP_COFCP_AR_0REFILCI D_FALLBDCP_COFCP_AR_0REFILCI       = 0x0,
	HDMI_GC_CONSOR2_URGLBDCP_COFCP_AR_0REFILCI DABLE__EN
	HDMI_ERROR_NOTSOR21UR}MLBDCP_COFCP_AR_0REFILCI D    = 0x5,
	HDMLBDCP_COFCP_AR_REQUEum MMODE_ROLBDCP_COFCP_AR_REQUEum MMODfDCP_A 0x1,
} DCP_DC_LSOR2_URGLBDCP_COFCP_AR_REQUEum MMODf TAR
_OF_LINENROR_NOTSOR21UR}MLBDCP_COFCP_AR_REQUEum MMOD    = 0x5,
	HDMLBDCP_COFCP_AR_ALPE__ D_FALLBDCP_COFCP_AR_ALPE___      = 0x0,
	HDMI_GC_CONT_SOR2_URGLBDCP_COFCP_AR_ALPE__ DABLE__EN
	HDMI_ERROR_NOT_MSOR21UR}MLBDCP_COFCP_AR_ALPE__ D    = 0x5,
	HDMLBDVLINE_ TAR
_ENDDVLINE_INVHFALLBDVLINE_ TAR
_ENDDVLINE_DCP_A 0x1,
} DCP_DC_LUT_SOR2_URGLBDVLINE_ TAR
_ENDDVLINE_INVC1S = 0x0,
	HDMI_GC_CSOR21UR}MLBDVLINE_ TAR
_ENDDVLINE_INV    = 0x5,
	HDMLBDVLINE2_ TAR
_ENDDVLINE2_INVHFALLBDVLINE2_ TAR
_ENDDVLINE2_DCP_A 0x1,
} DCP_DC_LUSOR2_URGLBDVLINE2_ TAR
_ENDDVLINE2_INVC1S = 0x0,
	HDMI_GCSOR21UR}MLBDVLINE2_ TAR
_ENDDVLINE2_INV    = 0x5,
	HDMLBDE_UERRUPTRDMA_RVBLANK_E_UERRUPTRDMA_HFALLBDE_UERRUPTRDMA_RVBLANK_E_UERRUPTR_      = 0x0,
SOR2_URGLBDE_UERRUPTRDMA_RVBLANK_E_UERRUPTR DABLE__EN
	HDSOR21UR}MLBDE_UERRUPTRDMA_RVBLANK_E_UERRUPTRDMA_    = 0x5,
	HDMLBDE_UERRUPTRDMA_RVLINE_INUERRUPTRDMA_HFALLBDE_UERRUPTRDMA_RVLINE_INUERRUPTR_      = 0x0,
	SOR2_URGLBDE_UERRUPTRDMA_RVLINE_INUERRUPTR DABLE__EN
	HDMSOR21UR}MLBDE_UERRUPTRDMA_RVLINE_INUERRUPTRDMA_    = 0x5,
	HDMLBDE_UERRUPTRDMA_RVLINE2_INUERRUPTRDMA_HFALLBDE_UERRUPTRDMA_RVLINE2_E_UERRUPTR_      = 0x0,
SOR2_URGLBDE_UERRUPTRDMA_RVLINE2_E_UERRUPTR DABLE__EN
	HDSOR21UR}MLBDE_UERRUPTRDMA_RVLINE2_INUERRUPTRDMA_    = 0x5,
	HDMLBDVLINE_ TATUSDVLINE_   FLOWLBDVLINE_ TATUSDVLINE_DCP_A 0x1,
} DCP_DC_LUT_RW_SOR2_URGLBDVLINE_ TATUSDVLINE_CLEARPELAY_EN
	HDMI_ERROAUDSOR21UR}MLBDVLINE_ TATUSDVLINE_       = 0x5,
	HDMLBDVLINE_ TATUSDVLINE_INUERRUPTRTYPEFLOWLBDVLINE_ TATUSDVLINE_INUERRUPTRTYPE LEVCP_BASED_SOR2_URGLBDVLINE_ TATUSDVLINE_INUERRUPTRTYPE PULS__BASED_SOR21UR}MLBDVLINE_ TATUSDVLINE_INUERRUPTRTYPE    = 0x5,
	HDMLBDVLINE2_ TATUSDVLINE2_   FLOWLBDVLINE2_ TATUSDVLINE2_DCP_A 0x1,
} DCP_DC_LUT_RSOR2_URGLBDVLINE2_ TATUSDVLINE2_CLEARPELAY_EN
	HDMI_ERROASOR21UR}MLBDVLINE2_ TATUSDVLINE2_       = 0x5,
	HDMLBDVLINE2_ TATUSDVLINE2_INUERRUPTRTYPEFLOWLBDVLINE2_ TATUSDVLINE2_INUERRUPTRTYPE LEVCP_BASEDSOR2_URGLBDVLINE2_ TATUSDVLINE2_INUERRUPTRTYPE PULS__BASEDSOR21UR}MLBDVLINE2_ TATUSDVLINE2_INUERRUPTRTYPE    = 0x5,
	HDMLBDVBLANK_ TATUSDVBLANK_   FLOWLBDVBLANK_ TATUSDVBLANK_DCP_A 0x1,
} DCP_DC_LUT_RSOR2_URGLBDVBLANK_ TATUSDVBLANK_CLEARPELAY_EN
	HDMI_ERROASOR21UR}MLBDVBLANK_ TATUSDVBLANK_       = 0x5,
	HDMLBDVBLANK_ TATUSDVBLANK_INUERRUPTRTYPEFLOWLBDVBLANK_ TATUSDVBLANK_INUERRUPTRTYPE LEVCP_BASEDSOR2_URGLBDVBLANK_ TATUSDVBLANK_INUERRUPTRTYPE PULS__BASEDSOR21UR}MLBDVBLANK_ TATUSDVBLANK_INUERRUPTRTYPE    = 0x5,
	HDMLBDRnum P_GRPfSEL_LBDRnum P_GRPfSELFLOWLBDRnum P_GRPfSEL_LBDRnum P_GRPfSELR_      = 0x0,SOR2_URGLBDRnum P_GRPfSEL_LBDRnum P_GRPfSELRRROM_VRnum VBLANKSOR21URGLBDRnum P_GRPfSEL_LBDRnum P_GRPfSELRRROM_POWERDOWN P_GRPSOR22URGLBDRnum P_GRPfSEL_LBDRnum P_GRPfSELRRROM_VRnum VBLANK_POWERDOWN P_GRPSOR23UR}MLBDRnum P_GRPfSEL_LBDRnum P_GRPfSEL    = 0x5,
	HDMLBDRnum P_GRPfSEL_LBDRnum P_GRPfSEL2FLOWLBDRnum P_GRPfSEL_LBDRnum P_GRPfSEL2IUCONVBLANKI_SOR2_URGLBDRnum P_GRPfSEL_LBDRnum P_GRPfSEL2IUCONV= 0x0,
SOR21UR}MLBDRnum P_GRPfSEL_LBDRnum P_GRPfSEL2    = 0x5,
	HDMLBDRnum P_GRPfSEL_LBDRnum DUR_TSOR_LOWLBDRnum P_GRPfSEL_LBDRnum DUR_TSORu16_CLO  S 0x0,SOR2_URGLBDRnum P_GRPfSEL_LBDRnum DUR_TSORu32_CLO  S 0x0,SOR21URGLBDRnum P_GRPfSEL_LBDRnum DUR_TSORu64_CLO  S 0x0,SOR22URGLBDRnum P_GRPfSEL_LBDRnum DUR_TSORu128_CLO  S 0x0SOR23UR}MLBDRnum P_GRPfSEL_LBDRnum DUR_TSOR    = 0x5,
	HDMLBDKEYER_COL   CTRE_LBDKEYER_COL    D_FALLBDKEYER_COL   CTRE_LBDKEYER_COL   _      = 0x0,
SOR2_URGLBDKEYER_COL   CTRE_LBDKEYER_COL    DABLE__EN
	HDSOR21UR}MLBDKEYER_COL   CTRE_LBDKEYER_COL    D    = 0x5,
	HDMLBDKEYER_COL   CTRE_LBDKEYER_COL   REP  D_FALLBDKEYER_COL   CTRE_LBDKEYER_COL   REPLACEMENTR_      SOR2_URGLBDKEYER_COL   CTRE_LBDKEYER_COL   REPLACEMENTR DABLESOR21UR}MLBDKEYER_COL   CTRE_LBDKEYER_COL   REP  D    = 0x5,
	HDMLBDBUFFERM TATUSDLBDBUFFERMdMPTY_   FLOWLBDBUFFERM TATUSDLBDBUFFERMdMPTY_DCP_A 0x1,
} DCPSOR2_URGLBDBUFFERM TATUSDLBDBUFFERMdMPTY_   =n4BPEEEEEEEESOR21UR}MLBDBUFFERM TATUSDLBDBUFFERMdMPTY_       = 0x5,
	HDMLBDBUFFERM TATUSDLBDBUFFERMFULL_   FLOWLBDBUFFERM TATUSDLBDBUFFERMFULL_DCP_A 0x1,
} DCP_SOR2_URGLBDBUFFERM TATUSDLBDBUFFERMFULL_   =n4BPEEEEEEEEESOR21UR}MLBDBUFFERM TATUSDLBDBUFFERMFULL_       = 0x5,
	HDMLBDMVP_AFR_FLIPM_MOD_MVP_AFR_FLIPM_MODFLOWLBDMVP_AFR_FLIPM_MOD_MVP_AFR_FLIPM_MOD_REAL_FLIP,SOR22URGLBDMVP_AFR_FLIPM_MOD_MVP_AFR_FLIPM_MOD_DUMMY_FLIPSOR23UR}MLBDMVP_AFR_FLIPM_MOD_MVP_AFR_FLIPM_MOD    = 0x5,
	HDMLBDMVP_AFR_FLIPMFIFO_C} D_MVP_AFR_FLIPMFIFO_P_GRPH   LBDMVP_AFR_FLIPMFIFO_C} D_MVP_AFR_FLIPMFIFO_DCP_A SOR2_URGLBDMVP_AFR_FLIPMFIFO_C} D_MVP_AFR_FLIPMFIFO_P_GRPp  RSVESOR21UR}MLBDMVP_AFR_FLIPMFIFO_C} D_MVP_AFR_FLIPMFIFO_P_GRP    = 0x5,
	HDMLBDMVP_AFR_FLIPMFIFO_C} D_MVP_AFR_FLIPMFIFO_P_GRP_   FLOWLBDMVP_AFR_FLIPMFIFO_C} D_MVP_AFR_FLIPMFIFO_P_GRP_   P TE_UCOD0SOR2_URGLBDMVP_AFR_FLIPMFIFO_C} D_MVP_AFR_FLIPMFIFO_P_GRPp   P TE_UCOD1SOR21UR}MLBDMVP_AFR_FLIPMFIFO_C} D_MVP_AFR_FLIPMFIFO_P_GRP_       = 0x5,
	HDMLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMLINE_DUM_IN = RDMMODFLOWLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMLINE_DUM_IN = RDMMOD typIN = RSOR2_URGLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMLINE_DUM_IN = RDMMOD DEBUGSOR21URGLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMLINE_DUM_IN = RDMMOD HRnum MMODedef2UROWLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMLINE_DUM_IN = RDMMOD    = 0x5,
	HDMLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMCP_D  D    =_ROLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMCP_D _      SOR2_URGLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMCP_D  DEEEEESOR21UR}MLBDMVP_FLIPMLINE_DUM_IN = RDMVP_FLIPMCP_D  D        = 0x5,
	HDMLBDCCDMVP_LBRSOR2_UPIMVP_SWAP
LO  _IE__MODE_ROALPE__LBDCCDMVP_LBRSOR2_UPIMVP_SWAP
LO  _IE__MODRDMAUERSOR21URGALPE__LBDCCDMVP_LBRSOR2_UPIMVP_SWAP
LO  _IE__MODRSLAVDedef2UROWLBDCCDMVP_LBRSOR2_UPIMVP_SWAP
LO  _IE__MOD    = 0x5,
	HDMLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enuSELFLOWLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enuSELP TE_UCOD0SOR2_URGLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enuSELP TE_UCOD1SOR21UR}MLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enuSEL    = 0x5,
	HDMLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enu_CURSOONEH   LBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enutyp_CURSOONESOR2_URGLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enu_CURSO_D ONESOR21UR}MLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enu_CURSOONE    = 0x5,
	HDMLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enu_CURSOZERD0   LBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enutyp_CURSOZERDSOR2_URGLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enu_CURSO_D ZERDSOR21UR}MLBDCCDMVP_LBRSOR2_UPICCDMVP_SWAP
LO  _ enu_CURSOZERD    = 0x5,
	HDMLBDTnum DEBUG_INDEX_LBDTnum DEBUG_PH_ST  D_FALLBDTnum DEBUG_INDEX_LBDTnum DEBUG_PH_ST  DP TE_UCOD0SOR2_URGLBDTnum DEBUG_INDEX_LBDTnum DEBUG_PH_ST  DP TE_UCOD1SOR21UR}MLBDTnum DEBUG_INDEX_LBDTnum DEBUG_PH_ST  D    = 0x5,
	HDMLBV_0	D   2_24BPP  0	D   2_24B_30BPPDMI_AUDEY_MODGC_C
} DCP_DC_LUT_RSOR2_URG0	D   2_24B_24BPPDMI_AUDY_MODGC_C__EN
	HDMI_ERROASOR21UR	0	D   2_24B_18BPPDMI_AUDY_MODGC_C__EN
	HDMI_ERROASOR22UR	0	D   2_24B_38BPPDMI_AUDY_MODGC_C__EN
	HDMI_ERROASOR23UR}MLBV_0	D   2_24B    = 0x5,
	HDMLBV_0	D   EXPAE__MODE_RO0	D   EXPAE__MOD_ZERDIEXPY_MODGC_C
} DCP_DC_LUT_RSOR2_URG0	D   EXPAE__MOD_DYNIEXPY_MODGC_C
} DCP_DC_LUT_RESOR21UR}MLBV_0	D   EXPAE__MOD    = 0x5,
	HDMLBV_INedeLEAVEI D_FALINedeLEAVEI   DMI_AUDY_MODGC_C__EN
	HDMI_ERROAT_RSOR2_URGINedeLEAVEI D_DMI_AUDY_MODGC_C__EN
	HDMI_ERROAT_RSOR21UR}MLBV_INedeLEAVEI D    = 0x5,
	HDMLBV_0	D   R DUCE__MODE_RO0	D   R DUCE__MOD
TRUNC_TSOR_STC_C
} DCP_DC_LUT_RSOR2_URG0	D   R DUCE__MOD
ROUN_UPDA2_MO_C_} DCP_DC_LUT_RESOR21UR}MLBV_0	D   R DUCE__MOD    = 0x5,
	HDMLBV_DYNAMIC_0	D   2_24BPP  DYNAMIC_0	D   2_24B_36BPPDMI_AUDY_
} DCP_DC_LUT_RSOR2_URGDYNAMIC_0	D   2_24B_30BPPDMI_AUDY_} DCP_DC_LUT_RESOR21UR}MLBV_DYNAMIC_0	D   2_24B    = 0x5,
	HDMLBV DITHERMENFLOW_ITHERM2  DMI_AUDY_MODGC_C__EN
	HDMI_ERROAT_RUT_RSOR2_URGDITHERMENFDMI_AUDY_MODGC_C__EN
	HDMI_ERROAT_RUT_RSOR21UR}MLBV_DITHERMEN    = 0x5,
	HDMLBV DOWNSCA_GRPREFETCHMENFLOW_OWNSCA_GRPREFETCHM2  DMI_AUDY_MODGC_C__EN
	HDMI_SOR2_URGDOWNSCA_GRPREFETCHMENFGC_C__EN
	HDMI_ERROAT_RUT_RSOR21UR}MLBV_DOWNSCA_GRPREFETCHMEN    = 0x5,
	HDMLBV MEMORYRSORFIGE_ROMEMORYRSORFIGx  = 0x0,
	DCP_KEY_MODGC_C_EN
	HDMI_SOR2_URGMEMORYRSORFIGx  = 0x1,
	DCP_KEY_MODE_IN_RAT_RUT_RSOR21URGMEMORYRSORFIGx0x1,
	DCP_GRPH_DFQ_SIZE_DERAT_RUT_RSOR22URGMEMORYRSORFIGxP_GRPH_DFQ_MIN_FREEIO_DELAY_T_RUT_RSOR23UR}MLBV_MEMORYRSORFIG    = 0x5,
	HDMLBV Rnum P_GRPfSEL2FLOWRnum P_GRPfSEL2IV0LANKI_ERROR_NOT_MAS_C_EN
	HDMI_SOR2_URGRnum P_GRPfSEL2IV= 0x0,
DCP_KEY_MODE_IN_RAT_RUT_RSOR21UR}MLBV Rnum P_GRPfSEL2    = 0x5,
	HDMLBV Rnum DUR_TSOR_LOWRnum DUR_TSORu16GRPH_DFQ_MIN_FREEIO_DELAY_T_RUT_RSOR2_URGRnum DUR_TSORu32GRPH_DFQ_MIN_FREEIO_DELAY_T_RUT_RSOR21URGRnum DUR_TSORu6   = 0x2,
	DCP_DC_LUT_INC__T_RUT_RSOR22URGRnum DUR_TSORu128RROR 2,
	DCP_DC_LUT_INC__T_RUT_RSOR23UR}MLBV Rnum DUR_TSOR    = 0x5,
	HDMSCL_C _CM_TAP_PAIR_IDX_LOWRCL_C _CM_TAP_PAIR_ID  = 0x0,
	DCP_KEY_MODGC_C_ENSOR2_URGRCL_C _CM_TAP_PAIR_ID  = 0x1,
	DCP_KEY_MODE_IN_RASOR21URGRCL_C _CM_TAP_PAIR_ID2GRPH_DFQ_MIN_FREEIO_DELAY_TSOR22URGRCL_C _CM_TAP_PAIR_IDP_GRPH_DFQ_MIN_FREEIO_DELAY_edef3RR_RCL_C _CM_TAP_PAIR_ID   = 0x2,
	DCP_DC_LUT_INC__Tedef4UR}MSCL_C _CM_TAP_PAIR_IDX    = 0x5,
	HDMSCL_C _CM_PE_CO_LOWRCL_C _CM_PE_COI  = 0x0,
	DCP_KEY_MODGC_C_EN
	HDMSOR2_URGRCL_C _CM_PE_COI  = 0x1,
	DCP_KEY_MODE_IN_RAT_RUTSOR21URGRCL_C _CM_PE_COI2GRPH_DFQ_MIN_FREEIO_DELAY_T_RUT_SOR22URGRCL_C _CM_PE_COIP_GRPH_DFQ_MIN_FREEIO_DELAY_T_RUTedef3RR_RCL_C _CM_PE_COI   = 0x2,
	DCP_DC_LUT_INC__T_RUT_edef4UR_RCL_C _CM_PE_COI5 = 0x6,
	DCP_DC_LUT_INC_R_T_RUT_edef5UR_RCL_C _CM_PE_COI6GRPH_DFQ_MIN_FREEIO_DELAY_T_RUT_edef6UR_RCL_C _CM_PE_COI7 = 0x1,
	DCP_KEY_MODE_IN_RT_RUT_edef7UR_RCL_C _CM_PE_COI8RROR 2,
	DCP_DC_LUT_INC__T_RUT_RSOR28UR}MSCL_C _CM_PE_CO    = 0x5,
	HDMSCL_C _CM_FILedeRTYPEFLOWSCL_C _CM_FILedeRTYPE_V= R_LUMA
RGB_LUTC__T_RUT_RSOR2_URGRCL_C _CM_FILedeRTYPE_V= R_CHROMA
LUTC__T_RUT_RUTSOR21URGRCL_C _CM_FILedeRTYPE_HORI_LUMA
RGB_LUTC__T_RUT_RSOR22URGRCL_C _CM_FILedeRTYPE_HORI_CHROMA
LUTC__T_RUT_RUTSOR23UR}MSCL_C _CM_FILedeRTYPE    = 0x5,
	HDMSCL__MODRSELFLOWSCL__MODRRGB_0x0,
	ER 2,
	DCP_DC_LUT_INC__T_RUT_RSOR2_URGRCL__MODRRGB_SCA_UPDA2_MO_C_} DCP_DC_LUT_REUT_RUTSOR21URGRCL__MODRYCBCR_SCA_UPDA2_MO_C_} DCP_DC_LUT_REUT_RSOR22URGRCL__MODRYCBCR_0x0,
	ER 2,
	DCP_DC_LUT_INC__T_RUTSOR23UR}MSCL__MODRSEL    = 0x5,
	HDMSCL_PSCL_ENFLOWSCL_PSCL__      = 0x0,
	HDMI_GC_CONT_INC__T_RUT_RSOR2_URGRCL_PSCL_ENAN   = 0x0,
	HDMI_GC_CONT_INC__T_RUT_RSOR21UR}MSCL_PSCL_EN    = 0x5,
	HDMSCL_V_DUM_OF_TAPSFLOWSCL_V_DUM_OF_TAPSI  = 0x1,
	DCP_KEY_MODE_IN_RAT_RSOR2_URGRCL_V_DUM_OF_TAPSI2GRPH_DFQ_MIN_FREEIO_DELAY_T_RUSOR21URGRCL_V_DUM_OF_TAPSIP_GRPH_DFQ_MIN_FREEIO_DELAY_T_RSOR22URGRCL_V_DUM_OF_TAPSI   = 0x2,
	DCP_DC_LUT_INC__T_RUedef3RR_RCL_V_DUM_OF_TAPSI5 = 0x6,
	DCP_DC_LUT_INC_R_T_RUedef4UR_RCL_V_DUM_OF_TAPSI6GRPH_DFQ_MIN_FREEIO_DELAY_T_RUedef5UR}MSCL_V_DUM_OF_TAPS    = 0x5,
	HDMSCL_H_DUM_OF_TAPSFLOWSCL_H_DUM_OF_TAPSI  = 0x1,
	DCP_KEY_MODE_IN_RAT_RSOR2_URGRCL_H_DUM_OF_TAPSI2GRPH_DFQ_MIN_FREEIO_DELAY_T_RUSOR21URGRCL_H_DUM_OF_TAPSI   = 0x2,
	DCP_DC_LUT_INC__T_RUedef3RR_RCL_H_DUM_OF_TAPSI6GRPH_DFQ_MIN_FREEIO_DELAY_T_RUedef5UR_RCL_H_DUM_OF_TAPSI8RROR 2,
	DCP_DC_LUT_INC__T_RUTedef7UR_RCL_H_DUM_OF_TAPSI   = 0x0,
	DCP_KEY_MODGC_C_EN
	edef9UR}MSCL_H_DUM_OF_TAPS    = 0x5,
	HDMSCL_BOUN_ARYR_MODE_ROSCL_BOUN_ARYR_MOD_BLA    = 0x1,
} HDMI_ERROR_ACK;SOR2_URGRCL_BOUN_ARYR_MOD_EDGE 0x0,
	DCP_KEY_MODGC_C_EN
	edef1UR}MSCL_BOUN_ARYR_MOD    = 0x5,
	HDMSCL_EARLY_EOL__MOE_ROSCL_EARLY_EOL__MOSOCRTx0,
DCP_KEY_MODE_IN_RAT_RUTSOR2_URGRCL_EARLY_EOL__MOSOINedeNA 0x1,
} DCP_DC_LUT_RW_	edef1UR}MSCL_EARLY_EOL__MO    = 0x5,
	HDMSCL_Bx0,
	 _MODE_ROSCL_Bx0,
	 _MODRMC_MRPELAY_EN
	HDMI_ERROAUDR_ACK;SOR2_URGRCL_Bx0,
	 _MODRAC_NRPELAY_EN
	HDMI_ERROAUDR_ACK;SOR21URGRCL_Bx0,
	 _MODRAC_ARPELAY_EN
	HDMI_ERROAUDR_ACK;SOR22URGRCL_Bx0,
	 _MODR   = 0x3,
} HDMI_AUDIOROAUDR_ACK;SOR23UR}MSCL_Bx0,
	 _MOD    = 0x5,
	HDMSCL_V_MANUA    PLIC_TE_FACTORFLOWSCL_V_MANUA    PLIC_TE_FACTORI  = 0x1,
	DCP_KEY_MSOR2_URGRCL_V_MANUA    PLIC_TE_FACTORI2GRPH_DFQ_MIN_FREEISOR21URGRCL_V_MANUA    PLIC_TE_FACTORIP_GRPH_DFQ_MIN_FREESOR22URGRCL_V_MANUA    PLIC_TE_FACTORI   = 0x2,
	DCP_DC_Ledef3RR_RCL_V_MANUA    PLIC_TE_FACTORI5 = 0x6,
	DCP_DC_LUedef4UR_RCL_V_MANUA    PLIC_TE_FACTORI6GRPH_DFQ_MIN_FREEIedef5UR_RCL_V_MANUA    PLIC_TE_FACTORI7 = 0x1,
	DCP_KEY_Medef6UR_RCL_V_MANUA    PLIC_TE_FACTORI8RROR 2,
	DCP_DC_LUedef7UR_RCL_V_MANUA    PLIC_TE_FACTORI9 = 0x1,
	DCP_KEY_MSOR28URWSCL_V_MANUA    PLIC_TE_FACTORI   = 0x0,
	DCP_KEY_edef9URWSCL_V_MANUA    PLIC_TE_FACTORI   = 0x1,
	DCP_KEY_edefaURWSCL_V_MANUA    PLIC_TE_FACTORI 0x1,
	DCP_GRPH_DFQSOR2bURWSCL_V_MANUA    PLIC_TE_FACTORI P_GRPH_DFQ_MIN_FRESOR2cURWSCL_V_MANUA    PLIC_TE_FACTORI    = 0x2,
	DCP_DC_SOR2dURWSCL_V_MANUA    PLIC_TE_FACTORI 5 = 0x6,
	DCP_DC_LSOR2eURWSCL_V_MANUA    PLIC_TE_FACTORI 6GRPH_DFQ_MIN_FREESOR2fUR}MSCL_V_MANUA    PLIC_TE_FACTOR    = 0x5,
	HDMSCL_H_MANUA    PLIC_TE_FACTORFLOWSCL_H_MANUA    PLIC_TE_FACTORI  = 0x1,
	DCP_KEY_MSOR2_URGRCL_H_MANUA    PLIC_TE_FACTORI2GRPH_DFQ_MIN_FREEISOR21URGRCL_H_MANUA    PLIC_TE_FACTORIP_GRPH_DFQ_MIN_FREESOR22URGRCL_H_MANUA    PLIC_TE_FACTORI   = 0x2,
	DCP_DC_Ledef3RR_RCL_H_MANUA    PLIC_TE_FACTORI5 = 0x6,
	DCP_DC_LUedef4UR_RCL_H_MANUA    PLIC_TE_FACTORI6GRPH_DFQ_MIN_FREEIedef5UR_RCL_H_MANUA    PLIC_TE_FACTORI7 = 0x1,
	DCP_KEY_Medef6UR_RCL_H_MANUA    PLIC_TE_FACTORI8RROR 2,
	DCP_DC_LUedef7UR_RCL_H_MANUA    PLIC_TE_FACTORI9 = 0x1,
	DCP_KEY_MSOR28URWSCL_H_MANUA    PLIC_TE_FACTORI   = 0x0,
	DCP_KEY_edef9URWSCL_H_MANUA    PLIC_TE_FACTORI   = 0x1,
	DCP_KEY_edefaURWSCL_H_MANUA    PLIC_TE_FACTORI 0x1,
	DCP_GRPH_DFQSOR2bURWSCL_H_MANUA    PLIC_TE_FACTORI P_GRPH_DFQ_MIN_FRESOR2cURWSCL_H_MANUA    PLIC_TE_FACTORI    = 0x2,
	DCP_DC_SOR2dURWSCL_H_MANUA    PLIC_TE_FACTORI 5 = 0x6,
	DCP_DC_LSOR2eURWSCL_H_MANUA    PLIC_TE_FACTORI 6GRPH_DFQ_MIN_FREESOR2fUR}MSCL_H_MANUA    PLIC_TE_FACTOR    = 0x5,
	HDMSCL_V_CAL_ICP_D R_TSO_ENFLOWSCL_V_CAL_ICP_D R_TSO__      = 0x0,
	HDMI_GC_CONTSOR2_URGRCL_V_CAL_ICP_D R_TSO_EN    = 0x0,
	HDMI_GC_CONT_SOR21UR}MSCL_V_CAL_ICP_D R_TSO_EN    = 0x5,
	HDMSCL_H_CAL_ICP_D R_TSO_ENFLOWSCL_H_CAL_ICP_D R_TSO__      = 0x0,
	HDMI_GC_CONTSOR2_URGRCL_H_CAL_ICP_D R_TSO_EN    = 0x0,
	HDMI_GC_CONT_SOR21UR}MSCL_H_CAL_ICP_D R_TSO_EN    = 0x5,
	HDMSCL_H_FILedeRPI  P EARESTFLOWSCL_H_FILedeRPI  P EARESTI       = 0x0,
	HDMI_GC_SOR2_URGSCL_H_FILedeRPI  P EARESTI D    = 0x0,
	HDMI_GC_CSOR21UR}MSCL_H_FILedeRPI  P EAREST    = 0x5,
	HDMSCL_H_2TAP_HARDCO_E_COEF_ENFLOWSCL_H_2TAP_HARDCO_E_COEF__      = 0x0,
	HDMI_GC_CSOR2_URGSCL_H_2TAP_HARDCO_E_COEF_EN    = 0x0,
	HDMI_GC_COSOR21UR}MSCL_H_2TAP_HARDCO_E_COEF_EN    = 0x5,
	HDMSCL_V_FILedeRPI  P EARESTFLOWSCL_V_FILedeRPI  P EARESTI       = 0x0,
	HDMI_GC_SOR2_URGSCL_V_FILedeRPI  P EARESTI D    = 0x0,
	HDMI_GC_CSOR21UR}MSCL_V_FILedeRPI  P EAREST    = 0x5,
	HDMSCL_V_2TAP_HARDCO_E_COEF_ENFLOWSCL_V_2TAP_HARDCO_E_COEF__      = 0x0,
	HDMI_GC_CSOR2_URGSCL_V_2TAP_HARDCO_E_COEF_EN    = 0x0,
	HDMI_GC_COSOR21UR}MSCL_V_2TAP_HARDCO_E_COEF_EN    = 0x5,
	HDMSCL_DCP_TE_TAKENFLOWSCL_DCP_TE_TAKEN_NO= 0x0,
	HDMI_GC_CO,
	HDMI_GC_CSOR2_URGSCL_DCP_TE_TAKEN_YE	ER 2,
	DCP_DC_LUT_INC__T_RUT_SOR21UR}MSCL_DCP_TE_TAKEN    = 0x5,
	HDMSCL_DCP_TE_LO  FLOWSCL_DCP_TE_UNLO  T_ELAY_EN
	HDMI_ERROR_NOT_MA H_CSOR2_URGSCL_DCP_TE_LO  T_ELAY_EN
	HDMI_ERROR_NOT_MA H_CT_SOR21UR}MSCL_DCP_TE_LO      = 0x5,
	HDMSCL_COEF_DCP_TE_COMPLETEFLOWSCL_COEF_DCP_TE_ TE_COMPLETE_ELAY_EN
	HDMI_ERROR_SOR2_URGRCL_COEF_DCP_TE_COMPLETE_ELAY_EN
	HDMI_ERROR_NOT_SOR21UR}MSCL_COEF_DCP_TE_COMPLETE    = 0x5,
	HDMSCL_HF_SHARP_SCA_GRFACTORFLOWSCL_HF_SHARP_SCA_GRFACTORI  = 0x0,
	DCP_KEY_MODGCSOR2_URGSCL_HF_SHARP_SCA_GRFACTORI  = 0x1,
	DCP_KEY_MODE_SOR21URGRCL_HF_SHARP_SCA_GRFACTORI2 0x0,
	DCP_KEY_MODGC_CSOR22URGRCL_HF_SHARP_SCA_GRFACTORIP_GRPH_DFQ_MIN_FREEIO_Dedef3RR_RCL_HF_SHARP_SCA_GRFACTORI   = 0x2,
	DCP_DC_LUT_Iedef4UR_RCL_HF_SHARP_SCA_GRFACTORI5 = 0x6,
	DCP_DC_LUT_INedef5UR_RCL_HF_SHARP_SCA_GRFACTORI6GRPH_DFQ_MIN_FREEIO_DEedef6UR_RCL_HF_SHARP_SCA_GRFACTORI7 = 0x1,
	DCP_KEY_MODE_edef7UR}MSCL_HF_SHARP_SCA_GRFACTOR    = 0x5,
	HDMSCL_HF_SHARP_ENFLOWSCL_HF_SHARP__      = 0x0,
	HDMI_GC_CONT_INC__T_RSOR2_URGSCL_HF_SHARP_ DABLE__EN
	HDMI_ERROR_NOT_MINC__T_RSOR21UR}MSCL_HF_SHARP_EN    = 0x5,
	HDMSCL_VF_SHARP_SCA_GRFACTORFLOWSCL_VF_SHARP_SCA_GRFACTORI  = 0x0,
	DCP_KEY_MODGCSOR2_URGSCL_VF_SHARP_SCA_GRFACTORI  = 0x1,
	DCP_KEY_MODE_SOR21URGRCL_VF_SHARP_SCA_GRFACTORI2 0x0,
	DCP_KEY_MODGC_CSOR22URGRCL_VF_SHARP_SCA_GRFACTORIP_GRPH_DFQ_MIN_FREEIO_Dedef3RR_RCL_VF_SHARP_SCA_GRFACTORI   = 0x2,
	DCP_DC_LUT_Iedef4UR_RCL_VF_SHARP_SCA_GRFACTORI5 = 0x6,
	DCP_DC_LUT_INedef5UR_RCL_VF_SHARP_SCA_GRFACTORI6GRPH_DFQ_MIN_FREEIO_DEedef6UR_RCL_VF_SHARP_SCA_GRFACTORI7 = 0x1,
	DCP_KEY_MODE_edef7UR}MSCL_VF_SHARP_SCA_GRFACTOR    = 0x5,
	HDMSCL_VF_SHARP_ENFLOWSCL_VF_SHARP__      = 0x0,
	HDMI_GC_CONT_INC__T_RSOR2_URGSCL_VF_SHARP_ DABLE__EN
	HDMI_ERROR_NOT_MINC__T_RSOR21UR}MSCL_VF_SHARP_EN    = 0x5,
	HDMSCL_ALU__      =LOWSCL_ALU_ DABLE_ELAY_EN
	HDMI_ERROR_NOT_MA H_CT__RSOR2_URGSCL_ALU__      _ELAY_EN
	HDMI_ERROR_NOT_MA H_CT__SOR21UR}MSCL_ALU__          = 0x5,
	HDMSCL_HOS,RSORFLICTRDMA_HFALSCL_HOS,RSORFLICTR_      _INUERRUPTNOT_MA H_CT__RSOR2_URGSCL_HOS,RSORFLICTR D     INUERRUPTNOT_MA H_CT__RRSOR21UR}MSCL_HOS,RSORFLICTRDMA_    = 0x5,
	HDMSCL_SCL__MOSOCHANGERDMA_HFALSCL__MOSOCHANGER_      _INUERRUPTNOT_MA H_CT__R_RSOR2_URGRCL__MODRCHANGER D     INUERRUPTNOT_MA H_CT__RRRRSOR21UR}MSCL_SCL__MOSOCHANGERDMA_    = 0x5,
	HDMSCLV__MODRSELFLOWSCLV__MODRRGB_0x0,
	ER 2,
	DCP_DC_LUT_INC__T_RUT_SOR2_URGRCLV__MODRRGB_SCA_UPDA2_MO_C_} DCP_DC_LUT_REUT_RUSOR21URGRCLV__MODRYCBCR_SCA_UPDA2_MO_C_} DCP_DC_LUT_REUT_SOR22URGRCLV__MODRYCBCR_0x0,
	ER 2,
	DCP_DC_LUT_INC__T_RUSOR23UR}MSCLV__MODRSEL    = 0x5,
	HDMSCLV_INedeLACE_SOURCE_FALINedeLACE_SOURCE_0x4,P 0SSV = 0x0,
	HDMI_GC_CONT_SOR2_URGINedeLACE_SOURCE_INedeLEAVEC_} DCP_DC_LUT_REUT_RUSOR21URGINedeLACE_SOURCE_STA    = 0x1,
} HDMI_ERROR_ACK;_SOR22UR}MSCLV_INedeLACE_SOURCE    = 0x5,
	HDMSCLV_DCP_TE_LO  FLOWDCP_TE_UNLO  T_ELAY_EN
	HDMI_ERROR_NOT_MA H_CONT_SOR2_URGDCP_TE_LO  T_ELAY_EN
	HDMI_ERROR_NOT_MA H_CT_T_RUSOR21UR}MSCLV_DCP_TE_LO      = 0x5,
	HDMSCLV_COEF_DCP_TE_COMPLETEFLOWCOEF_DCP_TE_ TE_COMPLETEHDMI_ERROR_NOT_MA H_CONT_SOR2_URGCOEF_DCP_TE_COMPLETEF	HDMI_ERROR_NOT_MA H_CT_T_RUSOR21UR}MSCLV_COEF_DCP_TE_COMPLETE    = 0x5,
	HDMCOL__AN_DCP_TE_LO  FLOWCOL__AN_DCP_TE_UNLO  T_ELAY_EN
	HDMI_ERROR_NOT_MASOR2_URGCOL__AN_DCP_TE_LO  T_ELAY_EN
	HDMI_ERROR_NOT_MA HSOR2RFLOWCOL__AN_DCP_TE_LO      = 0x5,
	HDMCOL__AN__      _MULTIPLE_DCP_TEOLOWCOL__AN_MULTIPLE_DCP_TEOLAY_EN
	HDMI_ERROR_NOT_MASOR2_URGCOL__AN_MULTIPLE_DCP_T_E_      = 0x0,
	HDMI_GC_COSOR2RFLOWCOL__AN__      _MULTIPLE_DCP_TE    = 0x5,
	HDMCOL__AN_INPUTCSC _MODE_ROINPUTCSC _MOD_0x0,
	ER 2,
	DCP_DC_LUT_INC__T_RUT_SOR2_URGINPUTCSC _MOD_
	DCP_GRPH_REGAMM= 0x0,
	HDMI_GC_COSOR2RFLOINPUTCSC _MOD_0	DCP_GRPH_REGAMM= 0x0,
	HDMI_GC_COSOR22FLOINPUTCSC _MOD_UNITY_GRPH_REGAMM= 0x0,
	HDMI_GC_COSOR23FLOWCOL__AN_INPUTCSC _MOD    = 0x5,
	HDMCOL__AN_INPUTCSC TYPEFLOWINPUTCSC TYPE_12I  = 0x0,
	DCP_KEY_MODGC_C_EN
	HDSOR2_URGINPUTCSC TYPE_10I2GRPH_DFQ_MIN_FREEIO_DELAY_T_RUTSOR2RFLOINPUTCSC TYPE_8I   = 0x2,
	DCP_DC_LUT_INC__T_RUT_edef2FLOWCOL__AN_INPUTCSC TYPE    = 0x5,
	HDMCOL__AN_INPUTCSC SORV= RFLOWINPUTCSC ROUN_  = 0x2,
	DCP_DC_LUT_INC__T_RUT_	HDSOR2_URGINPUTCSC TRUNC_TE 0x2,
	DCP_DC_LUT_INC__T_RUT_	HDSOR21FLOWCOL__AN_INPUTCSC SORV= R    = 0x5,
	HDMCOL__AN_P= 0CA_GR_MODE_RO0= 0CA_GR_MOD_0x0,
	ER 2,
	DCP_DC_LUT_INC__T_RUT_SOR2_URG0= 0CA_GR_MOD_0x4,PH_,
	DCP_DC_LUT_INC__T_RUT_	HDSOR21FLG0= 0CA_GR_MOD_UNITY_GRPH_REGAMM= 0x0,
	HDMI_GC_COSOR22FLOWCOL__AN_0= 0CA_GR_MOD    = 0x5,
	HDMCOL__AN_INPUT_GH_MC _MODE_ROINGH_MC _MOD_0x0,
	ER 2,
	DCP_DC_LUT_INC__T_RUT_RSOR2_URGINGH_MC _MOD_FIXER 2,
	DCP_DC_LUT_INC__T_RUT_R UTSOR2RFLOINGH_MC _MOD_FLOAd = 0x0,
	HDMI_ERROR_DMA_I_GC_COSOR22FLOWCOL__AN_INPUT_GH_MC _MOD    = 0x5,
	HDMCOL__AN_OUTPUT_CSC _MODE_ROCOL__AN_OUTPUT_CSC 0x0,
	ER 2,
	DCP_DC_LUT_INC__TSOR2_URGCOL__AN_OUTPUT_CSC RGB	DCP_DC_LUT_INC__T_RUT_R UTSOR2RFLOCOL__AN_OUTPUT_CSC YCrCb60  = 0x1,
	DCP_KEY_MODE_SOR22FLOCOL__AN_OUTPUT_CSC YCrCb709 = 0x1,
	DCP_KEY_MODE_edef3RR_COL__AN_OUTPUT_CSC 
	DCP_GRPH_REGAMM= 0x0,
	HDMI_edef4UR_COL__AN_OUTPUT_CSC 0	DCP_GRPH_REGAMM= 0x0,
	HDMI_edef5UR_COL__AN_OUTPUT_CSC UNITY_GRPH_REGAMM= 0x0,
	HDMI_edef6UR}MCOL__AN_OUTPUT_CSC _MOD    = 0x5,
	HDMCOL__AN__EDCP_RSLAMP_COR2_UPFLOW_EDCP_RSLAMP__MOD_UNITY_GRPH_REGAMM= 0x0,
	HDMI_GSOR2_URG_EDCP_RSLAMP__MOD_8RROR 2,
	DCP_DC_LUT_INC__T_RUTedef1URG_EDCP_RSLAMP__MOD_   = 0x0,
	DCP_KEY_MODGC_C_EN
	edef2URG_EDCP_RSLAMP__MOD_ 2GRPH_DFQ_MIN_FREEIO_DELAY_T_RSOR23FLOWCOL__AN__EDCP_RSLAMP_COR2_UP    = 0x5,
	HDMCOL__AN_GH_MC CORR_COR2_UPFLOWGH_MC CORR__MOD_0x0,
	ER 2,
	DCP_DC_LUT_INC__T_RUSOR2_URGGH_MC CORR__MOD_
	DCP_GRPH_REGAMM= 0x0,
	HDMI_GC_edef1URGGH_MC CORR__MOD_0	DCP_GRPH_REGAMM= 0x0,
	HDMI_GC_edef2FLOWCOL__AN_GH_MC CORR_COR2_UP    = 0x5,
	HDMCOL__AN_GLOBAL_0,
	THROUGH  D    =_ROCM_GLOBAL_0,
	THROUGH _  BAL = 0x0,
	HDMI_GC_CONTSOR2_URGCM_GLOBAL_0,
	THROUGH EN    = 0x0,
	HDMI_GC_CONT_SOR21UR}MCOL__AN_GLOBAL_0,
	THROUGH  D        = 0x5,
	HDMUNP_GRPH_ENFLOWUNP_GRPH__      _ELAY_EN
	HDMI_ERROR_NOT_MA H_CT_SOR2_URGDNP_GRPH_EN    _ELAY_EN
	HDMI_ERROR_NOT_MA H_CT__SOR21UR}MDNP_GRPH_EN    = 0x5,
	HDMUNP_GRPH_2_24BPP  UNP_GRPH_8BPPDMI_AUDY_MODGC_C__EN
	HDMI_ERROA_CT_SOR2_URGDNP_GRPH_16BPPDMI_AUDY_
} DCP_DC_LUT_RT_MA H_CT__SOR21URGDNP_GRPH_32BPPDMI_AUDY_
} DCP_DC_LUT_RT_MA H_CT__SOR22UR}MDNP_GRPH_2_24B    = 0x5,
	HDMDNP_GRPH_DUM_BANKSPP  UNP_GRPH_ADDR_SURF_2_BANKGC_C__EN
	HDMI_ERROA_CT_SOR2_URGDNP_GRPH_ADDR_SURF_4_BANKGC_C__EN
	HDMI_ERROA_CT_SOR21URGDNP_GRPH_ADDR_SURF_8_BANKGC_C__EN
	HDMI_ERROA_CT_SOR22URGDNP_GRPH_ADDR_SURF_16_BANKGC_C__EN
	HDMI_ERROA_CTSOR23FLOWDNP_GRPH_DUM_BANKS    = 0x5,
	HDMDNP_GRPH_BANK_WID4BPP  UNP_GRPH_ADDR_SURF_BANK_WID4BI  = 0x1,
	DCP_KEY_MSOR2_URGUNP_GRPH_ADDR_SURF_BANK_WID4BI2GRPH_DFQ_MIN_FREEISOR21URGUNP_GRPH_ADDR_SURF_BANK_WID4BI   = 0x2,
	DCP_DC_Ledef2URGDNP_GRPH_ADDR_SURF_BANK_WID4BI8RROR 2,
	DCP_DC_LUedef3FLOWDNP_GRPH_BANK_WID4B    = 0x5,
	HDMDNP_GRPH_BANK_HEIGHTPP  UNP_GRPH_ADDR_SURF_BANK_HEIGHTI  = 0x1,
	DCP_KEY_SOR2_URGUNP_GRPH_ADDR_SURF_BANK_HEIGHTI0x1,
	DCP_GRPH_DFQSOR21URGUNP_GRPH_ADDR_SURF_BANK_HEIGHTI   = 0x2,
	DCP_DC_SOR22URGDNP_GRPH_ADDR_SURF_BANK_HEIGHTI8RROR 2,
	DCP_DC_Ledef3FLOWDNP_GRPH_BANK_HEIGHT    = 0x5,
	HDMDNP_GRPH_TI_GRSPLITPP  UNP_ADDR_SURF_TI_GRSPLIT_640	DCP_GRPH_REGAMM= 0x0SOR2_URGUNP_ADDR_SURF_TI_GRSPLIT_1280	DCP_GRPH_REGAMM= 0xSOR21URGUNP_ADDR_SURF_TI_GRSPLIT_2560	DCP_GRPH_REGAMM= 0xSOR22URGUNP_ADDR_SURF_TI_GRSPLIT_5120	DCP_GRPH_REGAMM= 0xSOR23URGUNP_ADDR_SURF_TI_GRSPLIT_1K0	DCP_GRPH_REGAMM= 0x0SOR24URGUNP_ADDR_SURF_TI_GRSPLIT_2K0	DCP_GRPH_REGAMM= 0x0SOR25URGUNP_ADDR_SURF_TI_GRSPLIT_4K0	DCP_GRPH_REGAMM= 0x0SOR26FLOWDNP_GRPH_TI_GRSPLIT    = 0x5,
	HDMDNP_GRPH_ADDRESS TRANSL_TSORu D    =_RODNP_GRPH_ADDRESS TRANSL_TSORu D    0H_REGAMM= 0x0SOR2_URGUNP_GRPH_ADDRESS TRANSL_TSORu D    1H_REGAMM= 0x0SOR21UR}MDNP_GRPH_ADDRESS TRANSL_TSORu D        = 0x5,
	HDMDNP_GRPH_PRIVI_GGED_ACCE
	 FACP_GR_RODNP_GRPH_PRIVI_GGED_ACCE
	 2  DMI_AUDY_MODGC_C__ESOR2_URGUNP_GRPH_PRIVI_GGED_ACCE
	 FADCP_GRPH_REGAMM= 0x0SOR21UR}MDNP_GRPH_PRIVI_GGED_ACCE
	 FACP_G    = 0x5,
	HDMDNP_GRPH_MACRO_TI_GRASP_GREVENUNP_ADDR_SURF_MACRO_ASP_GRI  = 0x1,
	DCP_KEY_MODESOR2_URGUNP_ADDR_SURF_MACRO_ASP_GRI2GRPH_DFQ_MIN_FREEIO_DSOR21URGUNP_ADDR_SURF_MACRO_ASP_GRI   = 0x2,
	DCP_DC_LUT_SOR22URGUNP_ADDR_SURF_MACRO_ASP_GRI8RROR 2,
	DCP_DC_LUT_Iedef3FLOWDNP_GRPH_MACRO_TI_GRASP_GR    = 0x5,
	HDMDNP_GRPH_COL    XPAESSOR _MODE_RODNP_GRPH_2YNAMIC_EXPAESSORRROR 2,
	DCP_DC_LUT_I_ESOR2_URGUNP_GRPH_ZERDIEXPAESSORRROR 2,
	DCP_DC_LUT_I_E0x0SOR21UR}MDNP_GRPH_COL    XPAESSOR _MOD    = 0x5,
	HDMDNP_VIDEO FCP_AREVENDNP_VIDEO FCP_AR  = 0x0,
	DCP_KEY_MODGC_C_EN
	HDMSOR2_URGDNP_VIDEO FCP_AR  = 0x1,
	DCP_KEY_MODE_IN_RAT_RUTSOR21URGDNP_VIDEO FCP_AR_YUV420 YCbCr_KEY_MODE_IN_RAT_RUTSOR22URGDNP_VIDEO FCP_AR_YUV420 YCrCb_KEY_MODE_IN_RAT_RUTSOR23URGDNP_VIDEO FCP_AR_YUV422 YCbCP_KEY_MODE_IN_RAT_RUTSOR24URGDNP_VIDEO FCP_AR_YUV422 YCr_KEY_MODE_IN_RAT_RUTx0SOR25URGUNP_VIDEO FCP_AR_YUV422 CbY_GRPH_REGAMM= 0x0,
	HDedef6UR_UNP_VIDEO FCP_AR_YUV422 CrY_GRPH_REGAMM= 0x0,
	HDedef7UR}MDNP_VIDEO FCP_AR    = 0x5,
	HDMUNP_GRPH_ENDIAN_SWAPE_RODNP_GRPH_ENDIAN_SWAP_N 0E 0x2,
	DCP_DC_LUT_INC__TSOR2_URGDNP_GRPH_ENDIAN_SWAP_8IN16GRPH_DFQ_MIN_FREEIO_DELSOR21URGUNP_GRPH_ENDIAN_SWAP_8IN32GRPH_DFQ_MIN_FREEIO_DELSOR22URGDNP_GRPH_ENDIAN_SWAP_8IN4P_GRPH_DFQ_MIN_FREEIO_DEedef3FLOWDNP_GRPH_ENDIAN_SWAP    = 0x5,
	HDMUNP_GRPH_RED_CROS BARE_RODNP_GRPH_RED_CROS BAR_R_Cr_KEY_MODE_IN_RAT_RUTx0TSOR2_URGDNP_GRPH_RED_CROS BAR_G_Y_GRPH_REGAMM= 0x0,
	HDMISOR21URGUNP_GRPH_RED_CROS BAR_B_CbCP_KEY_MODE_IN_RAT_RUTLSOR22URGDNP_GRPH_RED_CROS BAR_
	DCP_GRPH_REGAMM= 0x0,
	HDedef3FLOWDNP_GRPH_RED_CROS BAR    = 0x5,
	HDMUNP_GRPH_GRE =_CROS BARE_RODNP_UNP_GRPH_GRE =_CROS BAR_GY_AND_Y_GRPH_REGAMM=SOR2_URGDNP_UNP_GRPH_GRE =_CROS BAR_B_Cb_AND_CRPH_REGAMM=SOR21URGDNP_UNP_GRPH_GRE =_CROS BAR_
	DCP_GRPH_REGAMM= 0xSOR22URGDNP_UNP_GRPH_GRE =_CROS BAR_R_Cr_KEY_MODE_IN_RAT_edef3FLOWDNP_GRPH_GRE =_CROS BAR    = 0x5,
	HDMDNP_GRPH_BLUE_CROS BARE_RODNP_GRPH_BLUE_CROS BAR_B_Cb_AND_CRPH_REGAMM=GAMM=SOR2_URGDNP_GRPH_BLUE_CROS BAR_
	DCP_GRPH_REGAMM= 0x0,
	HSOR21URGUNP_GRPH_BLUE_CROS BAR_R_Cr_KEY_MODE_IN_RAT_RUTx0SOR22URGDNP_GRPH_BLUE_CROS BAR_GY_AND_Y_GRPH_REGAMM=_RAT_edef3FLOWDNP_GRPH_BLUE_CROS BAR    = 0x5,
	HDMDNP_GRPH_MMOD_UCP_TE_LO  GE_RODNP_GRPH_UCP_TE_LO  I  = 0x0,
	DCP_KEY_MODGC_C_ENSOR2_URGDNP_GRPH_UCP_TE_LO  I  = 0x1,
	DCP_KEY_MODE_IN_RASOR21UR}MDNP_GRPH_MMOD_UCP_TE_LO  G    = 0x5,
	HDMDNP_GRPH_SURFACE_IGNORE_DCP_TE_LO  FLOWDNP_GRPH_SURFACE_IGNORE_DCP_TE_LO  I  = 0x0,
	DCPSOR2_URGDNP_GRPH_SURFACE_IGNORE_DCP_TE_LO  I  = 0x1,
	DCPSOR21UR}MDNP_GRPH_SURFACE_IGNORE_DCP_TE_LO      = 0x5,
	HDMDNP_GRPH_MMOD__      _MULTIPLE_DCP_TEOLOWDNP_GRPH_MMOD__      _MULTIPLE_DCP_TEI  = 0x0,
	DSOR2_URGDNP_GRPH_MMOD__      _MULTIPLE_DCP_TEI1 0x1,
	DCPSOR21UR}MDNP_GRPH_MMOD__      _MULTIPLE_DCP_TE    = 0x5,
	HDMDNP_GRPH_SURFACE__      _MULTIPLE_DCP_TEOLOWDNP_GRPH_SURFACE__      _MULTIPLE_DCP_TEI  = 0x0,SOR2_URGDNP_GRPH_SURFACE__      _MULTIPLE_DCP_TEI1 0x1,
	SOR21UR}MDNP_GRPH_SURFACE__      _MULTIPLE_DCP_TE    = 0x5,
	HDMDNP_GRPH_SedeEORnum FLIPMENFLOWUNP_GRPH_SedeEORnum FLIPM_      = 0x0,
	HDMI_GC_CSOR2_URGDNP_GRPH_SedeEORnum FLIPMEN    = 0x0,
	HDMI_GC_COSOR2RFLOWDNP_GRPH_SedeEORnum FLIPMEN    = 0x5,
	HDMDNP_GRPH_SedeEORnum FLIPM_MODE_RODNP_GRPH_SedeEORnum FLIPM_MODI  = 0x0,
	DCP_KEY_MSOR2_URGDNP_GRPH_SedeEORnum FLIPM_MODx  = 0x1,
	DCP_KEY_MSOR21URGUNP_GRPH_SedeEORnum FLIPM_MODx2GRPH_DFQ_MIN_FREEISOR22URGUNP_GRPH_SedeEORnum FLIPM_MODxP_GRPH_DFQ_MIN_FREESOR23FLOWDNP_GRPH_SedeEORnum FLIPM_MOD    = 0x5,
	HDMDNP_GRPH_SeACK_INedeLACE_FLIPMENFLOWUNP_GRPH_SeACK_INedeLACE_FLIPM_      = 0x0,
	HDMISOR2_URGDNP_GRPH_SeACK_INedeLACE_FLIPMEN    = 0x0,
	HDMI_SOR2RFLOWDNP_GRPH_SeACK_INedeLACE_FLIPMEN    = 0x5,
	HDMDNP_GRPH_SeACK_INedeLACE_FLIPM_MODE_RODNP_GRPH_SeACK_INedeLACE_FLIPM_MOD_0H_REGAMM= 0x0SOR2_URGUNP_GRPH_SeACK_INedeLACE_FLIPM_MOD_1H_REGAMM= 0x0SOR21URGUNP_GRPH_SeACK_INedeLACE_FLIPM_MOD_2H_REGAMM= 0x0SOR22URGUNP_GRPH_SeACK_INedeLACE_FLIPM_MOD_3H_REGAMM= 0x0SOR23FLOWDNP_GRPH_SeACK_INedeLACE_FLIPM_MOD    = 0x5,
	HDMDNP_GRPH_SedeEORnum DCP_GR__      =LOWDNP_GRPH_SedeEORnum DCP_GR_FADCP_GRPH_REGAMM= 0x0SOR2_URGDNP_GRPH_SedeEORnum DCP_GR__  CP_GRPH_REGAMM= 0x0SOR2RFLOWDNP_GRPH_SedeEORnum DCP_GR__          = 0x5,
	HDMDNP_SI_ISOURCE_SELFLOWDNP_SI_ISOURCE_SEL_NP_TO_LBVDCP_GRPH_REGAMM= 0x00SOR2_URGDNP_SI_ISOURCE_SEL_LOWER32GRPH_DFQ_MIN_FREEIO_DELSOR21URGDNP_SI_ISOURCE_SEL_   = 0x3,
} HDMI_AUDIOROAUDR_ASOR22URGUNP_SI_ISOURCE_SEL_LOWER16GRPH_DFQ_MIN_FREEIO_DELSOR23URGUNP_SI_ISOURCE_SEL_UNP_TO_LBVDCP_GRPH_REGAMM= 0x0SOR24UR}MDNP_SI_ISOURCE_SEL    = 0x5,
	HDMDNP_SI_ILINE_ ELFLOWDNP_SI_ILINE_ ELR   = 0x3,
} HDMI_AUDIOROAUDR_ACKSOR2_URGDNP_SI_ILINE_ ELREVCEIONLY_GRPH_REGAMM= 0x0,
	HDMSOR21URGDNP_SI_ILINE_ ELRODDIONLY_GRPH_REGAMM= 0x0,
	HDMASOR22URGUNP_SI_ILINE_ ELRODDIEVCE_NOT_MASROR_N_FREEIO_DELSOR23UR}MDNP_SI_ILINE_ EL    = 0x5,
	HDMDNP_ROT_TSORuANG  =LOWDNP_ROT_TSORuANG  I  = 0x0,
	DCP_KEY_MODGC_C_EN
	SOR2_URGDNP_ROT_TSORuANG  I9  = 0x0,
	DCP_KEY_MODGC_C_EN
SOR21URGDNP_ROT_TSORuANG  I18  = 0x0,
	DCP_KEY_MODGC_C_ENSOR22URGDNP_ROT_TSORuANG  I27  = 0x0,
	DCP_KEY_MODGC_C_ENSOR23URGDNP_ROT_TSORuANG  I0m = 0x0,
	DCP_KEY_MODGC_C_EN
SOR24URGDNP_ROT_TSORuANG  I9 m = 0x0,
	DCP_KEY_MODGC_C_ENSOR25URGUNP_ROT_TSORuANG  I18 m = 0x0,
	DCP_KEY_MODGC_C_Eedef6UR_UNP_ROT_TSORuANG  I27 m = 0x0,
	DCP_KEY_MODGC_C_Eedef7UR}MDNP_ROT_TSORuANG      = 0x5,
	HDMDNP_0	D   2ROPE_RODNP_0	D   NO 2ROPEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEESOR2_URGDNP_0	D   2ROPPUPDA2_MO_C_} DCP_DC_LUT_REUT_RUTx0SOR2RFLOWDNP_0	D   2ROP    = 0x5,
	HDMDNP_BUFFERM_MODE_RODNP_BUFFERM_MOD_LUMAEEEEEEEEEEEEEEEEEEEEEEEEEEEEESOR2_URGDNP_BUFFERM_MOD_LUMA_CHROMA DCP_DC_LUT_REUT_RUTx0SOR2RFLOWDNP_BUFFERM_MOD    = 0x5,
	HDMW_TERMARKRDMA_RCOR2_UPFLOWWMRDMA_RCOR2_UP_GRP_ EEEEEEEEEEEEEEEEEEEEEEEEEEEESOR2_URGWMRDMA_RCOR2_UP_GRP_0	DCP_GRPH_REGAMM= 0x0,
	HDMISOR21URGWMRDMA_RCOR2_UP_GRP_x0,
DCP_KEY_MODE_IN_RAT_RUT_RSOR22URGWMRDMA_RCOR2_UP_GRP__ELAY_EN
	HDMI_ERROR_NOT_MA HSOR23URGWMRDMA_RCOR2_UP_   = 0x3  = 0x1,
	DCP_KEY_MODE_INSOR24URGWMRDMA_RCOR2_UP_   = 0x30x1,
	DCP_GRPH_DFQ_SIZE_Dedef5URGWMRDMA_RCOR2_UP_   = 0x3P_GRPH_DFQ_MIN_FREEIO_DELSOR26URGWMRDMA_RCOR2_UP_  RSVE_ =n4BPEEEEEEEEE_FREEIO_DELSOR27UR}MW_TERMARKRDMA_RCOR2_UP    = 0x5,
	HDMAZALIA_F2_CO_Em FUNCTSORuCOR2_UP_   =T_CO_Em P_GRPH   AZALIA_F2_CO_Em FUNCTSORuCOR2_UP_   =T_CO_Em  TE_P_GRPSOR2_URGAZALIA_F2_CO_Em FUNCTSORuCOR2_UP_   =T_CO_Em DO_P_GRPSOR2RFLOWAZALIA_F2_CO_Em FUNCTSORuCOR2_UP_   =T_CO_Em P_GRP    = 0x5,
	HDMCm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY=_ROCm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY ARLSOR2_URGCm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY 6SOR2RFLOCm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY 5SOR22FLOCm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY 4edef3RR_Cm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY 3edef4UR_Cm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY 2edef5UR_Cm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY 1SOR26URGCm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY 0SOR27UR}MCm PCUICCDAUDIO_POR,RSORNE RSVITY_POR,RSORNE RSVITY    = 0x5,
	HDMCm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY=_ROCm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY ARLSOR2_URGCm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY 6SOR2RFLOCm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY 5SOR22FLOCm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY 4edef3RR_Cm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY 3edef4UR_Cm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY 2edef5UR_Cm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY 1SOR26URGCm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY 0SOR27UR}MCm PCUICCDAUDIO_INPUT_POR,RSORNE RSVITY_INPUT_POR,RSORNE RSVITY    = 0x5,
	HDMGENERICDAZuCOR2_UPLE  REGISedeR D     COR2_UPFLOWGENERICDAZuCOR2_UPLE  REGISedeR_      = 0x0,
	HDMSOR2_URGGENERICDAZuCOR2_UPLE  REGISedeR D    E_FREEIO_DELSOR2RFLOWGENERICDAZuCOR2_UPLE  REGISedeR D     COR2_UP    = 0x5,
	HDMGENERICDAZuCOR2_UPLE  REGISedeR D     COR2_UPR   = 0x3,LOWGENERICDAZuCOR2_UPLE  REGISedeR_      R   = 0x3,
SOR2_URGGENERICDAZuCOR2_UPLE  REGISedeR D    R   = 0x3,
}SOR2RFLOWGENERICDAZuCOR2_UPLE  REGISedeR D     COR2_UPR   = 0x3    = 0x5,
	HDMGENERICDAZuCOR2_UPLE  REGISedeR TATUS,LOWGENERICDAZuCOR2_UPLE  REGISedeR TATUSD TE_ =n4BPESOR2_URGGENERICDAZuCOR2_UPLE  REGISedeR TATUSD =n4BPEEEEESOR2RFLOWGENERICDAZuCOR2_UPLE  REGISedeR TATUS    = 0x5,
	HDMGENERICDAZuCOR2_UPLE  REGISedeR TATUSR   = 0x3,LOWGENERICDAZuCOR2_UPLE  REGISedeR TATUSD TE_ =nR   = 0x3SOR2_URGGENERICDAZuCOR2_UPLE  REGISedeR TATUSD =nR   = 0x3SOR2RFLOWGENERICDAZuCOR2_UPLE  REGISedeR TATUSR   = 0x3    = 0x5,
	HDMAZuGLOBAL_CAPABILITIESH   AZuGLOBAL_CAPABILITIES_SIXTY_FOUR_BIT_ADDRESS  TE_ UPPOR,x3SOR2_URGAZuGLOBAL_CAPABILITIES_SIXTY_FOUR_BIT_ADDRESS  UPPOR,x3SOR2RFLOWAZuGLOBAL_CAPABILITIES    = 0x5,
	HDMGLOBAL_COR2_UP_  CEPT_UNSOLICI,x3R   PONCO_LOW  CEPT_UNSOLICI,x3R   PONCO  TE_ D    E_FREEIO_DESOR2_URGA CEPT_UNSOLICI,x3R   PONCO EN    = 0x0,
	HDMI_GCSOR2RFLOWGLOBAL_COR2_UP_  CEPT_UNSOLICI,x3R   PONCO    = 0x5,
	HDMGLOBAL_COR2_UP_FLUSH COR2_UPFLOWFLUSH COR2_UP_FLUSH  TE_ TAR
x3,
} HDMI_AUDIOROAUSOR2_URGFLUSH COR2_UP_FLUSH  TAR
x3,
} HDMI_AUDIOROAUI_GCSOR2RFLOWGLOBAL_COR2_UP_FLUSH COR2_UP    = 0x5,
	HDMGLOBAL_COR2_UP_COR2_UPLE  REGRPH   COR2_UPLE  REGRPDAZuCOR2_UPLE  IN_   =n4BPEEEEEEESOR2_URGCOR2_UPLE  REGRPDAZuCOR2_UPLE   TE_IN_   =n4BPEEESOR2RFLOWGLOBAL_COR2_UP_COR2_UPLE  REGRP    = 0x5,
	HDMAZu TATSOCHANGER TATUS,LOWAZu TATSOCHANGER TATUS_CO_Em  TE_0= 0ENTBPEEEEEEESOR2_URGAZu TATSOCHANGER TATUS_CO_Em 0= 0ENTBPEEEEEEEPEEESOR2RFLOWAZu TATSOCHANGER TATUS    = 0x5,
	HDMGLOBAL_ TATUS_FLUSH  TATUS,LOWGLOBAL_ TATUS_FLUSH  TATUS_FLUSH  TE_ENDx3,
} HDMSOR2_URGGLOBAL_ TATUS_FLUSH  TATUS_FLUSH ENDx3,
} HDMPEEESOR2RFLOWGLOBAL_ TATUS_FLUSH  TATUS    = 0x5,
	HDMSTREAM_0 RnumHRONIZ_TSOR_LOWRTREAM_0 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3,
} HDMSOR2_URGRTREAM_0 RnumHRONIZ_TSOR_SedAM_ TOPPx3,
} HDMPEEESOR2RFLOWRTREAM_0 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_1 RnumHRONIZ_TSOR_LOWRTREAM_1 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3,
} HDMSOR2_URGRTREAM_1 RnumHRONIZ_TSOR_SedAM_ TOPPx3,
} HDMPEEESOR2RFLOWRTREAM_1 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_2 RnumHRONIZ_TSOR_LOWRTREAM_2 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3,
} HDMSOR2_URGRTREAM_2 RnumHRONIZ_TSOR_SedAM_ TOPPx3,
} HDMPEEESOR2RFLOWRTREAM_2 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_3 RnumHRONIZ_TSOR_LOWRTREAM_3 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3,
} HDMSOR2_URGRTREAM_3 RnumHRONIZ_TSOR_SedAM_ TOPPx3,
} HDMPEEESOR2RFLOWRTREAM_3 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_4 RnumHRONIZ_TSOR_LOWRTREAM_4 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3,
} HDMSOR2_URGRTREAM_4 RnumHRONIZ_TSOR_SedAM_ TOPPx3,
} HDMPEEESOR2RFLOWRTREAM_4 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_5 RnumHRONIZ_TSOR_LOWRTREAM_5 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3,
} HDMSOR2_URGRTREAM_5 RnumHRONIZ_TSOR_SedAM_ TOPPx3,
} HDMPEEESOR2RFLOWRTREAM_5 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_6 RnumHRONIZ_TSOR_LOWRTREAM_6 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_6 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3EESOR2RFLOWRTREAM_6 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_7 RnumHRONIZ_TSOR_LOWRTREAM_7 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_7 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3EESOR2RFLOWRTREAM_7 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_8 RnumHRONIZ_TSOR_LOWRTREAM_8 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_8 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3EESOR2RFLOWRTREAM_8 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_9 RnumHRONIZ_TSOR_LOWRTREAM_9 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_9 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3EESOR2RFLOWRTREAM_9 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_10 RnumHRONIZ_TSOR_LOWRTREAM_10 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_10 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3ESOR2RFLOWRTREAM_10 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_11 RnumHRONIZ_TSOR_LOWRTREAM_11 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_11 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3ESOR2RFLOWRTREAM_11 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_12 RnumHRONIZ_TSOR_LOWRTREAM_12 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_12 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3ESOR2RFLOWRTREAM_12 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_13 RnumHRONIZ_TSOR_LOWRTREAM_13 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_13 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3ESOR2RFLOWRTREAM_13 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_14 RnumHRONIZ_TSOR_LOWRTREAM_14 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_14 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3ESOR2RFLOWRTREAM_14 RnumHRONIZ_TSOR    = 0x5,
	HDMSTREAM_15 RnumHRONIZ_TSOR_LOWRTREAM_15 RnumHRONIZ_TSOR_SedAM_ TE_ TOPPx3R   = 0x3SOR2_URGRTREAM_15 RnumHRONIZ_TSOR_SedAM_ TOPPx3R   = 0x3ESOR2RFLOWRTREAM_15 RnumHRONIZ_TSOR    = 0x5,
	HDMCORB_READ_POINede REGRPH   CORB_READ_POINede REGRP_CORB_DMA_IS  TE_P_GRPEEEESOR2_URGCORB_READ_POINede REGRP_CORB_DMA_IS    =n4BPEEEEESOR2RFLOWCORB_READ_POINede REGRP    = 0x5,
	HDMAZuCORB_SIZE,LOWAZuCORB_SIZE_2ENTRIES_   = 0x3,
} HDMI_AUDIOROAUDSOR2_URGAZuCORB_SIZE_16ENTRIES_   = 0x3,
} HDMI_AUDIOROAUSOR2RFLOAZuCORB_SIZE_256ENTRIES,
} HDMI_AUDIOROAUDDIOROAUSOR22FLOAZuCORB_SIZE_   = 0x3,
} HDMI_AUDIOROAUDR_ACK; ELSOR23UR}MAZuCORB_SIZE    = 0x5,
	HDMAZuRIRB_PH_ST POINede REGRPH   AZuRIRB_PH_ST POINede  TE_P_GRPEEEEDMI_AUDIOROAUDSOR2_URGAZuRIRB_PH_ST POINede DO_P_GRPAUDIOROAUDR_ACK; ELSOR2RFLOWAZuRIRB_PH_ST POINede REGRP    = 0x5,
	HDMRIRB_COR2_UPR   PONCO OVERRUN INUERRUPT COR2_UPFLOWRIRB_COR2_UPR   PONCO OVERRUN INUERRUPT COR2_UP INUERRUPT _      _SOR2_URGRIRB_COR2_UPR   PONCO OVERRUN INUERRUPT COR2_UP INUERRUPT EN    _SOR2RFLOWRIRB_COR2_UPR   PONCO OVERRUN INUERRUPT COR2_UP    = 0x5,
	HDMRIRB_COR2_UPR   PONCO INUERRUPT COR2_UPFLOWRIRB_COR2_UPR   PONCO INUERRUPT COR2_UP INUERRUPT _      _SOR2_URGRIRB_COR2_UPR   PONCO INUERRUPT COR2_UP INUERRUPT EN    _SOR2RFLOWRIRB_COR2_UPR   PONCO INUERRUPT COR2_UP    = 0x5,
	HDMAZuRIRB_SIZE,LOWAZuRIRB_SIZE_2ENTRIES_   = 0x3,
} HDMI_AUDIOROAUDSOR2_URGAZuRIRB_SIZE_16ENTRIES_   = 0x3,
} HDMI_AUDIOROAUSOR2RFLOAZuRIRB_SIZE_256ENTRIES,
} HDMI_AUDIOROAUDDIOROAUSOR22FLOAZuRIRB_SIZE_UNDEFINx3,
} HDMI_AUDIOROAUDR_ACK; ESOR23UR}MAZuRIRB_SIZE    = 0x5,
	HDMIMMEDI_TE_COMMAND_ TATUS_IMMEDI_TE_   ULT_VALI3,LOWIMMEDI_TE_COMMAND_ TATUS_IMMEDI_TE_   ULT_VALI3 typIMMEDI_TE_   PONCO VALI3SOR2_URGIMMEDI_TE_COMMAND_ TATUS_IMMEDI_TE_   ULT_VALI3 IMMEDI_TE_   PONCO VALI3SOR2RFLOWIMMEDI_TE_COMMAND_ TATUS_IMMEDI_TE_   ULT_VALI3    = 0x5,
	HDMIMMEDI_TE_COMMAND_ TATUS_IMMEDI_TE_COMMAND_BUSY,LOWIMMEDI_TE_COMMAND_ TATUS_IMMEDI_TE_COMMAND_ TE_BUSYSOR2_URGIMMEDI_TE_COMMAND_ TATUS_IMMEDI_TE_COMMAND_IS BUSYSOR2RFLOWIMMEDI_TE_COMMAND_ TATUS_IMMEDI_TE_COMMAND_BUSY    = 0x5,
	HDMDMA_POSITSOR_LOWER_B_COIADDRESS BUFFERMFACP_GR_RODMA_POSITSOR_LOWER_B_COIADDRESS BUFFERMFACP_G_DMA__      SOR2_URGDMA_POSITSOR_LOWER_B_COIADDRESS BUFFERMFACP_G_DMA_FACP_GSOR2RFLOWDMA_POSITSOR_LOWER_B_COIADDRESS BUFFERMFACP_G    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_DESCRIPTORIERRORFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_DESCRIPTORIERRORR TATUSD TE_ =nSOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_DESCRIPTORIERRORR TATUSDGRPSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_DESCRIPTORIERROR    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_FIFOIERRORFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_FIFOIERRORR TATUSD TE_ =nSOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_FIFOIERRORR TATUSDGRPSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_FIFOIERROR    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_BUFFERMCOMPLETSOR_INUERRUPT  TATUS,LOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_BUFFERMCOMPLETSOR_INUERRUPT  TATUSD TE_ =nSOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_BUFFERMCOMPLETSOR_INUERRUPT  TATUSDGRPSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_BUFFERMCOMPLETSOR_INUERRUPT  TATUS    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_TRAFFIC_0RIORITY=_ROOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_typTRAFFIC_0RIORITYSOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_YES_TRAFFIC_0RIORITYSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_TRAFFIC_0RIORITY    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_DESCRIPTORIERROR INUERRUPT EN    FLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_DESCRIPTORIERRORRINUERRUPT _      _SOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_DESCRIPTORIERROR INUERRUPT EN    DSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_DESCRIPTORIERROR INUERRUPT EN        = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_FIFOIERROR INUERRUPT EN    FLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_FIFOIERROR INUERRUPT _      _SOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_FIFOIERROR INUERRUPT EN    DSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_FIFOIERROR INUERRUPT EN        = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_INUERRUPT ORuCOMPLETSOR_EN    FLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_INUERRUPT ORuCOMPLETSOR_EN     INUERRUPT _      _SOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_INUERRUPT ORuCOMPLETSOR_EN     INUERRUPT EN    DSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_INUERRUPT ORuCOMPLETSOR_EN        = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_RTREAM_RUNFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_RTREAM_ TE_PUNSOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_RTREAM_DO_PUNSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_RTREAM_RUN    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_RTREAM_REGRPH   OUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_RTREAM_ TE_PE =nSOR2_URGOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_RTREAM_IS    =nSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORICOR2_UP_ ND_ TATUS_RTREAM_REGRP    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIR_TEOLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIR_TE_48KHZSOR2_URGOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIR_TE_44P1KHZSOR2RFLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIR_TE    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIMULTIPLEOLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIMULTIPLE_BY1SOR2_URGOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIMULTIPLE_BY2SOR2RFLOOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIMULTIPLE_BY3R   = 0x3SOR22FLOOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIMULTIPLE_BY4edef3RR_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIMULTIPLE_   = 0x3SOR24FLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIMULTIPLE    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISORFLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR_BY1SOR2_URGOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR_BY2R   = 0x3SOR2RFLGOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR_BY3SOR22FLOOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR_BY4R   = 0x3SOR23RR_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR_BY5_   = 0x3SOR24FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR_BY6_   = 0x3SOR25FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR_BY7_   = 0x3SOR26FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR_BY8_   = 0x3SOR27FLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_SAMPLE_B_COIDIVISOR    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORIFCP_AR_BITS_PdeR AMPLEFLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_BITS_PdeR AMPLE_8_   = 0x3SOR2_URGOUTPUT_RTREAM_DESCRIPTORIFCP_AR_BITS_PdeR AMPLE_16SOR2RFLGOUTPUT_RTREAM_DESCRIPTORIFCP_AR_BITS_PdeR AMPLE_20SOR22FLOOUTPUT_RTREAM_DESCRIPTORIFCP_AR_BITS_PdeR AMPLE_24edef3RR_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_BITS_PdeR AMPLE_32_   = 0x3SOR24FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_BITS_PdeR AMPLE_   = 0x3SOR25FLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_BITS_PdeR AMPLE    = 0x5,
	HDMOUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS,LOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_1SOR2_URGOUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_2SOR2RFLOOUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_3SOR22FLOOUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_4edef3RR_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_5SOR24FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_6SOR25FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_7SOR26FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_8SOR27FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_9_   = 0x3SOR28FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_10_   = 0x3SOR29FL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_11_   = 0x3SOR2aFL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_12_   = 0x3SOR2bFL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_13R   = 0x3SOR2cFL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_14R   = 0x3SOR2dFL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_15_   = 0x3SOR2eFL_OUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS_16_   = 0x3SOR2fFLOWOUTPUT_RTREAM_DESCRIPTORIFCP_AR_NUMBdeROFOCHANNELS    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_STREAM_TYPEFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_STREAM_TYPE_PCMSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_STREAM_TYPE_ TE_0CMSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_STREAM_TYPE    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIR_TEOLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIR_TE_48KHZSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIR_TE_44P1KHZSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIR_TE    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIMULTIPLEOLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIMULTIPLE_BY1SOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIMULTIPLE_BY2SOR2RFLOAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIMULTIPLE_BY3R   = 0x3SOR22FLOAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIMULTIPLE_BY4edef3RR_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIMULTIPLE_   = 0x3SOR24FLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIMULTIPLE    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISORFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR_BY1SOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR_BY2R   = 0x3SOR2RFLGAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR_BY3SOR22FLOAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR_BY4R   = 0x3SOR23RR_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR_BY5_   = 0x3SOR24FL_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR_BY6_   = 0x3SOR25FL_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR_BY7_   = 0x3SOR26FL_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR_BY8_   = 0x3SOR27FLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_SAMPLE_B_COIDIVISOR    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_BITS_PdeR AMPLEFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_BITS_PdeR AMPLE_8_   = 0x3SOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_BITS_PdeR AMPLE_16SOR2RFLGAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_BITS_PdeR AMPLE_20SOR22FLOAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_BITS_PdeR AMPLE_24edef3RR_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_BITS_PdeR AMPLE_32_   = 0x3SOR24FL_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_BITS_PdeR AMPLE_   = 0x3SOR25FLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_BITS_PdeR AMPLE    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS,LOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_1SOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_2SOR2RFLOAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_3SOR22FLOAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_4edef3RR_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_5SOR24FL_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_6SOR25FL_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_7SOR26FL_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_8SOR27FL_AZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS_   = 0x3SOR28FLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_CORV= RERIFCP_AR_NUMBdeROFOCHANNELS    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIL,LOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIL_BIT7D TE_ =nSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIL_BIT7DISDGRPSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIL    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIPRO,LOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIPRO_BIT_AD TE_ =nSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIPRO_BIT_ADISDGRPSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIPRO    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERINORuAUDIO,LOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERINORuAUDIO_BIT_BD TE_ =nSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERINORuAUDIO_BIT_BDISDGRPSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERINORuAUDIO    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERICOPY,LOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERICOPY_BIT_CDISDGRPSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERICOPY_BIT_CD TE_ =nSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERICOPY    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIPREFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIPRE_LSBROFODD TE_ =nSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIPRE_LSBROFODDISDGRPSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIPRE    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIVCFGFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIVALI3ITY_CFGD TE_ONSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIVALI3ITY_CFGDONSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIVCFG    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIVFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIV_BIT28DISDZERDSOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIV_BIT28DISDONESOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIV    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIDIGENFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIDIGEN_DIGITAP_TRANSMISSSOR _      _SOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIDIGEN_DIGITAP_TRANSMISSSOR EN    DSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERIDIGEN    = 0x5,
	HDMAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERI3_KEEPALIVEFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERI3_KEEPALIVE_SILENR_STREAM_ TE_ D    SOR2_URGAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERI3_KEEPALIVE_SILENR_STREAM_FACP_GSOR2RFLOWAZALIA_F2_CO_Em CORV= RERICOR2_UP_DIGITAP_CORV= RERI3_KEEPALIVE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_WIDGET COR2_UP OUT EN    FLOWAZALIA_F2_CO_Em PIRuCOR2_UP_WIDGET COR2_UP OUT EN     PIRuSHUT OFFSOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_WIDGET COR2_UP OUT EN     PIRuDRIVENSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_WIDGET COR2_UP OUT EN        = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_UNSOLICI,x3R   PONCO EN    =LOWAZALIA_F2_CO_Em PIRuCOR2_UP_UNSOLICI,x3R   PONCO _      _SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_UNSOLICI,x3R   PONCO EN    DSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_UNSOLICI,x3R   PONCO EN        = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_DOWN_MIX_INFO_DOWN_MIX_INHIBIPH   AZALIA_F2_CO_Em PIRuCOR2_UP_DOWN_MIX_typINFO_OR_PdeMITT _SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_DOWN_MIX_FCPBIDDCE_NOSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_DOWN_MIX_INFO_DOWN_MIX_INHIBIP    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL01 EN     MULTICHANNEL01 MUTEOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL01 EN     MULTICHANNEL01  TE_MUTE_SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL01 EN     MULTICHANNEL01 MUTEDSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL01 EN     MULTICHANNEL01 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL23 EN     MULTICHANNEL23 MUTEOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL23 EN     MULTICHANNEL23  TE_MUTE_SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL23 EN     MULTICHANNEL23 MUTEDSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL23 EN     MULTICHANNEL23 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL45 EN     MULTICHANNEL45 MUTEOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL45 EN     MULTICHANNEL45  TE_MUTE_SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL45 EN     MULTICHANNEL45 MUTEDSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL45 EN     MULTICHANNEL45 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL67 EN     MULTICHANNEL67 MUTEOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL67 EN     MULTICHANNEL67  TE_MUTE_SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL67 EN     MULTICHANNEL67 MUTEDSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL67 EN     MULTICHANNEL67 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL1 EN     MULTICHANNEL1 MUTEOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL1 EN     MULTICHANNEL1  TE_MUTE_SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL1 EN     MULTICHANNEL1 MUTEDSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL1 EN     MULTICHANNEL1 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL3 EN     MULTICHANNEL3 MUTEOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL3 EN     MULTICHANNEL3  TE_MUTE_SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL3 EN     MULTICHANNEL3 MUTEDSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL3 EN     MULTICHANNEL3 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL5 EN     MULTICHANNEL5 MUTEOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL5 EN     MULTICHANNEL5  TE_MUTE_SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL5 EN     MULTICHANNEL5 MUTEDSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL5 EN     MULTICHANNEL5 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL7 EN     MULTICHANNEL7 MUTEOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL7 EN     MULTICHANNEL7  TE_MUTE_SOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL7 EN     MULTICHANNEL7 MUTEDSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNEL7 EN     MULTICHANNEL7 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNELM_MOD_MULTICHANNELM_MODOLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNELM_MOD_MULTICHANNELMPAIRM_MODSOR2_URGAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNELM_MOD_MULTICHANNELMSING  I_MODSOR2RFLOWAZALIA_F2_CO_Em PIRuCOR2_UP_MULTICHANNELM_MOD_MULTICHANNELM_MOD    = 0x5,
	HDMAZuLATENCYuCOUNRERICOR2_UP,LOWAZuLATENCYuCOUNRERINO_P_GRPAUDIOROAUDR_ACK; ELAUDSOR2_URGAZuLATENCYuCOUNRERIREGRP_D 0E 0x2,
	DCP_DC_LUT_INSOR2RFLOWAZuLATENCYuCOUNRERICOR2_UP    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPEFLOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_OUTPUT_CORV= RERI   = 0x3SOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_INPUT_CORV= RERI   = 0x3SOR21URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_MIXERI   = 0x3SOR22URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_DCP_GRORR   = 0x3SOR23RR_AZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_PIN_   = 0x3SOR24FL_AZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_POWER_WIDGET    = 0x3SOR25FL_AZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_VOLUME_KNOB_   = 0x3SOR26FL_AZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_BEEP_GENERARORR   = 0x3SOR27FL_AZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_   = 0x3_   = 0x3SOR28FL_AZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_VENDORRDEFINx3_   = 0x3SOR29FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_LR_SWAPE_ROAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_LR_SWAP CAPABILITYSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_LR_SWAP CAPABILITYSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_LR_SWAP    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_POWER_COR2_UP,LOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_POWER_COR2_UP CAPABILITYSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_POWER_COR2_UP CAPABILITYSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_POWER_COR2_UP    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_DIGITAP,LOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_IS_ANALOGSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_IS_DIGITAPSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_DIGITAP    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_CORNE RSOR_LIST,LOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_CORNE RSOR_LISTSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_CORNE RSOR_LISTSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_CORNE RSOR_LIST    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_UNSOLICI,x3R   PONCO CAPABILITY,LOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_UNSOLICI,x3R   PONCO CAPABILITYSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_UNSOLICI,x3R   PONCO CAPABILITYSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_UNSOLICI,x3R   PONCO CAPABILITY    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET,LOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET_NO_PROCESSING_CAPABILITIESSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESSING_CAPABILITIESSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_STRIPEFLOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_ UPPOR,_STRIPINGSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_ UPPOR,_STRIPINGSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_STRIPE    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_FCP_AR_OVERRIDEFLOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_FCP_AR_OVERRIDESOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_ UPPOR,_FCP_AR_OVERRIDESOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_FCP_AR_OVERRIDE    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AMPLIFIERIPARAMERERIOVERRIDEFLOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_AMPLIFIERIPARAMERERSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_AMPLIFIERIPARAMERERIOVERRIDESOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AMPLIFIERIPARAMERERIOVERRIDE    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_OUTPUT_AMPLIFIERIP= 0ENTBLOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_OUTPUT_AMPLIFIERSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_OUTPUT_AMPLIFIERSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_OUTPUT_AMPLIFIERIP= 0ENT    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_INPUT_AMPLIFIERIP= 0ENTBLOWAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_INPUT_AMPLIFIERSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_INPUT_AMPLIFIERSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_INPUT_AMPLIFIERIP= 0ENT    = 0x5,
	HDMAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AUDIO_CHANNELMCAPABILITIESH   AZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AUDIO_CHANNELMCAPABILITIES_MONOPHONICSOR2_URGAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AUDIO_CHANNELMCAPABILITIES_SedeEOSOR21FL}MAZALIA_F0_CO_Em CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AUDIO_CHANNELMCAPABILITIES    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPEFLOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_OUTPUT_CORV= RERI   = 0x3SOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_INPUT_CORV= RERI   = 0x3SOR21URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_MIXERI   = 0x3SOR22URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_DCP_GRORR   = 0x3SOR23RR_AZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_PIN_   = 0x3SOR24FL_AZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_POWER_WIDGET    = 0x3SOR25FL_AZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_VOLUME_KNOB_   = 0x3SOR26FL_AZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_BEEP_GENERARORR   = 0x3SOR27FL_AZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_   = 0x3_   = 0x3SOR28FL_AZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_VENDORRDEFINx3_   = 0x3SOR29FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_LR_SWAPE_ROAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_LR_SWAP CAPABILITYSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_LR_SWAP CAPABILITYSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_LR_SWAP    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_POWER_COR2_UP,LOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_POWER_COR2_UP CAPABILITYSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_POWER_COR2_UP CAPABILITYSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_POWER_COR2_UP    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_DIGITAP,LOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_IS_ANALOGSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_IS_DIGITAPSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_DIGITAP    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_CORNE RSOR_LIST,LOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_CORNE RSOR_LISTSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_CORNE RSOR_LISTSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_CORNE RSOR_LIST    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_UNSOLICI,x3R   PONCO CAPABILITY,LOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_UNSOLICI,x3R   PONCO CAPABILITYSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_UNSOLICI,x3R   PONCO CAPABILITYSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_UNSOLICI,x3R   PONCO CAPABILITY    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET,LOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET_NO_PROCESSING_CAPABILITIESSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESSING_CAPABILITIESSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_STRIPEFLOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_ UPPOR,_STRIPINGSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_SUPPOR,_STRIPINGSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_STRIPE    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_AMPLIFIERIPARAMERERIOVERRIDEFLOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_AMPLIFIERIPARAMERERSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_AMPLIFIERIPARAMERERIOVERRIDESOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_AMPLIFIERIPARAMERERIOVERRIDE    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_OUTPUT_AMPLIFIERIP= 0ENTBLOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_OUTPUT_AMPLIFIERSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_OUTPUT_AMPLIFIERSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_OUTPUT_AMPLIFIERIP= 0ENT    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_INPUT_AMPLIFIERIP= 0ENTBLOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_INPUT_AMPLIFIERIP= 0ENTSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_INPUT_AMPLIFIERSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_INPUT_AMPLIFIERIP= 0ENT    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_EAPDICAPABLEFLOWAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_NO_EAPDIPINSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_HAVE_EAPDIPINSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_EAPDICAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_BALANCx3RI_O PINSH   AZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_I_O PINS_ARE_ TE_BALANCx3SOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_I_O PINS_ARE_BALANCx3SOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_BALANCx3RI_O PINS    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_INPUT_CAPABLEFLOWAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_NO_INPUT_PINSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_HAVE_INPUT_PINSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_INPUT_CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_OUTPUT_CAPABLEFLOWAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_NO_OUTPUT_PINSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_HAVE_OUTPUT_PINSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_OUTPUT_CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_HEADPHONEuDRIVE_CAPABLEFLOWAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_NO_HEADPHONEuDRIVE_CAPABILITYSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_HAVE_HEADPHONEuDRIVE_CAPABILITYSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_HEADPHONEuDRIVE_CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_JACK_DERE RSOR_CAPABILITY,LOWAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_NO_JACK_DERE RSOR_CAPABILITYSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_HAVE_JACK_DERE RSOR_CAPABILITYSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_JACK_DERE RSOR_CAPABILITY    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_TRIGGERI  QUIRED,LOWAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_NO_TRIGGERI  QUIRED_FCP_IMPEDANCx_MEASUREMENTSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_TRIGGERI  QUIRED_FCP_IMPEDANCx_MEASUREMENTSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_TRIGGERI  QUIRED    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_IMPEDANCx_0ENSE_CAPABLEFLOWAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_NO_IMPEDANCx_0ENSE_CAPABILITYSOR2_URGAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_HAVE_IMPEDANCx_0ENSE_CAPABILITYSOR21FL}MAZALIA_F0_CO_Em PIN_PARAMERERICAPABILITIES_IMPEDANCx_0ENSE_CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_COR2_UP_MULTICHANNELM_MOD_MULTICHANNELM_MODOLOWAZALIA_F0_CO_Em PIN_COR2_UP_MULTICHANNELM_MOD_MULTICHANNELMPAIRM_MODSOR2_URGAZALIA_F0_CO_Em PIN_COR2_UP_MULTICHANNELM_MOD_MULTICHANNELMSING  I_MODSOR2RFLOWAZALIA_F0_CO_Em PIN_COR2_UP_MULTICHANNELM_MOD_MULTICHANNELM_MOD    = 0x5,
	HDMAZALIA_F0_CO_Em PIN_COR2_UP_   PONCO HBR HBR CAPABLEFLOWAZALIA_F0_CO_Em PIN_COR2_UP_   PONCO HBR NO_HBR CAPABLILITYSOR2_URGAZALIA_F0_CO_Em PIN_COR2_UP_   PONCO HBR HAVE_HBR CAPABLILITYSOR2RFLOWAZALIA_F0_CO_Em PIN_COR2_UP_   PONCO HBR HBR CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPEFLOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_OUTPUT_CORV= RERI   = 0x3SOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_INPUT_CORV= RERI   = 0x3SOR21URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_MIXERI   = 0x3SOR22URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_DCP_GRORR   = 0x3SOR23RR_AZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_PIN_   = 0x3SOR24FL_AZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_POWER_WIDGET    = 0x3SOR25FL_AZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_VOLUME_KNOB_   = 0x3SOR26FL_AZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_BEEP_GENERARORR   = 0x3SOR27FL_AZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_   = 0x3SOR28FL_AZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_VENDORRDEFINx3_   = 0x3SOR29FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_LR_SWAPE_ROAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_LR_SWAP CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_LR_SWAP CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_LR_SWAP    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_POWER_COR2_UP,LOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_POWER_COR2_UP CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_POWER_COR2_UP CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_POWER_COR2_UP    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_DIGITAP,LOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_CO_Em CORV= RER0_IS_ANALOGSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_CO_Em CORV= RER0_IS_DIGITAPSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_DIGITAP    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_CORNE RSOR_LIST,LOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_CORNE RSOR_LISTSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_CORNE RSOR_LISTSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_CORNE RSOR_LIST    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_UNSOLICI,x3R   PONCO CAPABILITY,LOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_UNSOLICI,x3R   PONCO CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_UNSOLICI,x3R   PONCO CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_UNSOLICI,x3R   PONCO CAPABILITY    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET,LOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET_CO_Em CORV= RER0_HAVE_NO_PROCESSING_CAPABILITIESSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET_CO_Em CORV= RER0_HAVE_PROCESSING_CAPABILITIESSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_STRIPEFLOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NOT_ UPPOR,_STRIPINGSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_SUPPOR,_STRIPINGSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_STRIPE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_FCP_AR_OVERRIDEFLOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_FCP_AR_OVERRIDESOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_FCP_AR_OVERRIDESOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_FCP_AR_OVERRIDE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AMPLIFIERIPARAMERERIOVERRIDEFLOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_AMPLIFIERIPARAMERERSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_AMPLIFIERIPARAMERERSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AMPLIFIERIPARAMERERIOVERRIDE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_OUTPUT_AMPLIFIERIP= 0ENTBLOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_OUTPUT_AMPLIFIERSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_OUTPUT_AMPLIFIERSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_OUTPUT_AMPLIFIERIP= 0ENT    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_INPUT_AMPLIFIERIP= 0ENTBLOWAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_NO_INPUT_AMPLIFIERSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_INPUT_AMPLIFIERSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_INPUT_AMPLIFIERIP= 0ENT    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AUDIO_CHANNELMCAPABILITIESH   AZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AUDIO_CHANNELMCAPABILITIES_MONOPHONICSOR2_URGAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AUDIO_CHANNELMCAPABILITIES_SedeEOSOR21FL}MAZALIA_F0_CO_Em INPUT_CORV= RERIPARAMERERIAUDIO_WIDGET CAPABILITIES_AUDIO_CHANNELMCAPABILITIES    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPEFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_OUTPUT_CORV= RERI   = 0x3SOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_INPUT_CORV= RERI   = 0x3SOR21URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_MIXERI   = 0x3SOR22URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_DCP_GRORR   = 0x3SOR23RR_AZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_PIN_   = 0x3SOR24FL_AZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_POWER_WIDGET    = 0x3SOR25FL_AZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_VOLUME_KNOB_   = 0x3SOR26FL_AZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_BEEP_GENERARORR   = 0x3SOR27FL_AZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_   = 0x3SOR28FL_AZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE_VENDORRDEFINx3_   = 0x3SOR29FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_TYPE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_LR_SWAPE_ROAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_LR_SWAPSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_LR_SWAPSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_LR_SWAP    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_POWER_COR2_UP,LOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_POWER_COR2_UP CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_POWER_COR2_UP CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_POWER_COR2_UP    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_DIGITAP,LOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_IS_ANALOGSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_IS_DIGITAPSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_DIGITAP    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_CORNE RSOR_LIST,LOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_CORNE RSOR_LISTSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_CORNE RSOR_LISTSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_CORNE RSOR_LIST    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_UNSOLICI,x3R   PONCO CAPABILITY,LOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_UNSOLICI,x3R   PONCO CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_UNSOLICI,x3R   PONCO CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_UNSOLICI,x3R   PONCO CAPABILITY    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET,LOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET_NO_PROCESING_CAPABILITIESSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESING_CAPABILITIESSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_PROCESSING_WIDGET    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_STRIPEFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_ UPPOR,_STRIPINGSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_SUPPOR,_STRIPINGSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_STRIPE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_AMPLIFIERIPARAMERERIOVERRIDEFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_AMPLIFIERIPARAMERERSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_AMPLIFIERIPARAMERERIOVERRIDESOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_AMPLIFIERIPARAMERERIOVERRIDE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_OUTPUT_AMPLIFIERIP= 0ENTBLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_OUTPUT_AMPLIFIERSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_OUTPUT_AMPLIFIERSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_OUTPUT_AMPLIFIERIP= 0ENT    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_INPUT_AMPLIFIERIP= 0ENTBLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_NO_INPUT_AMPLIFIERSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_HAVE_INPUT_AMPLIFIERSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERIAUDIO_WIDGET CAPABILITIES_INPUT_AMPLIFIERIP= 0ENT    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_DPE_ROAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_DP_ TE_ D    3SOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_DP_EN    DSOR2RFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_DP    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_EAPDICAPABLEFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_EAPDICAPABLE_NO_EAPDIPINSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_EAPDICAPABLE_HAVE_EAPDIPINSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_EAPDICAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HDMIFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HDMI_ TE_ D    3SOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HDMI_EN    DSOR2RFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HDMI    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_BALANCx3RI_O PINSH   AZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_I_O PINS_ TE_BALANCx3SOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_I_O PINS_ARE_BALANCx3SOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_BALANCx3RI_O PINS    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_INPUT_CAPABLEFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_NO_INPUT_PINSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HAVE_INPUT_PINSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_INPUT_CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_OUTPUT_CAPABLEFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_NO_OUTPUT_PINSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HAVE_OUTPUT_PINSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_OUTPUT_CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HEADPHONEuDRIVE_CAPABLEFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_NO_HEADPHONEuDRIVE_CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HAVE_HEADPHONEuDRIVE_CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HEADPHONEuDRIVE_CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_JACK_DERE RSOR_CAPABILITY,LOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_NO_JACK_P= 0ENCE_DERE RSOR_CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HAVE_JACK_P= 0ENCE_DERE RSOR_CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_JACK_DERE RSOR_CAPABILITY    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_TRIGGERI  QUIRED,LOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_NO_TRIGGERI  QUIRED_FCP_IMPEDANCx_MEASUREMENTSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_TRIGGERI  QUIRED_FCP_IMPEDANCx_MEASUREMENTSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_TRIGGERI  QUIRED    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_IMPEDANCx_0ENSE_CAPABLEFLOWAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_NO_IMPEDANCx_0ENSE_CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_HAVE_IMPEDANCx_0ENSE_CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_PARAMERERICAPABILITIES_IMPEDANCx_0ENSE_CAPABLE    = 0x5,
	HDMAZALIA_F0_CO_Em INPUT_PIN_COR2_UP_   PONCO HBR HBR CAPABLEFLOWAZALIA_F0_CO_Em INPUT_PIN_COR2_UP_   PONCO HBR NO_HBR CAPABILITYSOR2_URGAZALIA_F0_CO_Em INPUT_PIN_COR2_UP_   PONCO HBR HAVE_HBR CAPABILITYSOR21FL}MAZALIA_F0_CO_Em INPUT_PIN_COR2_UP_   PONCO HBR HBR CAPABLE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_STREAM_TYPEFLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_STREAM_TYPE_PCMSOR2_URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_STREAM_TYPE_ TE_PCMSOR2RFLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_STREAM_TYPE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO RATEOLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO RATE_48KHZSOR2_URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO RATE_44P1KHZSOR2RFLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO RATE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO MULTIP  =LOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO MULTIP  _BY1SOR2_URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO MULTIP  _BY2SOR21URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO MULTIP  _BY3I   = 0x3SOR22URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO MULTIP  _BY4SOR23RR_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO MULTIP  _   = 0x3SOR24FLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO MULTIP      = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR=LOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR_BY1SOR2_URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR_BY2I   = 0x3SOR21URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR_BY3SOR22URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR_BY4R   = 0x3SOR23RR_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR_BY5_   = 0x3SOR24FL_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR_BY6    = 0x3SOR25FL_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR_BY7_   = 0x3SOR26FL_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR_BY8R   = 0x3SOR27FLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_SAMPLE_BACO DIVISOR    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_BITS_Pde_SAMPLE=LOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_BITS_Pde_SAMPLE_8I   = 0x3SOR2_URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_BITS_Pde_SAMPLE_16SOR21URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_BITS_Pde_SAMPLE_20SOR22URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_BITS_Pde_SAMPLE_24SOR23RR_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_BITS_Pde_SAMPLE_32_   = 0x3SOR24FL_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_BITS_Pde_SAMPLE_   = 0x3SOR25FLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_BITS_Pde_SAMPLE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS=LOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_1SOR2_URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_2SOR21URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_3SOR22URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_4SOR23RR_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_5SOR24FL_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_6SOR25FL_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_7SOR26FL_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_8SOR27FL_AZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS_   = 0x3SOR28FLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP CORV= RERIFCP_AR_NUMBERIOF_CHANNELS    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP DIGITAP_CORV= RERIDIGEN=LOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP DIGITAP_CORV= RERIDIGEN DIGITAP_TRANSMISSSOR_DIS    3SOR2_URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP DIGITAP_CORV= RERIDIGEN DIGITAP_TRANSMISSSOR_EN    DSOR2RFLOWAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP DIGITAP_CORV= RERIDIGEN    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_WIDGET_COR2_UP_IR_EN    =LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_WIDGET_COR2_UP_IR_EN    _PIN_SHUT_OFFSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_WIDGET_COR2_UP_IR_EN    _PIN_DRIVENSOR21FL}MAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_WIDGET_COR2_UP_IR_EN        = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_UNSOLICI,x3R   PONCO EN    =LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_UNSOLICI,x3R   PONCO DIS    3SOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_UNSOLICI,x3R   PONCO EN    DSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_UNSOLICI,x3R   PONCO EN        = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL0 EN     MULTICHANNEL0 MUTE=LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL0 EN     MULTICHANNEL0  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL0 EN     MULTICHANNEL0 MUTEDSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL0 EN     MULTICHANNEL0 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL1 EN     MULTICHANNEL1 MUTE=LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL1 EN     MULTICHANNEL1  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL1 EN     MULTICHANNEL1 MUTEDSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL1 EN     MULTICHANNEL1 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL2 EN     MULTICHANNEL2 MUTE=LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL2 EN     MULTICHANNEL2  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL2 EN     MULTICHANNEL2 MUTEDSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL2 EN     MULTICHANNEL2 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL3 EN     MULTICHANNEL3 MUTE=LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL3 EN     MULTICHANNEL3  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL3 EN     MULTICHANNEL3 MUTEDSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL3 EN     MULTICHANNEL3 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL4 EN     MULTICHANNEL4 MUTE=LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL4 EN     MULTICHANNEL4  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL4 EN     MULTICHANNEL4 MUTEDSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL4 EN     MULTICHANNEL4 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL5 EN     MULTICHANNEL5 MUTE=LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL5 EN     MULTICHANNEL5  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL5 EN     MULTICHANNEL5 MUTEDSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL5 EN     MULTICHANNEL5 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL6 EN     MULTICHANNEL6 MUTE=LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL6 EN     MULTICHANNEL6  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL6 EN     MULTICHANNEL6 MUTEDSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL6 EN     MULTICHANNEL6 MUTE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL7 EN     MULTICHANNEL7 MUTE=LOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL7 EN     MULTICHANNEL7  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL7 EN     MULTICHANNEL7 MUTEDSOR2RFLOWAZALIA_F2_CO_Em INPUT_PIN_COR2_UP_MULTICHANNEL7 EN     MULTICHANNEL7 MUTE    = 0x5,
	HDMBLND_COR2_UP_BLND__MODOLOWBLND_COR2_UP_BLND__MOD_CURRENT_PIPE_ONLY         SOR2_URGBLND_COR2_UP_BLND__MOD_OTHERIPIPE_ONLY           SOR21URGBLND_COR2_UP_BLND__MOD_ALPHA_BLENDING__MODO      SOR22URGBLND_COR2_UP_BLND__MOD_OTHERISedeEO_TYPEF        SOR23FLOWBLND_COR2_UP_BLND__MOD    = 0x5,
	HDMBLND_COR2_UP_BLND_SedeEO_TYPEFLOWBLND_COR2_UP_BLND_SedeEO_TYPE  TNMSING  IPIPE_SedeEOSOR2_URGBLND_COR2_UP_BLND_SedeEO_TYPE SID _BY SID _SING  IPIPE_SedeEOSOR21URGBLND_COR2_UP_BLND_SedeEO_TYPE TOP_BOTTOM_SING  IPIPE_SedeEOSOR22URGBLND_COR2_UP_BLND_SedeEO_TYPE UNUSED             SOR23FLOWBLND_COR2_UP_BLND_SedeEO_TYPE    = 0x5,
	HDMBLND_COR2_UP_BLND_SedeEO_POLARITY,LOWBLND_COR2_UP_BLND_SedeEO_POLARITY_LOW            SOR2_URGBLND_COR2_UP_BLND_SedeEO_POLARITY_HIGH           SOR21UROWBLND_COR2_UP_BLND_SedeEO_POLARITY    = 0x5,
	HDMBLND_COR2_UP_BLND_FEEDTHROUGH_EN=LOWBLND_COR2_UP_BLND_FEEDTHROUGH_EN_FALSE           SOR2_URGBLND_COR2_UP_BLND_FEEDTHROUGH_EN_TRUE            SOR21UROWBLND_COR2_UP_BLND_FEEDTHROUGH_EN    = 0x5,
	HDMBLND_COR2_UP_BLND_ALPHA__MODOLOWBLND_COR2_UP_BLND_ALPHA__MOD_CURRENT_PIXEL_ALPHA SOR2_URGBLND_COR2_UP_BLND_ALPHA__MOD_PIXEL_ALPHA_COMBINx3_GLOBAL_GAINSOR21FLGBLND_COR2_UP_BLND_ALPHA__MOD_GLOBAL_ALPHA_ONLY   SOR22URGBLND_COR2_UP_BLND_ALPHA__MOD_UNUSED              SOR23FLOWBLND_COR2_UP_BLND_ALPHA__MOD    = 0x5,
	HDMBLND_COR2_UP_BLND_ACTIVE_OVERLAP_ONLY LOWBLND_COR2_UP_BLND_ACTIVE_OVERLAY_ONLY_FALSE      SOR2_URGBLND_COR2_UP_BLND_ACTIVE_OVERLAY_ONLY_TRUE       SOR21UROWBLND_COR2_UP_BLND_ACTIVE_OVERLAP_ONLY    = 0x5,
	HDMBLND_COR2_UP_BLND__ULTIP IED__MODOLOWBLND_COR2_UP_BLND__ULTIP IED__MOD_FALSE          SOR2_URGBLND_COR2_UP_BLND__ULTIP IED__MOD_TRUE           SOR21UROWBLND_COR2_UP_BLND__ULTIP IED__MOD    = 0x5,
	HDMBLND_SM_COR2_UP2_SM__MODOLOWBLND_SM_COR2_UP2_SM__MOD_SING  IPLANE            SOR2_URGBLND_SM_COR2_UP2_SM__MOD_ROW_SUBSAMPLING         SOR22URGBLND_SM_COR2_UP2_SM__MOD_COLUMN_SUBSAMPLING      SOR24FL_BLND_SM_COR2_UP2_SM__MOD_CHECKERBOARD_SUBSAMPLINGSOR26FL}MBLND_SM_COR2_UP2_SM__MOD    = 0x5,
	HDMBLND_SM_COR2_UP2_SM_FRAME_ALedeNATEOLOWBLND_SM_COR2_UP2_SM_FRAME_ALedeNATE_FALSE        SOR2_URGBLND_SM_COR2_UP2_SM_FRAME_ALedeNATE_TRUE         SOR21UROWBLND_SM_COR2_UP2_SM_FRAME_ALedeNATE    = 0x5,
	HDMBLND_SM_COR2_UP2_SM_FIELD_ALedeNATEOLOWBLND_SM_COR2_UP2_SM_FIELD_ALedeNATE_FALSE        SOR2_URGBLND_SM_COR2_UP2_SM_FIELD_ALedeNATE_TRUE         SOR21UROWBLND_SM_COR2_UP2_SM_FIELD_ALedeNATE    = 0x5,
	HDMBLND_SM_COR2_UP2_SM_FORCE  EXT_FRAME_PUP,LOWBLND_SM_COR2_UP2_SM_FORCE  EXT_FRAME_PUP_NO_FCPCESOR2_URGBLND_SM_COR2_UP2_SM_FORCE  EXT_FRAME_PUP_   = 0x3SOR21URGBLND_SM_COR2_UP2_SM_FORCE  EXT_FRAME_PUP_FORCE LOWSOR22URGBLND_SM_COR2_UP2_SM_FORCE  EXT_FRAME_PUP_FORCE HIGHSOR23FLOWBLND_SM_COR2_UP2_SM_FORCE  EXT_FRAME_PUP    = 0x5,
	HDMBLND_SM_COR2_UP2_SM_FORCE  EXT_TOP_PUP,LOWBLND_SM_COR2_UP2_SM_FORCE  EXT_TOP_PUP_NO_FCPCE  SOR2_URGBLND_SM_COR2_UP2_SM_FORCE  EXT_TOP_PUP_   = 0x3  SOR21URGBLND_SM_COR2_UP2_SM_FORCE  EXT_TOP_PUP_FORCE LOW SOR22URGBLND_SM_COR2_UP2_SM_FORCE  EXT_TOP_PUP_FORCE HIGHSOR23FLOWBLND_SM_COR2_UP2_SM_FORCE  EXT_TOP_PUP    = 0x5,
	HDMBLND_COR2_UP2_PTI_EN    OLOWBLND_COR2_UP2_PTI_EN    _FALSE                   SOR2_URGBLND_COR2_UP2_PTI_EN    _TRUE                    SOR21UROWBLND_COR2_UP2_PTI_EN        = 0x5,
	HDMBLND_COR2_UP2_BLND_SUPERAA_DEGAMMA_EN=LOWBLND_COR2_UP2_BLND_SUPERAA_DEGAMMA_ENMERERICAPABILITIES_INPUT_CAPABLEIPIPE_ONLND_SUPERAA_DPOWBLNDOR25FL_AZALIA_x5,
WPUT_CORV= RERI/O_Em INPUT_PIN_PARAMERERICAPABILITIES_DP    = 0x5WPARAMERERSOR21/CO_Em INPUT_PIN_PARAMERERICAPABILITIES_EAPDICAPABioFLOWAZALIA_F0_CO_Em INPUT_PINe2eNATEOLOWBLND_SMMBITS_Pde_SAMPLE    = 0x5,
	HDMAZALIA_F2_CO_Em INPUT_CORV= RERICOING_WIDGET   MULTICHANNEL0  TE_MUTEDSOR2_URGAZALIA_F2_CO_Em ICOR2_UP DIGITAPWGOpKCOI_MUTEDO_1SOR2_URGAZALIA_F2_CO_Em INPUT_CORV= RERICOR2_UP RV= RERIFCP_AR_NUMBERIOF_CHANNELS_8SOR27FL_AZALIA_PIN_COR2_UP_WIDGET_COR2_UP_IR_WO_Em INPUT_COR3EOpWIO_WIHF0_CO_Em INPUT/S_TYPEFLOWAZALIA_F0_CO_Em PIN_PARAMERERIAUDIOZALIA_F0_CR23FLOWBLND_SM_COR2_UP2_yP_IR_WO_Em INPUT_COR3EOpWIO_WIHF0_CO_Em INPUT/S_TGSOR2_URGAZALIARAMERERIAUDIOZALIA_F0_CR/MERERICAPABILITIES_BALANCx3RI_O PINSH   AZALIA_F0WERIAUDIO_WIDGE/RERICAPABILITIES_BALANCx3RI_O PINSH   AZALIA_F0WEL6 EN     MULTICHLITIES_BALANCx3RI_O PINSH   AZWpiMHpiE/RERICAPABILITIES_BALANCx3RI_O PIN_F0_CO_Em INPUT_PIN_PARAMERERWR21URGAZALIA_FIBLNDURGAZALIA_FIBLNDURGAZALIA_FIBLNDURGAZALIA_FIBLNDU     SOR2_URGBLND_SM_COR2_UP2_SM_FIELD_ALedeNWpWIES_LR_SWAPE_R2_SM_FORCE  EXT_TOP_PUP_FOIES_NO_INPUT_PINSOR2_URGAZALIA_F0_CO_Em INPUT_PINirRAMERERIAUDIO_/ERERIAUDIO_WIDGET CAPABILITIES_HAVE_AMPLIFIERIPARINSH   AZWpiMHpiE/RERICAPABILITIES_BALANCx3RI_O PIN_F0_CO_Em INPUT_PIN_PARAMERERWR21URGAZALIA_FIBLHpeEm INPUT_CORV= RERIPARAMHINSH  = RERIPARAMERERGAZALIA_FIBLHpeEm INPUT_CORV= RERIPARAMOpWIES_AUDIO_CHAN/PINSH   AZALIA_F0WERIAUDIO_WIDGE/RERICAPABILITIESO_Em INPUT_CORV= RERICOR2_UP DIGITAP_CORVSOR21FL}MADMERERIAUDIO_WIDGET CAPABILITIES_HLOWAZALIA_F0_CRCE  EXT_TOP_PUP_FORCE LOW SOR22URGB WCx3RI MUTE    = 0x5,
	HDMAZABILITIES_BALANCx3RI_O PINSH   AZALIA_F0WEL6 EN     MULTICHLITIES_BALANCx3RI_O PINSH   AZWpiMHpiN    OR21FL}MADMERERIAUDIO_WI/   AZWpiMHpiE/RERICAPABILITIES_BALANCx3RI_O P/ILITIES_BALANCx3RI_O P/ILITIES_BALANCx3RI_O P/ILIOWpiMHpiAL_GAINSOR21FLGBLND_COR2_UP_BLDIALANCx3RI_O P/ILIOWpiMHpiAL_GAINSOITIES_HLOWAZALIA_F0_CRCE  EXT_TOP_PUP_FORCE LOW SOR2AES_ILITX_RCE LOW SOR2AES_WRITED_SM_COR2_UPOW SOR2AES_ILITX_RCE LOW SOR2AES_WRITED_SIA_FIBLNDURGAZALIA_OW SOR2AES_ILITX_RCE LOW SOR2AES_WRITED_SIELD_ALedeNWpWIES_LOW SOR2AES_ILITX_RCE LOW SOR2AES_WRITED_S EXT_TOP_PUP_FOSurfaceEndianM_COIA_FANPIN_ORCE  EXT_FRAME_PUP_FE  EXT_FRAME_PUP_   = 0x3SIA_FANP8IN16CE  EXT_FRAME_PUP_FE  EXT_FRAME_PUP_   = 1x3SIA_FANP8IN32CE  EXT_FRAME_PUP_FE  EXT_FRAME_PUP_   = 2x3SIA_FANP8IN64CE  EXT_FRAME_PUP_FE  EXT_FRAME_PUP_   = COR2_SurfaceEndianNEL5 MUTE=LOWAZArrayModeTEDSORRAY_LINEARO_WIDGELFRAME_PUP_FE  EXT_FRAME_PUP_   = OR2RFRRAY_LINEAROALIGNdeEO_POLARITY_LOEXT_FRAME_PUP_   = 1x3SFRRAY_1 LOILE LOHIN1FRAME_PUP_FE  EXT_FRAME_PUP_   = 2x3SFRRAY_1 LOILE LOHIEm RAME_PUP_FE  EXT_FRAME_PUP_   = CORSFRRAY_2 LOILE LOHIN1FRAME_PUP_FE  EXT_FRAME_PUP_   = 4ORSFRRAY_PRTLOILE LOHIN1FRAME_PUP_FE  EXT_FRAME_PUP_x5,
	HDMARRAY_PRTL2 LOILE LOHIN1FRAME_PUP_FE  EXT_FRAME_POWAZALIA_RRAY_2 LOILE LOHIEm RAME_PUP_FE  EXT_FRAME_PUP_   = 7LIA_RRAY_2 LOILE LXOHIEm RAME_PUP_FE  EXT_FRAME_PUP_A_F2_COSFRRAY_PRTLOILE LOHIEm RAME_PUP_FE  EXT_FRAME_PUP_A_F29HDMARRAY_PRTL2 LOILE LOHIEm RAME_PUP_FE  EXT_FRAME_PA_F2aHDMARRAY_PRTL3 LOILE LOHIN1FRAME_PUP_FE  EXT_FRAME_POWAZbHDMARRAY_3 LOILE LOHIN1FRAME_PUP_FE  EXT_FRAME_PME_POWAZcHDMARRAY_3 LOILE LOHIEm RAME_PUP_FE  EXT_FRAME_PUP_   = dHDMARRAY_3 LOILE LXOHIEm RAME_PUP_FE  EXT_FRAME_PUP_A_F2eHDMARRAY_PRTL3 LOILE LOHIEm RAME_PUP_FE  EXT_FRAME_PA_F2f  = 0rrayModeNEL5 MUTE=LOWAZPipeTilingTEDS2_SFIG_1AZALI RAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F2OR2R2_SFIG_2AZALI RAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F21R2R2_SFIG_4AZALI RAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F22R2R2_SFIG_8AZALI RAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F2COR2_PipeTiling EXT_TOP_PUP_FORankTilingTEDS2_SFIG_4_BANm RAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F20R2R2_SFIG_8ABANm RAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F2eNWpWIankTiling EXT_TOP_PUP_FOGroupInterleaveTEDS2_SFIG_256BIR_OUPE_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F20R2R2_SFIG_512BIR_OUPE_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F2eNWpWGroupInterleave EXT_TOP_PUP_FORowTilingTEDS2_SFIG_1KBUNUSRAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F20R2R2_SFIG_2KBUNUSRAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F21R2R2_SFIG_4KBUNUSRAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F22R2R2_SFIG_8KBUNUSRAME_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F23,DS2_SFIG_1KBUNUS_OPT_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F24R2R2_SFIG_2KBUNUS_OPT_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F25R2R2_SFIG_4KBUNUS_OPT_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F26R2R2_SFIG_8KBUNUS_OPT_PUP_FE  EXT_FRAME_PUP_ FRAME_PA_F2BY2I RowTiling EXT_TOP_PUP_FORankSwapBytesTEDS2_SFIG_128BGENERS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPA_F20R2R2_SFIG_256BIENERS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPA_F21R2R2_SFIG_512BIENERS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPA_F22,DS2_SFIG_1KBUENERS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPOW         ankSwapBytes EXT_TOP_PUP_FOSampleSplitBytesTEDS2_SFIG_1KBUEPLIT_PUP_FE  EXT_FRAME_PUP_ FRAME_P_PA_F20R2R2_SFIG_2KBUEPLIT_PUP_FE  EXT_FRAME_PUP_ FRAME_P_PA_F21R2R2_SFIG_4KBUEPLIT_PUP_FE  EXT_FRAME_PUP_ FRAME_P_PA_F22R2R2_SFIG_8KBUEPLIT_PUP_FE  EXT_FRAME_PUP_ FRAME_P_PA_F2COR2_SampleSplitBytes EXT_TOP_PUP_FONumPipesTEDSADDIOF_CFIG_1AZALI RAME_PUP_FE  EXT_FRAME_PUP_ FR  = OR2RFDDIOF_CFIG_2AZALI RAME_PUP_FE  EXT_FRAME_PUP_ FR  = 1x3SFDDIOF_CFIG_4AZALI RAME_PUP_FE  EXT_FRAME_PUP_ FR  = 2x3SFDDIOF_CFIG_8AZALI RAME_PUP_FE  EXT_FRAME_PUP_ FRA_F2COR2_NumPipesNEL5 MUTE=LOWAZPipeInterleaveSizeTEDSADDIOF_CFIG_ZALIAPARAMLEO_Em256BEXT_FRAME_PUP_ FR  = OR2RFDDIOF_CFIG_ZALIAPARAMLEO_Em512BEXT_FRAME_PUP_ FR  = 1x3}ZPipeInterleaveSize EXT_TOP_PUP_FORankInterleaveSizeTEDSADDIOF_CFIG_BANmAPARAMLEO_Em1FRAME_PUP_FE  EXT_FR  = OR2RFDDIOF_CFIG_BANmAPARAMLEO_Em2CE  EXT_FRAME_PUP_FE  = 1x3SFDDIOF_CFIG_BANmAPARAMLEO_Em4CE  EXT_FRAME_PUP_FE  = 2x3SFDDIOF_CFIG_BANmAPARAMLEO_Em8E  EXT_FRAME_PUP_ FRA_F2COR2_RankInterleaveSize EXT_TOP_PUP_FONumShaderEnginesTEDSADDIOF_CFIG_1ASHADERD_SGI_ORCE  EXT_FRAME_PUP_FE   = OR2RFDDIOF_CFIG_2ASHADERD_SGI_ORCE  EXT_FRAME_PUP_FE   = 1OR2_NumShaderEngines EXT_TOP_PUP_FOShaderEngineTileSizeTEDSADDIOF_CFIG_SELOILE_16CE  EXT_FRAME_PUP_FE  EXT_F  = OR2RFDDIOF_CFIG_SELOILE_32CE  EXT_FRAME_PUP_FE  EXT_F  = 1OR2_ShaderEngineTileSize EXT_TOP_PUP_FONumGPUsTEDSADDIOF_CFIG_1AGPUCE  EXT_FRAME_PUP_FE  EXT_FP_FE   = OR2RFDDIOF_CFIG_2AGPUCE  EXT_FRAME_PUP_FE  EXT_FP_FE   = 1x3SFDDIOF_CFIG_4AGPUCE  EXT_FRAME_PUP_FE  EXT_FP_FE   = 2OR2_NumGPUs EXT_TOP_PUP_FOMultiGPUTileSizeTEDSADDIOF_CFIG_GPULOILE_16CE  EXT_FRAME_PUP_FE  EXT_  = OR2RFDDIOF_CFIG_GPULOILE_32CE  EXT_FRAME_PUP_FE  EXT_  = 1x3SFDDIOF_CFIG_GPULOILE_64CE  EXT_FRAME_PUP_FE  EXT_  = 2x3SFDDIOF_CFIG_GPULOILE_128E  EXT_FRAME_PUP_ FR EXT_  = COR2_MultiGPUTileSize EXT_TOP_PUP_FORowSizeTEDSADDIOF_CFIG_1KBUNUSRAME_PUP_FE  EXT_FRAME_PUP_ FR  = OR2RFDDIOF_CFIG_2KBUNUSRAME_PUP_FE  EXT_FRAME_PUP_ FR  = 1x3SFDDIOF_CFIG_4KBUNUSRAME_PUP_FE  EXT_FRAME_PUP_ FR  = 2Y2I RowSize EXT_TOP_PUP_FONumLowerPipesTEDSADDIOF_CFIG_1AL_ROAZZALIS_PUP_FE  EXT_FRAME_PUP_   = OR2RFDDIOF_CFIG_2AL_ROAZZALIS_PUP_FE  EXT_FRAME_PUP_   = 1OR2_NumLowerPipes EXT_TOP_PUP_FODebugBlockIdTEDSDBG_CLING  BLKID     SOR2_UUP_FE  EXT_FRAME_PUP_   = OR2RDBG_CLING  BLKID dbgAME_PUP_FE  EXT_FRAME_PUP_ FR  = 1x3SDBG_CLING  BLKID scf2CE  EXT_FRAME_PUP_FE  EXT_FR  = 2x3SDBG_CLING  BLKID mcd5CE  EXT_FRAME_PUP_FE  EXT_FR  = 3x3SDBG_CLING  BLKID vmcAME_PUP_FE  EXT_FRAME_PUP_ FR  = 4x3SDBG_CLING  BLKID sx30ME_PUP_FE  EXT_FRAME_PUP_ FR  = 5x3SDBG_CLING  BLKID mcd2CE  EXT_FRAME_PUP_FE  EXT_FR  = 6x3SDBG_CLING  BLKID bci1FRAME_PUP_FE  EXT_FRAME_PUP_x5,
7x3SDBG_CLING  BLKID xdma dbg_client_wrapperRAME_PUP_x5,
8x3SDBG_CLING  BLKID mcc0ME_PUP_FE  EXT_FRAME_PUP_ FR  = 9x3SDBG_CLING  BLKID uvdfm2CE  EXT_FRAME_PUP_FEUP_ FR  = ax3SDBG_CLING  BLKID uvdfm3CE  EXT_FRAME_PUP_FEUP_ FR  = bx3SDBG_CLING  BLKID uvdt_0ME_PUP_FE  EXT_FRAME_PUP_ OWAZcHDMDBG_CLING  BLKID uvdi_0ME_PUP_FE  EXT_FRAME_PUP_ OWAZdx3SDBG_CLING  BLKID bci0ME_PUP_FE  EXT_FRAME_PUP_ FR  = ex3SDBG_CLING  BLKID vceb0m1FRAME_PUP_FE  EXT_FRP_ FR  = fx3SDBG_CLING  BLKID cb100ME_PUP_FE  EXT_FRAME_PUP_ F  = 1OR2RDBG_CLING  BLKID cb001FRAME_PUP_FE  EXT_FRAME_PUP  = 11x3SDBG_CLING  BLKID mcd4CE  EXT_FRAME_PUP_FE  EXT_FR  = 12x3SDBG_CLING  BLKID tmonw00ME_PUP_FE  EXT_FRAME_PUP_  = 13x3SDBG_CLING  BLKID cb101FRAME_PUP_FE  EXT_FRAME_PUP  = 14x3SDBG_CLING  BLKID sx10ME_PUP_FE  EXT_FRAME_PUP_ FR  = 15x3SDBG_CLING  BLKID cb301FRAME_PUP_FE  EXT_FRAME_PUP  = 16x3SDBG_CLING  BLKID tmonw01FRAME_PUP_FE  EXT_FRP_ FR  = 17x3SDBG_CLING  BLKID vcea0_0ME_PUP_FE  EXT_FRAME_PUP_  = 18x3SDBG_CLING  BLKID vcea0_1FRAME_PUP_FE  EXT_FRP_ FR  = 19x3SDBG_CLING  BLKID vcea0_2CE  EXT_FRAME_PUP_FEUP_ F  = 1ax3SDBG_CLING  BLKID vcea0_3CE  EXT_FRAME_PUP_FEUP_ F  = 1bx3SDBG_CLING  BLKID scf1FRAME_PUP_FE  EXT_FRAME_PUP_x5,
1cHDMDBG_CLING  BLKID sx20ME_PUP_FE  EXT_FRAME_PUP_ FR  = 1dx3SDBG_CLING  BLKID spim1FRAME_PUP_FE  EXT_FRAME_PUP  = 1ex3SDBG_CLING  BLKID pa10ME_PUP_FE  EXT_FRAME_PUP_ FR  = 1fx3SDBG_CLING  BLKID pa00ME_PUP_FE  EXT_FRAME_PUP_ FR  = 2OR2RDBG_CLING  BLKID gmconE_PUP_FE  EXT_FRAME_PUP_ FR  = 21x3SDBG_CLING  BLKID mcbME_PUP_FE  EXT_FRAME_PUP_ FRR  = 22x3SDBG_CLING  BLKID vgt0ME_PUP_FE  EXT_FRAME_PUP_ FR  = 23x3SDBG_CLING  BLKID pc0ME_PUP_FE  EXT_FRAME_PUP_ FRR  = 24x3SDBG_CLING  BLKID bci2CE  EXT_FRAME_PUP_FE  EXT_FR  = 25x3SDBG_CLING  BLKID uvdb_0ME_PUP_FE  EXT_FRAME_PUP_ OWAZ26x3SDBG_CLING  BLKID spim3CE  EXT_FRAME_PUP_FEUP_ FR OWAZ27x3SDBG_CLING  BLKID cpc_0ME_PUP_FE  EXT_FRAME_PUP_  OWAZ28x3SDBG_CLING  BLKID cpc_1FRAME_PUP_FE  EXT_FRAME_PUP  = 29x3SDBG_CLING  BLKID uvdm_0ME_PUP_FE  EXT_FRAME_PUP_ OWAZ2ax3SDBG_CLING  BLKID uvdm_1FRAME_PUP_FE  EXT_FRAME_PUOWAZ2bx3SDBG_CLING  BLKID uvdmm2CE  EXT_FRAME_PUP_FEUP_ FR  = 2cHDMDBG_CLING  BLKID uvdmm3CE  EXT_FRAME_PUP_FEUP_ FR  = 2dx3SDBG_CLING  BLKID cb000ME_PUP_FE  EXT_FRAME_PUP_  OWAZ2ex3SDBG_CLING  BLKID spim0ME_PUP_FE  EXT_FRAME_PUP_  OWAZ2fx3SDBG_CLING  BLKID mcc2CE  EXT_FRAME_PUP_FE  EXT_FR  = 3OR2RDBG_CLING  BLKID ds0ME_PUP_FE  EXT_FRAME_PUP_ FRR  = 31x3SDBG_CLING  BLKID srbmE_PUP_FE  EXT_FRAME_PUP_ FRR  = 32x3SDBG_CLING  BLKID ihME_PUP_FE  EXT_FRAME_PUP_ FRRR  = 33x3SDBG_CLING  BLKID semE_PUP_FE  EXT_FRAME_PUP_ FRRR  = 34x3SDBG_CLING  BLKID sdma 0ME_PUP_FE  EXT_FRAME_PUP_ OWAZ35x3SDBG_CLING  BLKID sdma 1FRAME_PUP_FE  EXT_FRAME_PUOWAZ36x3SDBG_CLING  BLKID hdpE_PUP_FE  EXT_FRAME_PUP_ FRRR  = 37x3SDBG_CLING  BLKID cb200ME_PUP_FE  EXT_FRAME_PUP_  OWAZ38x3SDBG_CLING  BLKID scf3CE  EXT_FRAME_PUP_FEUP_ FR  OWAZ39x3SDBG_CLING  BLKID vceb1_0ME_PUP_FE  EXT_FRAME_PUP_  = 3ax3SDBG_CLING  BLKID vcea1_0ME_PUP_FE  EXT_FRAME_PUP_  = 3bx3SDBG_CLING  BLKID vcea1_1FRAME_PUP_FE  EXT_FRP_ FR  = 3cHDMDBG_CLING  BLKID vcea1_2CE  EXT_FRAME_PUP_FEUP_ F  = 3dx3SDBG_CLING  BLKID vcea1_3CE  EXT_FRAME_PUP_FEUP_ F  = 3ex3SDBG_CLING  BLKID bci3CE  EXT_FRAME_PUP_FEUP_ FR  OWAZ3fx3SDBG_CLING  BLKID mcd0ME_PUP_FE  EXT_FRAME_PUP_ FR  = 4OR2RDBG_CLING  BLKID pa11FRAME_PUP_FE  EXT_FRAME_PUP_x5,
41x3SDBG_CLING  BLKID pa01FRAME_PUP_FE  EXT_FRAME_PUP_x5,
42x3SDBG_CLING  BLKID cb201FRAME_PUP_FE  EXT_FRAME_PUP  = 43x3SDBG_CLING  BLKID spim2CE  EXT_FRAME_PUP_FE  EXT_F  = 44x3SDBG_CLING  BLKID vgt2CE  EXT_FRAME_PUP_FE  EXT_FR  = 45x3SDBG_CLING  BLKID pc2CE  EXT_FRAME_PUP_FE  EXT_FRR  = 46x3SDBG_CLING  BLKID smu_0ME_PUP_FE  EXT_FRAME_PUP_  OWAZ47x3SDBG_CLING  BLKID smu_1FRAME_PUP_FE  EXT_FRAME_PUP  = 48x3SDBG_CLING  BLKID smu_2CE  EXT_FRAME_PUP_FE  EXT_F  = 49x3SDBG_CLING  BLKID cb1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 4ax3SDBG_CLING  BLKID ia0ME_PUP_FE  EXT_FRAME_PUP_ FRR  = 4bx3SDBG_CLING  BLKID wdME_PUP_FE  EXT_FRAME_PUP_ FRRR  = 4cHDMDBG_CLING  BLKID ia1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 4dx3SDBG_CLING  BLKID vcec1_0ME_PUP_FE  EXT_FRAME_PUP_  = 4ex3SDBG_CLING  BLKID scf0ME_PUP_FE  EXT_FRAME_PUP_ FR  = 4fx3SDBG_CLING  BLKID vgt1FRAME_PUP_FE  EXT_FRAME_PUP_x5,
	OR2RDBG_CLING  BLKID pc1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 51x3SDBG_CLING  BLKID cb0CE  EXT_FRAME_PUP_FE  EXT_FRR  = 52x3SDBG_CLING  BLKID gdc_one_0ME_PUP_FE  EXT_FRAME_PU  = 53x3SDBG_CLING  BLKID gdc_one_1CE  EXT_FRAME_PUP_FE  E  = 54x3SDBG_CLING  BLKID gdc_one_2CE  EXT_FRAME_PUP_FE  E  = 55x3SDBG_CLING  BLKID gdc_one_3CE  EXT_FRAME_PUP_FEUP_  = 56x3SDBG_CLING  BLKID gdc_one_4CE  EXT_FRAME_PUP_FE  E  = 57x3SDBG_CLING  BLKID gdc_one_5CE  EXT_FRAME_PUP_FE  E  = 58x3SDBG_CLING  BLKID gdc_one_6CE  EXT_FRAME_PUP_FE  E  = 59x3SDBG_CLING  BLKID gdc_one_7CE  EXT_FRAME_PUP_FE  E  = 5ax3SDBG_CLING  BLKID gdc_one_8E  EXT_FRAME_PUP_ FR EX  = 5bx3SDBG_CLING  BLKID gdc_one_9E  EXT_FRAME_PUP_ FR EX  = 5cHDMDBG_CLING  BLKID gdc_one_10ME_PUP_FE  EXT_FRAME_P  = 5dx3SDBG_CLING  BLKID gdc_one_11CE  EXT_FRAME_PUP_FE    = 5ex3SDBG_CLING  BLKID gdc_one_12CE  EXT_FRAME_PUP_FE    = 5fx3SDBG_CLING  BLKID gdc_one_13CE  EXT_FRAME_PUP_FEUP  = 6OR2RDBG_CLING  BLKID gdc_one_14CE  EXT_FRAME_PUP_FE    = 61x3SDBG_CLING  BLKID gdc_one_15CE  EXT_FRAME_PUP_FE    = 62x3SDBG_CLING  BLKID gdc_one_16CE  EXT_FRAME_PUP_FE    = 63x3SDBG_CLING  BLKID gdc_one_17CE  EXT_FRAME_PUP_FE    = 64x3SDBG_CLING  BLKID gdc_one_18E  EXT_FRAME_PUP_ FR E  = 65x3SDBG_CLING  BLKID gdc_one_19E  EXT_FRAME_PUP_ FR E  = 66x3SDBG_CLING  BLKID gdc_one_20ME_PUP_FE  EXT_FRAME_P  = 67x3SDBG_CLING  BLKID gdc_one_21CE  EXT_FRAME_PUP_FE    = 68x3SDBG_CLING  BLKID gdc_one_22CE  EXT_FRAME_PUP_FE    = 69x3SDBG_CLING  BLKID gdc_one_23CE  EXT_FRAME_PUP_FEUP  = 6ax3SDBG_CLING  BLKID gdc_one_24CE  EXT_FRAME_PUP_FE    = 6bx3SDBG_CLING  BLKID gdc_one_25CE  EXT_FRAME_PUP_FE    = 6cHDMDBG_CLING  BLKID gdc_one_26CE  EXT_FRAME_PUP_FE    = 6dx3SDBG_CLING  BLKID gdc_one_27CE  EXT_FRAME_PUP_FE    = 6ex3SDBG_CLING  BLKID gdc_one_28E  EXT_FRAME_PUP_ FR E  = 6fx3SDBG_CLING  BLKID gdc_one_29E  EXT_FRAME_PUP_ FR E  = 7OR2RDBG_CLING  BLKID gdc_one_30ME_PUP_FE  EXT_FRAME_P  = 71x3SDBG_CLING  BLKID gdc_one_31CE  EXT_FRAME_PUP_FE    = 72x3SDBG_CLING  BLKID gdc_one_32CE  EXT_FRAME_PUP_FE    = 73x3SDBG_CLING  BLKID gdc_one_33CE  EXT_FRAME_PUP_FEUP  = 74x3SDBG_CLING  BLKID gdc_one_34CE  EXT_FRAME_PUP_FE    = 75x3SDBG_CLING  BLKID gdc_one_35CE  EXT_FRAME_PUP_FE    = 76x3SDBG_CLING  BLKID vceb0m0ME_PUP_FE  EXT_FRAME_PUP_  = 77x3SDBG_CLING  BLKID vgt3CE  EXT_FRAME_PUP_FEUP_ FR  OWAZ78x3SDBG_CLING  BLKID pc3CE  EXT_FRAME_PUP_FEUP_ FR   OWAZ79x3SDBG_CLING  BLKID mcd3CE  EXT_FRAME_PUP_FEUP_ FR  OWAZ7ax3SDBG_CLING  BLKID uvdu_0ME_PUP_FE  EXT_FRAME_PUP_ OWAZ7bx3SDBG_CLING  BLKID uvdu_1FRAME_PUP_FE  EXT_FRAME_PUOWAZ7cHDMDBG_CLING  BLKID uvdu_2CE  EXT_FRAME_PUP_FE  EXT_OWAZ7dx3SDBG_CLING  BLKID uvdu_3CE  EXT_FRAME_PUP_FEUP_ FR  = 7ex3SDBG_CLING  BLKID uvdu_4CE  EXT_FRAME_PUP_FE  EXT_  = 7fx3SDBG_CLING  BLKID uvdu_5CE  EXT_FRAME_PUP_FE  EXT_x5,
8OR2RDBG_CLING  BLKID uvdu_6CE  EXT_FRAME_PUP_FE  EXT_  = 81x3SDBG_CLING  BLKID cb300ME_PUP_FE  EXT_FRAME_PUP_  OWAZ82x3SDBG_CLING  BLKID mcd1FRAME_PUP_FE  EXT_FRAME_PUP_x5,
83x3SDBG_CLING  BLKID sx00ME_PUP_FE  EXT_FRAME_PUP_ FR  = 84x3SDBG_CLING  BLKID uvdfm0ME_PUP_FE  EXT_FRAME_PUP_ OWAZ85x3SDBG_CLING  BLKID uvdf_1FRAME_PUP_FE  EXT_FRAME_PUOWAZ86x3SDBG_CLING  BLKID mcc3CE  EXT_FRAME_PUP_FEUP_ FR  OWAZ87x3SDBG_CLING  BLKID cpg_0ME_PUP_FE  EXT_FRAME_PUP_  OWAZ88x3SDBG_CLING  BLKID cpg_1FRAME_PUP_FE  EXT_FRAME_PUP  = 89x3SDBG_CLING  BLKID gckCE  EXT_FRAME_PUP_FEUP_ FR  P  = 8ax3SDBG_CLING  BLKID mcc1FRAME_PUP_FE  EXT_FRAME_PUP_x5,
8bx3SDBG_CLING  BLKID cpfm0ME_PUP_FE  EXT_FRAME_PUP_ _x5,
8cHDMDBG_CLING  BLKID cpfm1FRAME_PUP_FE  EXT_FRAME_PUP  = 8dx3SDBG_CLING  BLKID rlcAME_PUP_FE  EXT_FRAME_PUP_ FR  = 8ex3SDBG_CLING  BLKID grbmE_PUP_FE  EXT_FRAME_PUP_ FRR  = 8fx3SDBG_CLING  BLKID sammspE_PUP_FE  EXT_FRAME_PUP_ F  = 9OR2RDBG_CLING  BLKID dci_pgAME_PUP_FE  EXT_FRAME_PUP_  = 91x3SDBG_CLING  BLKID dci_0ME_PUP_FE  EXT_FRAME_PUP_ _x5,
92x3SDBG_CLING  BLKID dccg0m0ME_PUP_FE  EXT_FRAME_PUP_  = 93x3SDBG_CLING  BLKID dccg0m1FRAME_PUP_FE  EXT_FRP_ FR  = 94x3SDBG_CLING  BLKID dccg0m2CE  EXT_FRAME_PUP_FEUP_ F  = 95x3SDBG_CLING  BLKID dccg0m3CE  EXT_FRAME_PUP_FEUP_ F  = 96x3SDBG_CLING  BLKID dccg0m4CE  EXT_FRAME_PUP_FE  EXT  = 97x3SDBG_CLING  BLKID dccg0m5CE  EXT_FRAME_PUP_FE  EXT  = 98x3SDBG_CLING  BLKID dccg0m6CE  EXT_FRAME_PUP_FE  EXT  = 99x3SDBG_CLING  BLKID dccg0m7CE  EXT_FRAME_PUP_FE  EXT  = 9ax3SDBG_CLING  BLKID dccg0m8E  EXT_FRAME_PUP_ FR EXT_  = 9bx3SDBG_CLING  BLKID dcfe01_0ME_PUP_FE  EXT_FRAME_PUP  = 9cHDMDBG_CLING  BLKID dcfe02_0ME_PUP_FE  EXT_FRAME_PUP  = 9dx3SDBG_CLING  BLKID dcfe03_0ME_PUP_FE  EXT_FRAME_PUP  = 9ex3SDBG_CLING  BLKID dcfe04_0ME_PUP_FE  EXT_FRAME_PUP  = 9fx3SDBG_CLING  BLKID dcfe05_0ME_PUP_FE  EXT_FRAME_PUP  = aOR2RDBG_CLING  BLKID dcfe06_0ME_PUP_FE  EXT_FRAME_PUP  = a1x3SDBG_CLING  BLKID uvde_0ME_PUP_FE  EXT_FRAME_PUPUP  = a2x3SDBG_CLING  BLKID     SOR2_LAST_PUP_FE  EXT_FRAME_  = aCOR2_DebugBlockId EXT_TOP_PUP_FODebugBlockId_OLDTEDSDBG_BAUDIOID     SOR2_UUP_FE  EXT_FRAME_PUP_ AME_  = OR2RDBG_BAUDIOID DBG_UUP_FE  EXT_FRAME_PUP_ AME_ AME_  = 1R2RDBG_BAUDIOID VMC_UUP_FE  EXT_FRAME_PUP_ AME_ AME_  = 2R2RDBG_BAUDIOID PDMAUUP_FE  EXT_FRAME_PUP_ AME_ AME_  = 3R2RDBG_BAUDIOID CG_UUP_FE  EXT_FRAME_PUP_ AME_ AME_R  = 4R2RDBG_BAUDIOID SRBMUP_FE  EXT_FRAME_PUP_ AME_ AME_R  = 5R2RDBG_BAUDIOID GRBMUP_FE  EXT_FRAME_PUP_ AME_ AME_R  = 6R2RDBG_BAUDIOID RLC_UUP_FE  EXT_FRAME_PUP_ AME_ AME_  = 7R2RDBG_BAUDIOID CSC_UUP_FE  EXT_FRAME_PUP_ AME_ AME_  = 8R2RDBG_BAUDIOID SEMUP_FE  EXT_FRAME_PUP_ AME_ AME_RP  = 9R2RDBG_BAUDIOID IHUP_FE  EXT_FRAME_PUP_ AME_ AME_RP_  = aR2RDBG_BAUDIOID SC_UUP_FE  EXT_FRAME_PUP_ AME_ AME__  = bR2RDBG_BAUDIOID SQ_UUP_FE  EXT_FRAME_PUP_ AME_ AME__  = cR2RDBG_BAUDIOID AVPE_PUP_FE  EXT_FRAME_PUP_ FRAME_P_  = dR2RDBG_BAUDIOID GMCONPUP_FE  EXT_FRAME_PUP_ FRAME_P_  = eR2RDBG_BAUDIOID SMUCE  EXT_FRAME_PUP_FE  EXT_FP_FE _  = fR2RDBG_BAUDIOID DMA0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 1OR2RDBG_BAUDIOID DMA1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 11R2RDBG_BAUDIOID SPIMUP_FE  EXT_FRAME_PUP_ AME_ AME_R  = 12R2RDBG_BAUDIOID GDS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPOW   13R2RDBG_BAUDIOID SPIS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPA_F214R2RDBG_BAUDIOID D_Sede0CE  EXT_FRAME_PUP_FE  EXT_FRR  = 15R2RDBG_BAUDIOID PA0CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 16R2RDBG_BAUDIOID PA1CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 17R2RDBG_BAUDIOID CP0CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 18R2RDBG_BAUDIOID CP1CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 19R2RDBG_BAUDIOID CP2CE  EXT_FRAME_PUP_FE  EXT_FRAME_P  = 1aR2RDBG_BAUDIOID D_Sede1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1bR2RDBG_BAUDIOID UVDUCE  EXT_FRAME_PUP_FE  EXT_FP_FE   = 1cR2RDBG_BAUDIOID UVDMUP_FE  EXT_FRAME_PUP_ AME_ AME_R  = 1dR2RDBG_BAUDIOID VCI RAME_PUP_FE  EXT_FRAME_PUP_ FRAM  = 1eR2RDBG_BAUDIOID D_Sede2CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1fR2RDBG_BAUDIOID VGT0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 2OR2RDBG_BAUDIOID VGT1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 21R2RDBG_BAUDIOID IAUUP_FE  EXT_FRAME_PUP_ AME_ AME_ _  = 22R2RDBG_BAUDIOID D_Sede3CE  EXT_FRAME_PUP_FEUP_ FR   OWAZ23R2RDBG_BAUDIOID SCT0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 24R2RDBG_BAUDIOID SCT1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 25R2RDBG_BAUDIOID SPM0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 26R2RDBG_BAUDIOID SPM1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 27R2RDBG_BAUDIOID TCAAUUP_FE  EXT_FRAME_PUP_ AME_ AME_  = 28R2RDBG_BAUDIOID TCABEXT_FRAME_PUP_ FR_PUP_ AME_ AME_  = 29R2RDBG_BAUDIOID TCCAUUP_FE  EXT_FRAME_PUP_ AME_ AME_  = 2aR2RDBG_BAUDIOID TCCBEXT_FRAME_PUP_ FR_PUP_ AME_ AME_  = 2bR2RDBG_BAUDIOID MCC0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 2cR2RDBG_BAUDIOID MCC1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 2dR2RDBG_BAUDIOID MCC2CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 2eR2RDBG_BAUDIOID MCC3CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = 2fR2RDBG_BAUDIOID SX0CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 3OR2RDBG_BAUDIOID SX1CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 31R2RDBG_BAUDIOID SX2CE  EXT_FRAME_PUP_FE  EXT_FRAME_P  = 32R2RDBG_BAUDIOID SX3CE  EXT_FRAME_PUP_FEUP_ FR   ME_P  = 33R2RDBG_BAUDIOID D_Sede4CE  EXT_FRAME_PUP_FE  EXT_FRA  = 34R2RDBG_BAUDIOID D_Sede5CE  EXT_FRAME_PUP_FE  EXT_FRA  = 35R2RDBG_BAUDIOID D_Sede6CE  EXT_FRAME_PUP_FE  EXT_FRA  = 36R2RDBG_BAUDIOID D_Sede7CE  EXT_FRAME_PUP_FE  EXT_FRA  = 37R2RDBG_BAUDIOID PC0CE  EXT_FRAME_PUP_FE  EXT_FRRE _A  = 38R2RDBG_BAUDIOID PC1CE  EXT_FRAME_PUP_FE  EXT_FRRE _A  = 39R2RDBG_BAUDIOID D_Sede8E  EXT_FRAME_PUP_ FR EXT_E _A  = 3aR2RDBG_BAUDIOID D_Sede9E  EXT_FRAME_PUP_ FR EXT_E _A  = 3bR2RDBG_BAUDIOID U_Sede10ME_PUP_FE  EXT_FRAME_PUP_ FR  = 3cR2RDBG_BAUDIOID U_Sede11FRAME_PUP_FE  EXT_FRAME_PUP_x5,
3dR2RDBG_BAUDIOID MCBEXT_FRAME_PUP_ FR_PUP_ AME_ AME__x5,
3eR2RDBG_BAUDIOID D_Sede12CE  EXT_FRAME_PUP_FE   AME__x5,
3fR2RDBG_BAUDIOID SCB0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 4OR2RDBG_BAUDIOID SCB1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 41R2RDBG_BAUDIOID D_Sede13CE  EXT_FRAME_PUP_FEUP_ FR  OWAZ42R2RDBG_BAUDIOID D_Sede14CE  EXT_FRAME_PUP_FE  _ FR  OWAZ43R2RDBG_BAUDIOID SCF0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 44R2RDBG_BAUDIOID SCF1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 45R2RDBG_BAUDIOID D_Sede15CE  EXT_FRAME_PUP_FE  FRRE _  = 46R2RDBG_BAUDIOID D_Sede16CE  EXT_FRAME_PUP_FE  EXT_FR  = 47R2RDBG_BAUDIOID BCI0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 48R2RDBG_BAUDIOID BCI1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 49R2RDBG_BAUDIOID BCI2CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 4aR2RDBG_BAUDIOID BCI3CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = 4bR2RDBG_BAUDIOID U_Sede17CE  EXT_FRAME_PUP_FE  EXT_FR  = 4cR2RDBG_BAUDIOID U_Sede18E  EXT_FRAME_PUP_ FR EXT_E _  = 4dR2RDBG_BAUDIOID U_Sede19E  EXT_FRAME_PUP_ FR EXT_E _  = 4eR2RDBG_BAUDIOID D_Sede20ME_PUP_FE  EXT_FRAME_PUP_ FR  = 4fx3SDBG_BAUDIOID CB00ME_PUP_FE  EXT_FRAME_PUP_ FR_ FR  = 5OR2RDBG_BAUDIOID CB01CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 51R2RDBG_BAUDIOID CB02CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 52R2RDBG_BAUDIOID CB03CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = 53R2RDBG_BAUDIOID CB04CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 54R2RDBG_BAUDIOID D_Sede21CE  EXT_FRAME_PUP_FE  FRAME_  = 55R2RDBG_BAUDIOID D_Sede22CE  EXT_FRAME_PUP_FE  FRAME_  = 56R2RDBG_BAUDIOID D_Sede23CE  EXT_FRAME_PUP_FEUPFRAME_  = 57R2RDBG_BAUDIOID CB10ME_PUP_FE  EXT_FRAME_PUP_ FRAME_  = 58R2RDBG_BAUDIOID CB11FRAME_PUP_FE  EXT_FRAME_PUP_AME_  = 59R2RDBG_BAUDIOID CB12CE  EXT_FRAME_PUP_FE   AME__AME_  = 5aR2RDBG_BAUDIOID CB13CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = 5bR2RDBG_BAUDIOID CB14CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 5cR2RDBG_BAUDIOID U_Sede24CE  EXT_FRAME_PUP_FE  FRAME_  = 5dR2RDBG_BAUDIOID U_Sede25CE  EXT_FRAME_PUP_FE  FRAME_  = 5eR2RDBG_BAUDIOID D_Sede26CE  EXT_FRAME_PUP_FE  EXT_FR  = 5fx3SDBG_BAUDIOID TCP0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 6OR2RDBG_BAUDIOID TCP1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 61R2RDBG_BAUDIOID TCP2CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 62R2RDBG_BAUDIOID TCP3CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = 63R2RDBG_BAUDIOID TCP4CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 64R2RDBG_BAUDIOID TCP5CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 65R2RDBG_BAUDIOID TCP6CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 66R2RDBG_BAUDIOID TCP7CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 67R2RDBG_BAUDIOID TCP8E  EXT_FRAME_PUP_ FR EXT_E _AME_  = 68R2RDBG_BAUDIOID TCP9E  EXT_FRAME_PUP_ FR EXT_E _AME_  = 69R2RDBG_BAUDIOID TCP10ME_PUP_FE  EXT_FRAME_PUP_ FRAME  = 6aR2RDBG_BAUDIOID TCP11FRAME_PUP_FE  EXT_FRAME_PUP_AME  = 6bR2RDBG_BAUDIOID TCP12CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 6cR2RDBG_BAUDIOID TCP13CE  EXT_FRAME_PUP_FEUP_ FR   ME  = 6dR2RDBG_BAUDIOID TCP14CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 6eR2RDBG_BAUDIOID TCP15CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 6fx3SDBG_BAUDIOID TCP16CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 7OR2RDBG_BAUDIOID TCP17CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 71R2RDBG_BAUDIOID TCP18E  EXT_FRAME_PUP_ FR EXT_E _AME  = 72R2RDBG_BAUDIOID TCP19E  EXT_FRAME_PUP_ FR EXT_E _AME  = 73R2RDBG_BAUDIOID TCP20ME_PUP_FE  EXT_FRAME_PUP_ FRAME  = 74R2RDBG_BAUDIOID TCP21CE  EXT_FRAME_PUP_FE  FRAME_AME  = 75R2RDBG_BAUDIOID TCP22CE  EXT_FRAME_PUP_FE  FRAME_AME  = 76R2RDBG_BAUDIOID TCP23CE  EXT_FRAME_PUP_FEUPFRAME_AME  = 77R2RDBG_BAUDIOID TCP     SOR20ME_PUP_FE  EXT_FRAME_PU  = 78R2RDBG_BAUDIOID TCP     SOR21CE  EXT_FRAME_PUP_FE  E  = 79R2RDBG_BAUDIOID TCP     SOR22CE  EXT_FRAME_PUP_FE  E  = 7aR2RDBG_BAUDIOID TCP     SOR23CE  EXT_FRAME_PUP_FEUP_  = 7bR2RDBG_BAUDIOID TCP     SOR24CE  EXT_FRAME_PUP_FE  E  = 7cR2RDBG_BAUDIOID TCP     SOR25CE  EXT_FRAME_PUP_FE  E  = 7dR2RDBG_BAUDIOID TCP     SOR26CE  EXT_FRAME_PUP_FE  E  = 7eR2RDBG_BAUDIOID TCP     SOR27CE  EXT_FRAME_PUP_FE  E  = 7fR2RDBG_BAUDIOID DB00ME_PUP_FE  EXT_FRAME_PUP_ FR_ FR  = 8OR2RDBG_BAUDIOID DB01CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 81R2RDBG_BAUDIOID DB02CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 82R2RDBG_BAUDIOID DB03CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = 83R2RDBG_BAUDIOID DB04CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 84R2RDBG_BAUDIOID D_Sede27CE  EXT_FRAME_PUP_FE  EXT_FR  = 85R2RDBG_BAUDIOID D_Sede28E  EXT_FRAME_PUP_ FR EXT_E _  = 86R2RDBG_BAUDIOID D_Sede29E  EXT_FRAME_PUP_ FR EXT_E _  = 87R2RDBG_BAUDIOID DB10ME_PUP_FE  EXT_FRAME_PUP_ FRAME_  = 88R2RDBG_BAUDIOID DB11FRAME_PUP_FE  EXT_FRAME_PUP_AME_  = 89R2RDBG_BAUDIOID DB12CE  EXT_FRAME_PUP_FE   AME__AME_  = 8aR2RDBG_BAUDIOID DB13CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = 8bR2RDBG_BAUDIOID DB14CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 8cR2RDBG_BAUDIOID U_Sede30ME_PUP_FE  EXT_FRAME_PUP_ FR  = 8dR2RDBG_BAUDIOID U_Sede31CE  EXT_FRAME_PUP_FE  UP_ FR  = 8eR2RDBG_BAUDIOID D_Sede32CE  EXT_FRAME_PUP_FE  EXT_FR  = 8fx3SDBG_BAUDIOID TCC0CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 9OR2RDBG_BAUDIOID TCC1CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = 91R2RDBG_BAUDIOID TCC2CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 92R2RDBG_BAUDIOID TCC3CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = 93R2RDBG_BAUDIOID TCC4CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 94R2RDBG_BAUDIOID TCC5CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 95R2RDBG_BAUDIOID TCC6CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 96R2RDBG_BAUDIOID TCC7CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 97R2RDBG_BAUDIOID SPS00ME_PUP_FE  EXT_FRAME_PUP_ FR_ F  = 98R2RDBG_BAUDIOID SPS01CE  EXT_FRAME_PUP_FE  FRAME_AME  = 99R2RDBG_BAUDIOID SPS02CE  EXT_FRAME_PUP_FE  FRAME_AME  = 9aR2RDBG_BAUDIOID SPS10ME_PUP_FE  EXT_FRAME_PUP_ FRAME  = 9bR2RDBG_BAUDIOID SPS11CE  EXT_FRAME_PUP_FE  FRAME_AME  = 9cR2RDBG_BAUDIOID SPS12CE  EXT_FRAME_PUP_FE  FRAME_AME  = 9dR2RDBG_BAUDIOID U_Sede33CE  EXT_FRAME_PUP_FEUPFRAME_  = 9eR2RDBG_BAUDIOID D_Sede34CE  EXT_FRAME_PUP_FE  FRAME_  = 9fx3SDBG_BAUDIOID TA00ME_PUP_FE  EXT_FRAME_PUP_ FR_ FR  = aOR2RDBG_BAUDIOID TA01CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = a1R2RDBG_BAUDIOID TA02CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = a2R2RDBG_BAUDIOID TA03CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = a3R2RDBG_BAUDIOID TA04CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = a4R2RDBG_BAUDIOID TA05CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = a5R2RDBG_BAUDIOID TA06CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = a6R2RDBG_BAUDIOID TA07CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = a7R2RDBG_BAUDIOID TA08E  EXT_FRAME_PUP_ FR EXT_E _AME_  = a8R2RDBG_BAUDIOID TA09E  EXT_FRAME_PUP_ FR EXT_E _AME_  = a9R2RDBG_BAUDIOID TA0AUUP_FE  EXT_FRAME_PUP_ AME_ AME_  = aaR2RDBG_BAUDIOID TA0BEXT_FRAME_PUP_ FR_PUP_ AME_ AME_  = abR2RDBG_BAUDIOID U_Sede35CE  EXT_FRAME_PUP_FE  _ AME_  = acR2RDBG_BAUDIOID U_Sede36CE  EXT_FRAME_PUP_FE  EXT_FR  = adR2RDBG_BAUDIOID U_Sede37CE  EXT_FRAME_PUP_FE  EXT_FR  = aeR2RDBG_BAUDIOID D_Sede38E  EXT_FRAME_PUP_ FR EXT_E _  = afx3SDBG_BAUDIOID TA10ME_PUP_FE  EXT_FRAME_PUP_ FRAME_  = bOR2RDBG_BAUDIOID TA11FRAME_PUP_FE  EXT_FRAME_PUP_AME_  = b1R2RDBG_BAUDIOID TA12CE  EXT_FRAME_PUP_FE   AME__AME_  = b2R2RDBG_BAUDIOID TA13CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = b3R2RDBG_BAUDIOID TA14CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = b4R2RDBG_BAUDIOID TA15CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = b5R2RDBG_BAUDIOID TA16CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = b6R2RDBG_BAUDIOID TA17CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = b7R2RDBG_BAUDIOID TA18E  EXT_FRAME_PUP_ FR EXT_E _AME_  = b8R2RDBG_BAUDIOID TA19E  EXT_FRAME_PUP_ FR EXT_E _AME_  = b9R2RDBG_BAUDIOID TA1AUUP_FE  EXT_FRAME_PUP_ AME_ AME_  = baR2RDBG_BAUDIOID TA1BEXT_FRAME_PUP_ FR_PUP_ AME_ AME_  = bbR2RDBG_BAUDIOID U_Sede39E  EXT_FRAME_PUP_ FR EXT_E _  = bcR2RDBG_BAUDIOID U_Sede40ME_PUP_FE  EXT_FRAME_PUP_ FR  = bdR2RDBG_BAUDIOID U_Sede41CE  EXT_FRAME_PUP_FE  UP_ FR  = beR2RDBG_BAUDIOID D_Sede42CE  EXT_FRAME_PUP_FE  EXT_FR  = bfx3SDBG_BAUDIOID TD00ME_PUP_FE  EXT_FRAME_PUP_ FR_ FR  = cOR2RDBG_BAUDIOID TD01CE  EXT_FRAME_PUP_FE  EXT_FRRE _  = c1R2RDBG_BAUDIOID TD02CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = c2R2RDBG_BAUDIOID TD03CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = c3R2RDBG_BAUDIOID TD04CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = c4R2RDBG_BAUDIOID TD05CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = c5R2RDBG_BAUDIOID TD06CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = c6R2RDBG_BAUDIOID TD07CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = c7R2RDBG_BAUDIOID TD08E  EXT_FRAME_PUP_ FR EXT_E _AME_  = c8R2RDBG_BAUDIOID TD09E  EXT_FRAME_PUP_ FR EXT_E _AME_  = c9R2RDBG_BAUDIOID TD0AUUP_FE  EXT_FRAME_PUP_ AME_ AME_  = caR2RDBG_BAUDIOID TD0BEXT_FRAME_PUP_ FR_PUP_ AME_ AME_  = cbR2RDBG_BAUDIOID U_Sede43CE  EXT_FRAME_PUP_FEUPFRAME_  = ccR2RDBG_BAUDIOID U_Sede44CE  EXT_FRAME_PUP_FE  FRAME_  = cdR2RDBG_BAUDIOID U_Sede45CE  EXT_FRAME_PUP_FE  _ AME_  = ceR2RDBG_BAUDIOID D_Sede46CE  EXT_FRAME_PUP_FE  EXT_FR  = cfx3SDBG_BAUDIOID TD10ME_PUP_FE  EXT_FRAME_PUP_ FRAME_  = dOR2RDBG_BAUDIOID TD11FRAME_PUP_FE  EXT_FRAME_PUP_AME_  = d1R2RDBG_BAUDIOID TD12CE  EXT_FRAME_PUP_FE   AME__AME_  = d2R2RDBG_BAUDIOID TD13CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = d3R2RDBG_BAUDIOID TD14CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = d4R2RDBG_BAUDIOID TD15CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = d5R2RDBG_BAUDIOID TD16CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = d6R2RDBG_BAUDIOID TD17CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = d7R2RDBG_BAUDIOID TD18E  EXT_FRAME_PUP_ FR EXT_E _AME_  = d8R2RDBG_BAUDIOID TD19E  EXT_FRAME_PUP_ FR EXT_E _AME_  = d9R2RDBG_BAUDIOID TD1AUUP_FE  EXT_FRAME_PUP_ AME_ AME_  = daR2RDBG_BAUDIOID TD1BEXT_FRAME_PUP_ FR_PUP_ AME_ AME_  = dbR2RDBG_BAUDIOID U_Sede47CE  EXT_FRAME_PUP_FE  EXT_FR  = dcR2RDBG_BAUDIOID U_Sede48E  EXT_FRAME_PUP_ FR EXT_E _  = ddR2RDBG_BAUDIOID U_Sede49E  EXT_FRAME_PUP_ FR EXT_E _  = deR2RDBG_BAUDIOID D_Sede50ME_PUP_FE  EXT_FRAME_PUP_ FR  = dfx3SDBG_BAUDIOID MCe0CE  EXT_FRAME_PUP_FE  EXT_FRR FR  = eOR2RDBG_BAUDIOID MCe1FRAME_PUP_FE  EXT_FRAME_PUP_AME_  = e1R2RDBG_BAUDIOID MCe2CE  EXT_FRAME_PUP_FE   AME__AME_  = e2R2RDBG_BAUDIOID MCe3CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = e3R2RDBG_BAUDIOID MCe4CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = e4R2RDBG_BAUDIOID MCe5CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = e5R2RDBG_BAUDIOID D_Sede51CE  EXT_FRAME_PUP_FE  UP_ FR  = e6R2RDBG_BAUDIOID D_Sede52CE  EXT_FRAME_PUP_FE  EXT_FR  = e7OR2_DebugBlockId_OLD EXT_TOP_PUP_FODebugBlockId_BY2TEDSDBG_BAUDIOID     SOR2_BY2TXT_FRAME_PUP_FE  EXT_FR  = OR2RDBG_BAUDIOID VMC_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FR  = 1R2RDBG_BAUDIOID CG_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FRR  = 2R2RDBG_BAUDIOID GRBM_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 3R2RDBG_BAUDIOID CSC_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FR  = 4R2RDBG_BAUDIOID IH_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FRR  = 5R2RDBG_BAUDIOID SQ_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FRR  = 6R2RDBG_BAUDIOID GMCON_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 7R2RDBG_BAUDIOID DMA0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 8R2RDBG_BAUDIOID SPIM_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 9R2RDBG_BAUDIOID SPIS_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = aR2RDBG_BAUDIOID PA0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FR  = bR2RDBG_BAUDIOID CP0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FR  = cR2RDBG_BAUDIOID CP2_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FR  = dR2RDBG_BAUDIOID UVDU_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = eR2RDBG_BAUDIOID VCE_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FR  = fR2RDBG_BAUDIOID VGT0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 1OR2RDBG_BAUDIOID IA_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FRR  = 11R2RDBG_BAUDIOID SCT0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 12R2RDBG_BAUDIOID SPM0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 13R2RDBG_BAUDIOID TCAA_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 14R2RDBG_BAUDIOID TCCA_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 15R2RDBG_BAUDIOID MCC0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 16R2RDBG_BAUDIOID MCC2_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 17R2RDBG_BAUDIOID SX0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FR  = 18R2RDBG_BAUDIOID SX2_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FR  = 19R2RDBG_BAUDIOID U_Sede4_BY2TXT_FRAME_PUP_FE  EXT_FRX  = 1aR2RDBG_BAUDIOID D_Sede6_BY2TXT_FRAME_PUP_FE  EXT_FRX  = 1bR2RDBG_BAUDIOID PC0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FX  = 1cR2RDBG_BAUDIOID U_Sede8_BY2TXT_FRAME_PUP_FE  EXT_FRX  = 1dR2RDBG_BAUDIOID U_Sede10_BY2TXT_FRAME_PUP_FE  EXT_FR  = 1eR2RDBG_BAUDIOID MCB_BY2TXT_FRAME_PUP_FE  EXT_FRXT_FX  = 1fR2RDBG_BAUDIOID SCB0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 2OR2RDBG_BAUDIOID D_Sede13_BY2TXT_FRAME_PUP_FE  EXT_FR  = 21R2RDBG_BAUDIOID SCF0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 22R2RDBG_BAUDIOID D_Sede15_BY2TXT_FRAME_PUP_FE  EXT_FR  = 23R2RDBG_BAUDIOID BCI0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 24R2RDBG_BAUDIOID BCI2_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 25R2RDBG_BAUDIOID D_Sede17_BY2TXT_FRAME_PUP_FE  EXT_FR  = 26R2RDBG_BAUDIOID D_Sede19_BY2TXT_FRAME_PUP_FE  EXT_FR  = 27R2RDBG_BAUDIOID CB00_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 28R2RDBG_BAUDIOID CB02_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 29R2RDBG_BAUDIOID CB04_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 2aR2RDBG_BAUDIOID D_Sede22_BY2TXT_FRAME_PUP_FE  EXT_FR  = 2bR2RDBG_BAUDIOID CB10_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 2cR2RDBG_BAUDIOID CB12_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 2dR2RDBG_BAUDIOID CB14_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 2eR2RDBG_BAUDIOID D_Sede25_BY2TXT_FRAME_PUP_FE  EXT_FR  = 2fx3SDBG_BAUDIOID TCP0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 3OR2RDBG_BAUDIOID TCP2_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 31R2RDBG_BAUDIOID TCP4_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 32R2RDBG_BAUDIOID TCP6_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 33R2RDBG_BAUDIOID TCP8_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 34R2RDBG_BAUDIOID TCP10_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 35R2RDBG_BAUDIOID TCP12_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 36R2RDBG_BAUDIOID TCP14_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 37R2RDBG_BAUDIOID TCP16_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 38R2RDBG_BAUDIOID TCP18_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 39R2RDBG_BAUDIOID TCP20_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 3aR2RDBG_BAUDIOID TCP22_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 3bR2RDBG_BAUDIOID TCP     SOR20_BY2TXT_FRAME_PUP_FE  E  = 3cR2RDBG_BAUDIOID TCP     SOR22_BY2TXT_FRAME_PUP_FE  E  = 3dR2RDBG_BAUDIOID TCP     SOR24_BY2TXT_FRAME_PUP_FE  E  = 3eR2RDBG_BAUDIOID TCP     SOR26_BY2TXT_FRAME_PUP_FE  E  = 3fR2RDBG_BAUDIOID DB00_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 4OR2RDBG_BAUDIOID DB02_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 41R2RDBG_BAUDIOID DB04_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 42R2RDBG_BAUDIOID D_Sede28_BY2TXT_FRAME_PUP_FE  EXT_FR  = 43R2RDBG_BAUDIOID DB10_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 44R2RDBG_BAUDIOID DB12_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 45R2RDBG_BAUDIOID DB14_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 46R2RDBG_BAUDIOID D_Sede31_BY2TXT_FRAME_PUP_FE  EXT_FR  = 47R2RDBG_BAUDIOID TCC0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 48R2RDBG_BAUDIOID TCC2_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 49R2RDBG_BAUDIOID TCC4_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 4aR2RDBG_BAUDIOID TCC6_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 4bR2RDBG_BAUDIOID SPS00_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 4cR2RDBG_BAUDIOID SPS02_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 4dR2RDBG_BAUDIOID SPS11_BY2TXT_FRAME_PUP_FE  EXT_FRXT_  = 4eR2RDBG_BAUDIOID D_Sede33_BY2TXT_FRAME_PUP_FE  EXT_FR  = 4fx3SDBG_BAUDIOID TA00_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 5OR2RDBG_BAUDIOID TA02_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 51R2RDBG_BAUDIOID TA04_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 52R2RDBG_BAUDIOID TA06_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 53R2RDBG_BAUDIOID TA08_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 54R2RDBG_BAUDIOID TA0A_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 55R2RDBG_BAUDIOID D_Sede35_BY2TXT_FRAME_PUP_FE  EXT_FR  = 56R2RDBG_BAUDIOID D_Sede37_BY2TXT_FRAME_PUP_FE  EXT_FR  = 57R2RDBG_BAUDIOID TA10_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 58R2RDBG_BAUDIOID TA12_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 59R2RDBG_BAUDIOID TA14_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 5aR2RDBG_BAUDIOID TA16_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 5bR2RDBG_BAUDIOID TA18_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 5cR2RDBG_BAUDIOID TA1A_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 5dR2RDBG_BAUDIOID U_Sede39_BY2TXT_FRAME_PUP_FE  EXT_FR  = 5eR2RDBG_BAUDIOID D_Sede41_BY2TXT_FRAME_PUP_FE  EXT_FR  = 5fx3SDBG_BAUDIOID TD00_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 6OR2RDBG_BAUDIOID TD02_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 61R2RDBG_BAUDIOID TD04_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 62R2RDBG_BAUDIOID TD06_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 63R2RDBG_BAUDIOID TD08_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 64R2RDBG_BAUDIOID TD0A_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 65R2RDBG_BAUDIOID U_Sede43_BY2TXT_FRAME_PUP_FE  EXT_FR  = 66R2RDBG_BAUDIOID U_Sede45_BY2TXT_FRAME_PUP_FE  EXT_FR  = 67R2RDBG_BAUDIOID TD10_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 68R2RDBG_BAUDIOID TD12_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 69R2RDBG_BAUDIOID TD14_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 6aR2RDBG_BAUDIOID TD16_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 6bR2RDBG_BAUDIOID TD18_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 6cR2RDBG_BAUDIOID TD1A_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 6dR2RDBG_BAUDIOID U_Sede47_BY2TXT_FRAME_PUP_FE  EXT_FR  = 6eR2RDBG_BAUDIOID D_Sede49_BY2TXT_FRAME_PUP_FE  EXT_FR  = 6fx3SDBG_BAUDIOID MCe0_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 7OR2RDBG_BAUDIOID MCe2_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 71R2RDBG_BAUDIOID MCe4_BY2TXT_FRAME_PUP_FE  EXT_FRXT_F  = 72R2RDBG_BAUDIOID D_Sede51_BY2TXT_FRAME_PUP_FE  EXT_FR  = 7COR2_DebugBlockId_BY2 EXT_TOP_PUP_FODebugBlockId_BY4TEDSDBG_BAUDIOID     SOR2_BY4CE  EXT_FRAME_PUP_FE  EX  = OR2RDBG_BAUDIOID CG_BY4CE  EXT_FRAME_PUP_FE  EXT_FRAM  = 1R2RDBG_BAUDIOID CSC_BY4CE  EXT_FRAME_PUP_FE  EXT_FRA  = 2R2RDBG_BAUDIOID SQ_BY4CE  EXT_FRAME_PUP_FE  EXT_FRAM  = 3R2RDBG_BAUDIOID DMA0_BY4CE  EXT_FRAME_PUP_FE  _ FR  OWAZ4R2RDBG_BAUDIOID SPIS_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 5R2RDBG_BAUDIOID CP0_BY4CE  EXT_FRAME_PUP_FE  EXT_FRA  = 6R2RDBG_BAUDIOID UVDU_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 7R2RDBG_BAUDIOID VGT0_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 8R2RDBG_BAUDIOID SCT0_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 9R2RDBG_BAUDIOID TCAA_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = aR2RDBG_BAUDIOID MCC0_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = bR2RDBG_BAUDIOID SX0_BY4CE  EXT_FRAME_PUP_FE  EXT_FRA  = cR2RDBG_BAUDIOID U_Sede4_BY4CE  EXT_FRAME_PUP_FE  EXT  = dR2RDBG_BAUDIOID PC0_BY4CE  EXT_FRAME_PUP_FE  FRAME_F  = eR2RDBG_BAUDIOID U_Sede10_BY4CE  EXT_FRAME_PUP_FE  EX  = fR2RDBG_BAUDIOID SCB0_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 1OR2RDBG_BAUDIOID SCF0_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 11R2RDBG_BAUDIOID BCI0_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 12x3SDBG_BAUDIOID D_Sede17_BY4CE  EXT_FRAME_PUP_FE  EX  = 13R2RDBG_BAUDIOID CB00_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 14R2RDBG_BAUDIOID CB04_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 15R2RDBG_BAUDIOID CB10_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 16R2RDBG_BAUDIOID CB14_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 17R2RDBG_BAUDIOID TCP0_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 18R2RDBG_BAUDIOID TCP4_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 19R2RDBG_BAUDIOID TCP8_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 1aR2RDBG_BAUDIOID TCP12_BY4CE  EXT_FRAME_PUP_FE  EXT_F  = 1bR2RDBG_BAUDIOID TCP16_BY4CE  EXT_FRAME_PUP_FE  EXT_F  = 1cR2RDBG_BAUDIOID TCP20_BY4CE  EXT_FRAME_PUP_FE  EXT_F  = 1dR2RDBG_BAUDIOID TCP     SOR20_BY4CE  EXT_FRAME_PUP_F  = 1eR2RDBG_BAUDIOID TCP     SOR24_BY4CE  EXT_FRAME_PUP_F  = 1fR2RDBG_BAUDIOID DB_BY4CE  EXT_FRAME_PUP_FE  EXT_FRAM  = 2OR2RDBG_BAUDIOID DB04_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 21R2RDBG_BAUDIOID DB10_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 22R2RDBG_BAUDIOID DB14_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 23R2RDBG_BAUDIOID TCC0_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 24R2RDBG_BAUDIOID TCC4_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 25R2RDBG_BAUDIOID SPS00_BY4CE  EXT_FRAME_PUP_FE  EXT_F  = 26R2RDBG_BAUDIOID SPS11_BY4CE  EXT_FRAME_PUP_FE  EXT_F  = 27R2RDBG_BAUDIOID TA00_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 28R2RDBG_BAUDIOID TA04_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 29R2RDBG_BAUDIOID TA08_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 2aR2RDBG_BAUDIOID D_Sede35_BY4CE  EXT_FRAME_PUP_FE  EX  = 2bR2RDBG_BAUDIOID TA10_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 2cR2RDBG_BAUDIOID TA14_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 2dR2RDBG_BAUDIOID TA18_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 2eR2RDBG_BAUDIOID D_Sede39_BY4CE  EXT_FRAME_PUP_FE  EX  = 2fx3SDBG_BAUDIOID TD00_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 3OR2RDBG_BAUDIOID TD04_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 31R2RDBG_BAUDIOID TD08_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 32R2RDBG_BAUDIOID U_Sede43_BY4CE  EXT_FRAME_PUP_FE  EX  = 33R2RDBG_BAUDIOID Te10_BY4CE  EXT_FRAME_PUP_FE  EX  EX  = 34R2RDBG_BAUDIOID TD14_BY4CE  EXT_FRAME_PUP_FE  FRAME_  = 35R2RDBG_BAUDIOID TD18_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 36R2RDBG_BAUDIOID U_Sede47_BY4CE  EXT_FRAME_PUP_FE  EX  = 37R2RDBG_BAUDIOID MCe0_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 38R2RDBG_BAUDIOID MCe4_BY4CE  EXT_FRAME_PUP_FE  EXT_FR  = 39OR2_DebugBlockId_BY4 EXT_TOP_PUP_FODebugBlockId_BY8TEDSDBG_BAUDIOID     SOR2_BY8E  EXT_FRAME_PUP_ FR EXT  = OR2RDBG_BAUDIOID CSC_BY8E  EXT_FRAME_PUP_ FR EXT_E _A  = 1R2RDBG_BAUDIOID DMA0_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 2R2RDBG_BAUDIOID CP0_BY8E  EXT_FRAME_PUP_ FR EXT_E _M  = 3R2RDBG_BAUDIOID VGT0_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 4R2RDBG_BAUDIOID TCAA_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 5R2RDBG_BAUDIOID SX0_BY8E  EXT_FRAME_PUP_ FR EXT_E _M  = 6R2RDBG_BAUDIOID PC0_BY8E  EXT_FRAME_PUP_ FR EXT_E _M  = 7R2RDBG_BAUDIOID SCB0_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 8R2RDBG_BAUDIOID BCI0_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 9R2RDBG_BAUDIOID CB00_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = aR2RDBG_BAUDIOID CB10_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = bR2RDBG_BAUDIOID TCP0_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = cR2RDBG_BAUDIOID TCP8_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = dR2RDBG_BAUDIOID TCP16_BY8E  EXT_FRAME_PUP_ FR EXT_E   = eR2RDBG_BAUDIOID TCP     SOR20_BY8E  EXT_FRAME_PUP_ F  = fR2RDBG_BAUDIOID DB00_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 1OR2RDBG_BAUDIOID DB10_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 11R2RDBG_BAUDIOID TCC0_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 12R2RDBG_BAUDIOID SPS00_BY8E  EXT_FRAME_PUP_ FR EXT_E   = 13R2RDBG_BAUDIOID TA00_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 14R2RDBG_BAUDIOID TA08_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 15R2RDBG_BAUDIOID TA10_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 16R2RDBG_BAUDIOID TA18_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 17R2RDBG_BAUDIOID TD00_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 18R2RDBG_BAUDIOID TD08_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 19R2RDBG_BAUDIOID TD10_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 1aR2RDBG_BAUDIOID TD18_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 1bR2RDBG_BAUDIOID MC20_BY8E  EXT_FRAME_PUP_ FR EXT_E _  = 1cOR2_DebugBlockId_BY8 EXT_TOP_PUP_FODebugBlockId_BY16TEDSDBG_BAUDIOID     SOR2_BY16CE  EXT_FRAME_PUP_FE  E  = OR2RDBG_BAUDIOID DMA0_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = 1R2RDBG_BAUDIOID VGT0_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = 2R2RDBG_BAUDIOID SX0_BY16CE  EXT_FRAME_PUP_FE  EXT_FM  = 3R2RDBG_BAUDIOID SCB0_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = 4R2RDBG_BAUDIOID CB00_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = 5R2RDBG_BAUDIOID TCP0_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = 6R2RDBG_BAUDIOID TCP16_BY16CE  EXT_FRAME_PUP_FE  EXT_  = 7R2RDBG_BAUDIOID DB00_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = 8R2RDBG_BAUDIOID TCC0_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = 9R2RDBG_BAUDIOID TA00_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = aR2RDBG_BAUDIOID TA10_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = bR2RDBG_BAUDIOID TD00_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = cR2RDBG_BAUDIOID TD10_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = dR2RDBG_BAUDIOID MCD0_BY16CE  EXT_FRAME_PUP_FE  EXT_F  = eOR2_DebugBlockId_BY16 EXT_TOP_PUP_FOColorTransformTEDSDCC_CT_AUTOCE  EXT_FRAME_PUP_FE  EXT_FP_FE  EXT_F  = OR2RDCC_CT_NONI RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_F  = 1R2RABGR_TO_A_BG_G_RBEXT_FRAME_PUP_ FR_PUP_ AME_ AME_  = 2R2RBGRA_TO_BG_G_RB_AUUP_FE  EXT_FRAME_PUP_ AME_ AME_  = 3R2}OColorTransform EXT_TOP_PUP_FOCompareRP_PEDSREF_NEVER RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_F_F  = OR2RREF_LESS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPOMEXT_F_F  = 1R2RREF_EQUALPUP_FE  EXT_FRAME_PUP_ FRAME_PPOMEXT_F_F  = 2R2RREF_LEQUALPUP_FE  EXT_FRAME_PUP_ FRAME_PPOMEXT_F_  = 3R2RREF_GREATER RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_F  = 4R2RREF_NOTEQUALPUP_FE  EXT_FRAME_PUP_ FRAME_PPOMEXT_  = 5R2RREF_GEQUALPUP_FE  EXT_FRAME_PUP_ FRAME_PPOMEXT_F_  = 6R2RREF_ALWAYS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPOMEXT_F  = 7R2}OCompareRP_ EXT_TOP_PUP_FOReadSizePEDSREAD_256_BITS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPOMEX  = OR2RREAD_512_BITS_PUP_FE  EXT_FRAME_PUP_ FRAME_PPOMEX  = 1R2}OReadSize EXT_TOP_PUP_FODepthFormatTEDSDEPTH_INVALI2_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOMEX  = OR2RDEPTH_16CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOMEX  = 1R2RDEPTH_X8_24CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPOMEX  = 2R2RDEPTH_8_24CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPOMEXM  = 3R2RDEPTH_X8_24_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXM  = 4R2RDEPTH_8_24_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF  = 5R2RDEPTH_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF_F  = 6R2RDEPTH_X24_8_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOM  = 7R2}ODepthFormat EXT_TOP_PUP_FOZFormatTEDSZ_INVALI2_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOMEXPPOM  = OR2RZ_16CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOMEXPPOM  = 1R2RZ_24CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPOMEXMEXPPOM  = 2R2RZ_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF_FPPOM  = 3R2}OZFormat EXT_TOP_PUP_FOStencilFormatTEDSSTENCIL_INVALI2_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOM  = OR2RSTENCIL_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOM  = 1R2}OStencilFormat EXT_TOP_PUP_FOCmaskModePEDSCMASK_CLEAR_NONI RAME_PUP_FE  EXT_FRAME_PUP_ FRAM  = OR2RCMASK_CLEAR_ONI RAME_PUP_FE  EXT_FRAME_PUP_ FRAME  = 1R2RCMASK_CLEAR_ALLPUP_FE  EXT_FRAME_PUP_ FRAME_PPOME  = 2R2RCMASK_ANY_EXPANDR2_UUP_FE  EXT_FRAME_PUP_ AME_ XM  = 3R2RCMASK_ALPHA0_FRAG1CE  EXT_FRAME_PUP_FE  FRAME_AME  = 4R2RCMASK_ALPHA0_FRAG2CE  EXT_FRAME_PUP_FE  FRAME_AME  = 5R2RCMASK_ALPHA0_FRAG4CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 6R2RCMASK_ALPHA0_FRAGS_PUP_FE  EXT_FRAME_PUP_ FRAME_P  = 7R2RCMASK_ALPHA1_FRAG1CE  EXT_FRAME_PUP_FE  FRAME_AME  = 8R2RCMASK_ALPHA1_FRAG2CE  EXT_FRAME_PUP_FE  FRAME_AME  = 9R2RCMASK_ALPHA1_FRAG4CE  EXT_FRAME_PUP_FE  EXT_FRAME  = aR2RCMASK_ALPHA1_FRAGS_PUP_FE  EXT_FRAME_PUP_ FRAME_P  = bR2RCMASK_ALPHAX_FRAG1CE  EXT_FRAME_PUP_FE  FRAME_AME  = cR2RCMASK_ALPHAX_FRAG2CE  EXT_FRAME_PUP_FE  FRAME_AME  = dR2RCMASK_ALPHAX_FRAG4CE  EXT_FRAME_PUP_FE  EXT_FRAME  = eR2RCMASK_ALPHAX_FRAGS_PUP_FE  EXT_FRAME_PUP_ FRAME_P  = fR2}OCmaskMode EXT_TOP_PUP_FOQuadExportFormatTEDSEXPORT U_Sede_PUP_FE  EXT_FRAME_PUP_ FRAME_PAME_P  = OR2REXPORT 32_R RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_F  = 1R2REXPORT 32_GR RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_  = 2R2REXPORT 32_AR RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_  = 3R2REXPORT FP16_ABGRE_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_  = 4,DSEXPORT U_SIGNde16_ABGRE_PUP_FE  EXT_FRAME_PUP_ FR  = 5R2REXPORT SIGNde16_ABGRE_PUP_FE  EXT_FRAME_PUP_ FRME  = 6R2REXPORT 32_ABGRE_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_OM  = 7R2}OQuadExportFormat EXT_TOP_PUP_FOQuadExportFormatOldTEDSEXPORT 4P 32BPC_ABGRE_PUP_FE  EXT_FRAME_PUP_ FRME  = OR2REXPORT 4P 16BPC_ABGRE_PUP_FE  EXT_FRAME_PUP_ FRME  = 1,DSEXPORT 4P 32BPC_GRE_PUP_FE  EXT_FRAME_PUP_ FRAMEX  = 2R2REXPORT 4P 32BPC_ARE_PUP_FE  EXT_FRAME_PUP_ FRAMEX  = 3R2REXPORT 2P 32BPC_ABGRE_PUP_FE  EXT_FRAME_PUP_ FRME  = 4,DSEXPORT 8P 32BPC_RE_PUP_FE  EXT_FRAME_PUP_ FRAMEXT  = 5R2}OQuadExportFormatOld EXT_TOP_PUP_FOColorFormatTEDSCOLOR_INVALI2_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOMEX  = OR2RCOLOR_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOMME  = 1R2RCOLOR_16CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOMEX  = 2R2RCOLOR_8_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOM  = 3R2RCOLOR_32CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_E_PPOM  = 4R2RCOLOR_16_16CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPO  = 5R2RCOLOR_10_11_11FRAME_PUP_FE  EXT_FRAME_PUP_AME_ ME  = 6R2RCOLOR_11_11_10CE  EXT_FRAME_PUP_FE  EXT_FRRE _A_P  = 7R2RCOLOR_10_10_10_2CE  EXT_FRAME_PUP_FE  EXT_FR_AME_  = 8R2RCOLOR_2_10_10_10CE  EXT_FRAME_PUP_FE  EXT_FR_AME_  = 9R2RCOLOR_8_8_8_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_  = aR2RCOLOR_32_32CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_E_P  = bR2RCOLOR_16_16_16_16CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = cR2RCOLOR_    SOR2_13CE  EXT_FRAME_PUP_FEUP_ FR   ME_  = dR2RCOLOR_32_32_32_32CE  EXT_FRAME_PUP_FE  EXT_FR_AME  = eR2RCOLOR_    SOR2_15CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = fR2RCOLOR_5_6m5CE  EXT_FRAME_PUP_FE  EXTE  EXT_FRAME_  = 1OR2RCOLOR_1_5_5m5CE  EXT_FRAME_PUP_FE  EXTE  EXT_FRAM  = 11R2RCOLOR_5_5_5_1FRAME_PUP_FE  EXT_FRAME_PUP_AME_ ME_  = 12R2RCOLOR_4_4_4_4FRAME_PUP_FE  EXT_FRAME_PUP_AME_ ME_  = 13R2RCOLOR_8_24CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPOMEXM  = 14R2RCOLOR_24_8CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPOMEXM  = 15R2RCOLOR_X24_8_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOM  = 16R2RCOLOR_    SOR2_23CE  EXT_FRAME_PUP_FEUPFRAME_AME_  = 17R2}OColorFormat EXT_TOP_PUP_FOSurfaceFormatTEDSFMT_INVALI2_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOMEXPP  = OR2RFMT_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOMMEME  = 1R2RFMT_16CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOMEXPP  = 2R2RFMT_8_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOMME  = 3R2RFMT_32CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_E_PPOMOM  = 4R2RFMT_16_16CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOME  = 5R2RFMT_10_11_11FRAME_PUP_FE  EXT_FRAME_PUP_AME_ MEME  = 6R2RFMT_11_11_10CE  EXT_FRAME_PUP_FE  EXT_FRRE _A_P_P  = 7R2RFMT_10_10_10_2CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_  = 8R2RFMT_2_10_10_10CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_  = 9R2RFMT_8_8_8_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PP  = aR2RFMT_32_32CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_E_PPO  = bR2RFMT_16_16_16_16CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME  = cR2RFMT_32_32_32CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_E_  = dR2RFMT_32_32_32_32CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E  = eR2RFMT_    SOR2_4CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPO  = fR2RFMT_5_6m5CE  EXT_FRAME_PUP_FE  EXTE  EXT_FRAME_E_  = 1OR2RFMT_1_5_5m5CE  EXT_FRAME_PUP_FE  EXTE  EXT_FRAMAM  = 11R2RFMT_5_5_5_1FRAME_PUP_FE  EXT_FRAME_PUP_AME_ ME_E_  = 12R2RFMT_4_4_4_4FRAME_PUP_FE  EXT_FRAME_PUP_AME_ ME_E_  = 13R2RFMT_8_24CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPOMEXMEX  = 14R2RFMT_24_8CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPOMEXMXM  = 15R2RFMT_X24_8_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMOM  = 16R2RFMT_    SOR2_33CE  EXT_FRAME_PUP_FEUPFRAME_PPOMOM  = 17R2RFMT_11_11_10_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMOM  = 18R2RFMT_16_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF_FPP  = 19R2RFMT_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF_FPP  = 1aR2RFMT_16_16_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF_  = 1bR2RFMT_8_24_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF_F  = 1cR2RFMT_24_8_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF_F  = 1dR2RFMT_32_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMEXMF_  = 1eR2RFMT_10_11_11_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMOM  = 1fR2RFMT_16_16_16_16_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPO  = 2OR2RFMT_3_3_2CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_E_PPO  = 21R2RFMT_6_5m5CE  EXT_FRAME_PUP_FE  EXTE  EXT_FRAMAMPO  = 22R2RFMT_32_32_32_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPO  = 23R2RFMT_    SOR2_36CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME  = 24R2RFMT_1CE  EXT_FRAME_PUP_FE  EXTE  EXT_FRAMAMPOE_ME  = 25R2RFMT_1_  VERede_PUP_FE  EXT_FRAME_PUP_ FRAME_PAME_  = 26R2RFMT_GB_GR RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_ME_  = 27R2RFMT_BG_RG RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_ME_  = 28R2RFMT_32_AS_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PP  = 29R2RFMT_32_AS_8_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_  = 2aR2RFMT_5_9_9_9_SHAREDEXPRAME_PUP_ FR EXT_E _AME_E_E_  = 2bR2RFMT_8_8_8E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOM  = 2cR2RFMT_16_16_16EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOM  = 2dR2RFMT_16_16_16_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMOM  = 2eR2RFMT_4_4E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOMOM  = 2fR2RFMT_32_32_32_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOMOM  = 3OR2RFMT_BC1CE  EXT_FRAME_PUP_FE  EXT_FRRE _AME_PPOMOM  = 31R2RFMT_BC2CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_E_PPOMO  = 32R2RFMT_BC3CE  EXT_FRAME_PUP_FEUPFRAME_PPOMOM_E_PPOMO  = 33R2RFMT_BC4E  EXT_FRAME_PUP_ FR EXT_E _AME_E_E_PPOMOM  = 34R2RFMT_BC5CE  EXT_FRAME_PUP_FE  EXTE  EXT_FRAMAMPOOM  = 35R2RFMT_BC6CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOMEXP  = 36R2RFMT_BC7CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOMEXP  = 37R2RFMT_32_AS_32_32_32_32CE  EXT_FRAME_PUP_FE  EXT_FR  = 38R2RFMT_APC3CE  EXT_FRAME_PUP_FEUPFRAME_PPOMOM_E_PPOM  = 39R2RFMT_APC4CE  EXT_FRAME_PUP_FE  _FRAME_ME_PPOMEXMEX  = 3aR2RFMT_APC5CE  EXT_FRAME_PUP_FE  EXTE  EXT_FRAMAMPOO  = 3bR2RFMT_APC6CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOMEX  = 3cR2RFMT_APC7CE  EXT_FRAME_PUP_FE  EXT_FRAME_ME_PPOMEX  = 3dR2RFMT_CTX1CE  EXT_FRAME_PUP_FE  EXT_FRRE _RE_PPOMEX  = 3eR2RFMT_    SOR2_63CE  EXT_FRAME_PUP_FEUPFRAME_PPOMOM  = 3fR2}OSurfaceFormat EXT_TOP_PUP_FOBUF_DATA_FORMAT_EDSBUF_DATA_FORMAT_INVALI2_UUP_FE  EXT_FRAME_PUP_ AM  = OR2RBUF_DATA_FORMAT_8E  EXT_FRAME_PUP_ FR EXT_E _AME_  = 1R2RBUF_DATA_FORMAT_16CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 2R2RBUF_DATA_FORMAT_8_8E  EXT_FRAME_PUP_ FR EXT_E _AM  = 3R2RBUF_DATA_FORMAT_32CE  EXT_FRAME_PUP_FE  EXT_FR_AM  = 4R2RBUF_DATA_FORMAT_16_16CE  EXT_FRAME_PUP_FE  EXT_FR  = 5R2RBUF_DATA_FORMAT_10_11_11FRAME_PUP_FE  EXT_FRAME_P  = 6R2RBUF_DATA_FORMAT_11_11_10CE  EXT_FRAME_PUP_FE  EXT  = 7R2RBUF_DATA_FORMAT_10_10_10_2CE  EXT_FRAME_PUP_FE  E  = 8R2RBUF_DATA_FORMAT_2_10_10_10CE  EXT_FRAME_PUP_FE  E  = 9R2RBUF_DATA_FORMAT_8_8_8_8E  EXT_FRAME_PUP_ FR EXT_E  = aR2RBUF_DATA_FORMAT_32_32CE  EXT_FRAME_PUP_FE  EXT_FR  = bR2RBUF_DATA_FORMAT_16_16_16_16CE  EXT_FRAME_PUP_FE    = cR2RBUF_DATA_FORMAT_32_32_32CE  EXT_FRAME_PUP_FE  EXT  = dR2RBUF_DATA_FORMAT_32_32_32_32CE  EXT_FRAME_PUP_FE    = eR2RBUF_DATA_FORMAT_    SOR2_15CE  EXT_FRAME_PUP_FE    = fR2}OBUF_DATA_FORMAT EXT_TOP_PUP_FOIMG_DATA_FORMAT_EDSIMG_DATA_FORMAT_INVALI2_UUP_FE  EXT_FRAME_PUP_ AM  = OR2RIMG_DATA_FORMAT_8E  EXT_FRAME_PUP_ FR EXT_E _AME_  = 1R2RIMG_DATA_FORMAT_16CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 2R2RIMG_DATA_FORMAT_8_8E  EXT_FRAME_PUP_ FR EXT_E _AM  = 3R2RIMG_DATA_FORMAT_32CE  EXT_FRAME_PUP_FE  EXT_FR_AM  = 4R2RIMG_DATA_FORMAT_16_16CE  EXT_FRAME_PUP_FE  EXT_FR  = 5R2RIMG_DATA_FORMAT_10_11_11FRAME_PUP_FE  EXT_FRAME_P  = 6R2RIMG_DATA_FORMAT_11_11_10CE  EXT_FRAME_PUP_FE  EXT  = 7R2RIMG_DATA_FORMAT_10_10_10_2CE  EXT_FRAME_PUP_FE  E  = 8R2RIMG_DATA_FORMAT_2_10_10_10CE  EXT_FRAME_PUP_FE  E  = 9R2RIMG_DATA_FORMAT_8_8_8_8E  EXT_FRAME_PUP_ FR EXT_E  = aR2RIMG_DATA_FORMAT_32_32CE  EXT_FRAME_PUP_FE  EXT_FR  = bR2RIMG_DATA_FORMAT_16_16_16_16CE  EXT_FRAME_PUP_FE    = cR2RIMG_DATA_FORMAT_32_32_32CE  EXT_FRAME_PUP_FE  EXT  = dR2RIMG_DATA_FORMAT_32_32_32_32CE  EXT_FRAME_PUP_FE    = eR2RIMG_DATA_FORMAT_    SOR2_15CE  EXT_FRAME_PUP_FE    = fR2RIMG_DATA_FORMAT_5_6m5CE  EXT_FRAME_PUP_FE  EXTE    = 1OR2RIMG_DATA_FORMAT_1_5_5m5CE  EXT_FRAME_PUP_FE  EXTE  = 11R2RIMG_DATA_FORMAT_5_5_5_1FRAME_PUP_FE  EXT_FRAME_PU  = 12R2RIMG_DATA_FORMAT_4_4_4_4FRAME_PUP_FE  EXT_FRAME_PU  = 13R2RIMG_DATA_FORMAT_8_24CE  EXT_FRAME_PUP_FE  _FRAME_  = 14R2RIMG_DATA_FORMAT_24_8CE  EXT_FRAME_PUP_FE  _FRAME_  = 15R2RIMG_DATA_FORMAT_X24_8_32EXT_FRAME_PUP_FE  _FRAME_  = 16R2RIMG_DATA_FORMAT_    SOR2_23CE  EXT_FRAME_PUP_FEUP  = 17R2RIMG_DATA_FORMAT_    SOR2_24CE  EXT_FRAME_PUP_FE    = 18R2RIMG_DATA_FORMAT_    SOR2_25CE  EXT_FRAME_PUP_FE    = 19R2RIMG_DATA_FORMAT_    SOR2_26CE  EXT_FRAME_PUP_FE    = 1aR2RIMG_DATA_FORMAT_    SOR2_27CE  EXT_FRAME_PUP_FE    = 1bR2RIMG_DATA_FORMAT_    SOR2_28CE  EXT_FRAME_PUP_FE    = 1cR2RIMG_DATA_FORMAT_    SOR2_29E  EXT_FRAME_PUP_ FR E  = 1dR2RIMG_DATA_FORMAT_    SOR2_30ME_PUP_FE  EXT_FRAME_P  = 1eR2RIMG_DATA_FORMAT_    SOR2_31FRAME_PUP_FE  EXT_FRAM  = 1fR2RIMG_DATA_FORMAT_GB_GR RAME_PUP_FE  EXT_FRAME_PUP_  = 2OR2RIMG_DATA_FORMAT_BG_RG RAME_PUP_FE  EXT_FRAME_PUP_  = 21R2RIMG_DATA_FORMAT_5_9_9_9AME_PUP_FE  EXT_FRAME_PUP_  = 22R2RIMG_DATA_FORMAT_BC1CE  EXT_FRAME_PUP_FE  EXT_FRRE  = 23R2RIMG_DATA_FORMAT_BC2CE  EXT_FRAME_PUP_FE  EXT_FR_A  = 24R2RIMG_DATA_FORMAT_BC3CE  EXT_FRAME_PUP_FEUPFRAME_PP  = 25R2RIMG_DATA_FORMAT_BC4CE  EXT_FRAME_PUP_FE  EXT_FRAM  = 26R2RIMG_DATA_FORMAT_BC5CE  EXT_FRAME_PUP_FE  EXTE  EX  = 27R2RIMG_DATA_FORMAT_BC6CE  EXT_FRAME_PUP_FE  EXT_FRAM  = 28R2RIMG_DATA_FORMAT_BC7CE  EXT_FRAME_PUP_FE  EXT_FRAM  = 29R2RIMG_DATA_FORMAT_    SOR2_42CE  EXT_FRAME_PUP_FE    = 2aR2RIMG_DATA_FORMAT_    SOR2_43CE  EXT_FRAME_PUP_FEUP  = 2bR2RIMG_DATA_FORMAT_FMASK8_S2_F1CE  EXT_FRAME_PUP_FE   = 2cR2RIMG_DATA_FORMAT_FMASK8_S4_F1CE  EXT_FRAME_PUP_FE   = 2dR2RIMG_DATA_FORMAT_FMASK8_S8_F1CE  EXT_FRAME_PUP_FE   = 2eR2RIMG_DATA_FORMAT_FMASK8_S2_F2CE  EXT_FRAME_PUP_FE   = 2fR2RIMG_DATA_FORMAT_FMASK8_S4_F2CE  EXT_FRAME_PUP_FE   = 3OR2RIMG_DATA_FORMAT_FMASK8_S4_F4CE  EXT_FRAME_PUP_FE   = 31R2RIMG_DATA_FORMAT_FMASK16_S16_F1CE  EXT_FRAME_PUP_F  = 32R2RIMG_DATA_FORMAT_FMASK16_S8_F2CE  EXT_FRAME_PUP_FE  = 33R2RIMG_DATA_FORMAT_FMASK32_S16_F2TXT_FRAME_PUP_FE  E  = 34R2RIMG_DATA_FORMAT_FMASK32_S8_F4CE  EXT_FRAME_PUP_FE  = 35R2RIMG_DATA_FORMAT_FMASK32_S8_F8CE  EXT_FRAME_PUP_FE  = 36R2RIMG_DATA_FORMAT_FMASK64_S16_F4CE  EXT_FRAME_PUP_F  = 37R2RIMG_DATA_FORMAT_FMASK64_S16_F8E  EXT_FRAME_PUP_ F  = 38R2RIMG_DATA_FORMAT_4_4E  EXT_FRAME_PUP_ FR EXT_E _AM  = 39R2RIMG_DATA_FORMAT_6_5m5CE  EXT_FRAME_PUP_FE  EXTE    = 3aR2RIMG_DATA_FORMAT_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 3bR2RIMG_DATA_FORMAT_1_  VERede_PUP_FE  EXT_FRAME_PUP_  = 3cR2RIMG_DATA_FORMAT_32_AS_8E  EXT_FRAME_PUP_ FR EXT_E  = 3dR2RIMG_DATA_FORMAT_32_AS_8_8E  EXT_FRAME_PUP_ FR EXT  = 3eR2RIMG_DATA_FORMAT_32_AS_32_32_32_32CE  EXT_FRAME_PU  = 3fR2}OIMG_DATA_FORMAT EXT_TOP_PUP_FOBUF_NUM_FORMAT_EDSBUF_NUM_FORMAT_UNORMEXT_FRAME_PUP_ FR EXT_E _AMOO  = OR2RBUF_NUM_FORMAT_SNORMEXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2RBUF_NUM_FORMAT_USCALde_PUP_FE  EXT_FRAME_PUP_ FRA  = 2R2RBUF_NUM_FORMAT_SSCALde_PUP_FE  EXT_FRAME_PUP_ FRA  = 3R2RBUF_NUM_FORMAT_UINT_PUP_FE  EXT_FRAME_ME_ME_PPOMO  = 4R2RBUF_NUM_FORMAT_SINT_PUP_FE  EXT_FRAME_ME_ME_PPOMO  = 5R2RBUF_NUM_FORMAT_    SOR2_6E  EXT_FRAME_ME_ME_PPOMO  = 6R2RBUF_NUM_FORMAT_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOM  = 7R2}OBUF_NUM_FORMAT EXT_TOP_PUP_FOIMG_NUM_FORMAT_EDSIMG_NUM_FORMAT_UNORMEXT_FRAME_PUP_ FR EXT_E _AMOO  = OR2RIMG_NUM_FORMAT_SNORMEXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2RIMG_NUM_FORMAT_USCALde_PUP_FE  EXT_FRAME_PUP_ FRA  = 2R2RIMG_NUM_FORMAT_SSCALde_PUP_FE  EXT_FRAME_PUP_ FRA  = 3R2RIMG_NUM_FORMAT_UINT_PUP_FE  EXT_FRAME_ME_ME_PPOMO  = 4R2RIMG_NUM_FORMAT_SINT_PUP_FE  EXT_FRAME_ME_ME_PPOMO  = 5R2RIMG_NUM_FORMAT_    SOR2_6E  EXT_FRAME_ME_ME_PPOMO  = 6R2RIMG_NUM_FORMAT_FLOAT_PUP_FE  EXT_FRAME_ME_ME_PPOM  = 7R2RIMG_NUM_FORMAT_    SOR2_8E  EXT_FRAME_PUP_ FR EXT  = 8R2RIMG_NUM_FORMAT_SRGBEXT_FRAME_PUP_ FR_PUP_ AME_ AM  = 9R2RIMG_NUM_FORMAT_    SOR2_10CE  EXT_FRAME_PUP_FE  E  = aR2RIMG_NUM_FORMAT_    SOR2_11E  EXT_FRAME_PUP_ FR EX  = bR2RIMG_NUM_FORMAT_    SOR2_12CE  EXT_FRAME_PUP_FE  E  = cR2RIMG_NUM_FORMAT_    SOR2_13CE  EXT_FRAME_PUP_FEUPF  = dR2RIMG_NUM_FORMAT_    SOR2_14E  EXT_FRAME_PUP_ FR EX  = eR2RIMG_NUM_FORMAT_    SOR2_15CE  EXT_FRAME_PUP_FE  E  = fR2}OIMG_NUM_FORMAT EXT_TOP_PUP_FOTileTT_T_EDSARRAY_COLOR_TILI RAME_PUP_FE  EXT_FRAME_PUP_ FRAM  = OR2RARRAY_DEPTH_TILI RAME_PUP_FE  EXT_FRAME_PUP_ FRAM  = 1R2}OTileTT_T EXT_TOP_PUP_FONonDispTilingOrder_EDSADDR_SURF_MICRO_TILING_DISPLAYEXT_FRAME_PUP_ FRAM  = OR2RADDR_SURF_MICRO_TILING_NON_DISPLAYEXT_FRAME_PUP_   = 1R2}ONonDispTilingOrder EXT_TOP_PUP_FOMicroTileModePEDSADDR_SURF_DISPLAY_MICRO_TILINGEXT_FRAME_PUP_ FRAM  = OR2RADDR_SURF_THIN_MICRO_TILINGEXT_FRAME_PUP_ FRAMP_   = 1R2SADDR_SURF_DEPTH_MICRO_TILINGEXT_FRAME_PUP_ FRAMP_  = 2R2RADDR_SURF_ROTATR2_MICRO_TILINGEXT_FRAME_PUP_ FRAM  = 3R2RADDR_SURF_THICK_MICRO_TILINGEXT_FRAME_PUP_ FRAMP_  = 4R2}OMicroTileMode EXT_TOP_PUP_FOTileSplitPEDSADDR_SURF_TILI_SPLIT_64BEXT_FRAME_PUP_ FR_PUP_ AM  = OR2RADDR_SURF_TILI_SPLIT_128BEXT_FRAME_PUP_ FR_PUP_ A  = 1R2SADDR_SURF_TILI_SPLIT_256BEXT_FRAME_PUP_ FR_PUP_ A  = 2R2SADDR_SURF_TILI_SPLIT_512BEXT_FRAME_PUP_ FR_PUP_ A  = 3R2RADDR_SURF_TILI_SPLIT_1KBEXT_FRAME_PUP_ FR_PUP_ AM  = 4R2SADDR_SURF_TILI_SPLIT_2KBEXT_FRAME_PUP_ FR_PUP_ AM  = 5R2SADDR_SURF_TILI_SPLIT_4KBEXT_FRAME_PUP_ FR_PUP_ AM  = 6R2}OTileSplit EXT_TOP_PUP_FOSampleSplitPEDSADDR_SURF_SAMPLI_SPLIT_1EXT_FRAME_PUP_ FR_PUP_ AM  = OR2RADDR_SURF_SAMPLI_SPLIT_2EXT_FRAME_PUP_FE  _FRAME_  = 1R2RADDR_SURF_SAMPLI_SPLIT_4CE  EXT_FRAME_PUP_FE  EXT  = 2R2RADDR_SURF_SAMPLI_SPLIT_8E  EXT_FRAME_PUP_ FR EXT_  = 3R2}OSampleSplit EXT_TOP_PUP_FOPipeConfigPEDSADDR_SURF_P2CE  EXT_FRAME_PUP_FE  EXT_FR_AME_E_E_  = OR2RADDR_SURF_P2     SOR20AME_PUP_FE  EXT_FR_AME_E_E_  = 1R2RADDR_SURF_P2     SOR21E  EXT_FRAME_PUP_ FR EXT_E   = 2R2RADDR_SURF_P2     SOR22TXT_FRAME_PUP_FE  EXT_FRXT_  = 3R2RADDR_SURF_P4_8x16CE  EXT_FRAME_PUP_FE  EXT_FRAME_  = 4R2RADDR_SURF_P4_16x16CE  EXT_FRAME_PUP_FE  EXT_FRAME  = 5R2SADDR_SURF_P4_16x32CE  EXT_FRAME_PUP_FE  EXT_FR_AM  = 6R2SADDR_SURF_P4_32x32CE  EXT_FRAME_PUP_FE  EXT_FR_AM  = 7R2SADDR_SURF_P8_16x16_8x16CE  EXT_FRAME_PUP_FE  EXT_  = 8R2RADDR_SURF_P8_16x32_8x16CE  EXT_FRAME_PUP_FE  EXT_  = 9R2RADDR_SURF_P8_32x32_8x16CE  EXT_FRAME_PUP_FE  EXT_  = aR2RADDR_SURF_P8_16x32_16x16CE  EXT_FRAME_PUP_FE  EXT  = bR2RADDR_SURF_P8_32x32_16x16CE  EXT_FRAME_PUP_FE  EXT  = cR2RADDR_SURF_P8_32x32_16x32CE  EXT_FRAME_PUP_FE  EXT  = dR2RADDR_SURF_P8_32x64_32x32CE  EXT_FRAME_PUP_FE  EXT  = eR2RADDR_SURF_P8_    SOR20AME_PUP_FE  EXT_FR_AME_E_E_  = fR2RADDR_SURF_P16_32x32_8x16CE  EXT_FRAME_PUP_FE  EXT  = 1OR2RADDR_SURF_P16_32x32_16x16CE  EXT_FRAME_PUP_FE  EX  = 11R2}OPipeConfig EXT_TOP_PUP_FONumBanksPEDSADDR_SURF_2_BANKAME_PUP_FE  EXT_FR_AME_E_E_FE  EX  = OR2RADDR_SURF_4_BANKAME_PUP_FE  EXT_FR_AME_E_E_FE  EX  = 1R2RADDR_SURF_8_BANKAME_PUP_FE  EXT_FR_AME_E_E_FE  EX  = 2R2RADDR_SURF_16_BANKAME_PUP_FE  EXT_FR_AME_E_E_FE  E  = 3R2}ONumBanks EXT_TOP_PUP_FOBankWidthPEDSADDR_SURF_BANK_WIDTH_1P_FE  EXT_FR_AME_E_E_FE  EX  = OR2RADDR_SURF_BANK_WIDTH_2TXT_FRAME_PUP_FE  EXT_FRXT_  = 1R2RADDR_SURF_BANK_WIDTH_4CE  EXT_FRAME_PUP_FE  EXT_F  = 2R2RADDR_SURF_BANK_WIDTH_8E  EXT_FRAME_PUP_ FR EXT_E   = 3R2}OBankWidth EXT_TOP_PUP_FOBankHeightPEDSADDR_SURF_BANK_HEIGHT_1E  EXT_FRAME_PUP_ FR EXT_E  = OR2RADDR_SURF_BANK_HEIGHT_2TXT_FRAME_PUP_FE  EXT_FRXT  = 1R2RADDR_SURF_BANK_HEIGHT_4FRAME_PUP_FE  EXT_FRAME_PU  = 2R2RADDR_SURF_BANK_HEIGHT_8E  EXT_FRAME_PUP_ FR EXT_E  = 3R2}OBankHeight EXT_TOP_PUP_FOBankWidthHeightPEDSADDR_SURF_BANK_WH_1P_FE  EXT_FR_AME_E_E_FE  EXT_E  = OR2RADDR_SURF_BANK_WH_2TXT_FRAME_PUP_FE  EXT_FRXT_RXT  = 1R2RADDR_SURF_BANK_WH_4CE  EXT_FRAME_PUP_FE  EXT_F_PU  = 2R2RADDR_SURF_BANK_WH_8E  EXT_FRAME_PUP_ FR EXT_E T_E  = 3R2}OBankWidthHeight EXT_TOP_PUP_FOMacroTileAspectPEDSADDR_SURF_MACRO_ASPECT_1EXT_FRAME_PUP_ FR_PUP_ AM  = OR2RADDR_SURF_MACRO_ASPECT_2EXT_FRAME_PUP_FE  _FRAME_  = 1R2RADDR_SURF_MACRO_ASPECT_4CE  EXT_FRAME_PUP_FE  EXT  = 2R2RADDR_SURF_MACRO_ASPECT_8E  EXT_FRAME_PUP_ FR EXT_  = 3R2}OMacroTileAspect EXT_TOP_PUP_FOGATCL1RequestTT_T_EDSGATCL1_TYPE_NORMALPUP_FE  EXT_FRAME_PUP_ FRAME_PP  = OR2RGATCL1_TYPE_SHOOTDOWN_FE  EXT_FRAME_PUP_ FRAME_PP  = 1R2RGATCL1_TYPE_BYPASS_PUP_FE  EXT_FRAME_PUP_ FRAME_P  = 2R2}OGATCL1RequestTT_T EXT_TOP_PUP_FOTCC_CACHE_POLICIES_EDSTCC_CACHE_POLICY_LRUP_FE  EXT_FRAME_PUP_ FRAME_PP  = OR2RTCC_CACHE_POLICY_STREAMEXT_FRAME_PUP_ FR EXT_E _A  = 1R2}OTCC_CACHE_POLICIES EXT_TOP_PUP_FOMTYPE_EDSMTYPE_NC_NV_PUP_FE  EXT_FRAME_PUP_ FRAME_PRAME_PP  = OR2RMTYPE_NC_PUP_FE  EXT_FRAME_PUP_ FRAME_PRAME_PP _A  = 1R2RMTYPE_CC_PUP_FE  EXT_FRAME_PUP_ FRAME_PRAME_PP _A  = 2R2RMTYPE_UC_PUP_FE  EXT_FRAME_PUP_ FRAME_PRAME_PP _A  = 3R2}OMTYPE EXT_TOP_PUP_FOPERFMON_COUNTER_MODE_EDSPERFMON_COUNTER_MODE_ACCUMEXT_FRAME_PUP_ FR EXT_E  = OR2RPERFMON_COUNTER_MODE_ACTIVE_CYCLES_PUP_FE  EXT_FR  = 1R2RPERFMON_COUNTER_MODE_MAXME_PUP_ FRAME_PRAME_PP _A  = 2R2RPERFMON_COUNTER_MODE_DIRTYEXT_FRAME_PUP_ FRAMP _A  = 3R2RPERFMON_COUNTER_MODE_SAMPLIXT_FRAME_PUP_ FRAMP _A  = 4R2RPERFMON_COUNTER_MODE_CYCLES_SINCE_FIRST_EVENT_PUP  = 5R2SPERFMON_COUNTER_MODE_CYCLES_SINCE_LAST_EVENT_PUPM  = 6R2SPERFMON_COUNTER_MODE_CYCLES_GE_HIME_PUP_ FRAMP _A  = 7R2SPERFMON_COUNTER_MODE_CYCLES_EQ_HIME_PUP_ FRAMP _A  = 8R2SPERFMON_COUNTER_MODE_INACTIVE_CYCLES_PUP_FE  EXT_  = 9R2RPERFMON_COUNTER_MODE_    SOR2_FRAME_PUP_ FRAMP _A  = fR2}OPERFMON_COUNTER_MODE EXT_TOP_PUP_FOPERFMON_SPM_MODE_EDSPERFMON_SPM_MODE_OFFME_PUP_ FRAME_PRAME_PP _AP _A  = OR2RPERFMON_SPM_MODE_16BIT_CLAMPFRAME_PRAME_PP _AP _A  = 1R2RPERFMON_SPM_MODE_16BIT_NO_CLAMPFRAME_PRAME_PP _AP  = 2R2RPERFMON_SPM_MODE_32BIT_CLAMPFRAME_PRAME_PP _AP _A  = 3R2RPERFMON_SPM_MODE_32BIT_NO_CLAMPFRAME_PRAME_PP _AP  = 4R2RPERFMON_SPM_MODE_    SOR2_5CE  EXT_FRAME_PUP_FE    = 5R2RPERFMON_SPM_MODE_    SOR2_6CE  EXT_FRAME_PUP_FE    = 6R2RPERFMON_SPM_MODE_    SOR2_7CE  EXT_FRAME_PUP_FE    = 7R2RPERFMON_SPM_MODE_TEST_MODE_0AME_PUP_FE  EXT_FR_AM  = 8R2SPERFMON_SPM_MODE_TEST_MODE_1CE  EXT_FRAME_PUP_FE   = 9R2SPERFMON_SPM_MODE_TEST_MODE_2CE  EXT_FRAME_PUP_FE   = aR2}OPERFMON_SPM_MODE EXT_TOP_PUP_FOSurfaceTiling_EDSARRAY_LINEAR RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEXT_  = OR2RARRAY_TILI2_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOMEXPP  = 1R2}OSurfaceTiling EXT_TOP_PUP_FOSurfaceArray_EDSARRAY_12_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOMEXPPOM_  = OR2RARRAY_22_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOMEXPPOM_  = 1R2RARRAY_32_UUP_FE  EXT_FRAME_PUP_ AME_E_PPOMEXPPOM_  = 2R2RARRAY_32_SLICI RAME_PUP_FE  EXT_FRAME_PUP_ FRAMEX  = 3R2}OSurfaceArray EXT_TOP_PUP_FOColorArray_EDSARRAY_2D_ALT_COLORE_PUP_FE  EXT_FRAME_PUP_ FRAMEX  = OR2RARRAY_22_COLORE_PUP_FE  EXT_FRAME_PUP_ FRAMEXAMEX  = 1R2RARRAY_32_SLICI_COLORE_PUP_FE  EXT_FRAME_PUP_ FRAM  = 3R2}OColorArray EXT_TOP_PUP_FODepthArray_EDSARRAY_2D_ALT_DEPTHE_PUP_FE  EXT_FRAME_PUP_ FRAMEX  = OR2RARRAY_22_DEPTHE_PUP_FE  EXT_FRAME_PUP_ FRAMEXAMEX  = 1R2}ODepthArray EXT_TOP_PUP_FOENUM_NUM_SIMD_PER_CU_EDSNUM_SIMD_PER_CU_PUP_FE  EXT_FRAME_PUP_ FRAMEXAMEX  = 4R2}OENUM_NUM_SIMD_PER_CU EXT_TOP_PUP_FOMEM_PWR_FORCI_CTRL_EDSNO_FORCI_REQUESTPUP_FE  EXT_FRAME_PUP_ FRAMEXAMEX  = OR2RFORCI_LIGHT_SLEEP_REQUESTPUP_FE  EXT_FRAME_PUP_ F  = 1R2RFORCI_DEEP_SLEEP_REQUESTPUP_FE  EXT_FRAME_PUP_ F_  = 2R2RFORCI_SHUT_DOWN_REQUESTPUP_FE  EXT_FRAME_PUP_ FRA  = 3R2}OMEM_PWR_FORCI_CTRL EXT_TOP_PUP_FOMEM_PWR_FORCI_CTRL2_EDSNO_FORCI_REQPUP_FE  EXT_FRAME_PUP_ FRAMEXAMEXAMEX  = OR2RFORCI_LIGHT_SLEEP_REQXT_FRAME_PUP_ FRAMEXAMEXAMEX  = 1R2}OMEM_PWR_FORCI_CTRL2 EXT_TOP_PUP_FOMEM_PWR_DIS_CTRL_EDSENABLE_MEM_PWR_CTRL_EXT_FRAME_PUP_ FRAMEXAMEXAMEX  = OR2RDISABLE_MEM_PWR_CTRL_EXT_FRAME_PUP_ FRAMEXAMEXAME  = 1R2}OMEM_PWR_DIS_CTRL EXT_TOP_PUP_FOMEM_PWR_SEL_CTRL_EDSDYNAMIC_SHUT_DOWN_ENABLEFRAME_PUP_ FRAMEXAMEXAMEX  = OR2RDYNAMIC_DEEP_SLEEP_ENABLEFRAME_PUP_ FRAMEXAMEXAME  = 1R2RDYNAMIC_LIGHT_SLEEP_ENABLEFRAME_PUP_ FRAMEXAMEXAM  = 2R2}OMEM_PWR_SEL_CTRL EXT_TOP_PUP_FOMEM_PWR_SEL_CTRL2_EDSDYNAMIC_DEEP_SLEEP_ENXT_FRAME_PUP_ FRAMEXAMEXAMEX  = OR2RDYNAMIC_LIGHT_SLEEP_ENXT_FRAME_PUP_ FRAMEXAMEXAME  = 1R2}OMEM_PWR_SEL_CTRL2 EXT_TOP_PUP_FOHPD_INT_CONTROL_ACK_EDSHPD_INT_CONTROL_ACK_0AME_PUP_FE  EXT_FR_AMMEXAMEX  = OR2RHPD_INT_CONTROL_ACK_1P_FE  EXT_FR_AME_E_E_FE  EXT  = 1R2}OHPD_INT_CONTROL_ACK EXT_TOP_PUP_FOHPD_INT_CONTROL_POLARITYEEDSHPD_INT_CONTROL_GEN_INT_ON_DISCONEXT_FR_AMMEXAMEX  = OR2RHPD_INT_CONTROL_GEN_INT_ON_CONEXT_FR_AMMEXAMEXEXT  = 1R2}OHPD_INT_CONTROL_POLARITY EXT_TOP_PUP_FOHPD_INT_CONTROL_RX_INT_ACK_EDSHPD_INT_CONTROL_RX_INT_ACK_0AME_PUP_FE  EXT_FR_AM  = OR2RHPD_INT_CONTROL_RX_INT_ACK_1CE  EXT_FRAME_PUP_FE   = 1R2}OHPD_INT_CONTROL_RX_INT_ACK EXT_TOP_PUP_FODPDBG_ENXEDSDPDBG_DISABLEP_FE  EXT_FR_AME_E_E_FE  EXTXT_FR_AM  = OR2RDPDBG_ENABLEP_FE  EXT_FR_AME_E_E_FE  EXTXT_FR_AMX  = 1R2}ODPDBG_EN EXT_TOP_PUP_FODPDBG_INPUT_ENXEDSDPDBG_INPUT_DISABLEP_FE  EXT_FR_AME_E_E_FE  EXTXT  = OR2RDPDBG_INPUT_ENABLEP_FE  EXT_FR_AME_E_E_FE  EXTXT_  = 1R2}ODPDBG_INPUT_EN EXT_TOP_PUP_FODPDBG_ERROR_DETECTION_MODE_EDSDPDBG_ERROR_DETECTION_MODE CSCE_E_FE  EXTXT_FR_AM  = OR2RDPDBG_ERROR_DETECTION_MODE RS_ENCODINGEXT_FRAME_P  = 1R2}ODPDBG_ERROR_DETECTION_MODE EXT_TOP_PUP_FODPDBG_FIFO_OVERFLOW_INTERRUPT_MASK_EDSDPDBG_FIFO_OVERFLOW_INT_DISABLEP_FE  EXT_FR_AME_E  = OR2RDPDBG_FIFO_OVERFLOW_INT_ENABLEP_FE  EXT_FR_AME_E_  = 1R2}ODPDBG_FIFO_OVERFLOW_INTERRUPT_MASK EXT_TOP_PUP_FODPDBG_FIFO_OVERFLOW_INTERRUPT_TYPE_EDSDPDBG_FIFO_OVERFLOW_INT_LEVEL_BAede_PUP_FE  EXT_F  = OR2RDPDBG_FIFO_OVERFLOW_INT_PULSE_BAede_PUP_FE  EXT_F  = 1R2}ODPDBG_FIFO_OVERFLOW_INTERRUPT_TYPE EXT_TOP_PUP_FODPDBG_FIFO_OVERFLOW_INTERRUPT_ACK_EDSDPDBG_FIFO_OVERFLOW_INT_NO_ACK_P_FE  EXT_FR_AME_E  = OR2RDPDBG_FIFO_OVERFLOW_INT_CLEARR_AME_E_E_FE  EXTXT_  = 1R2}ODPDBG_FIFO_OVERFLOW_INTERRUPT_ACK EXT_TOP_PUP_FOPM_AS  ST_    T_EDSPM_AS  ST_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RPM_AS  ST_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}OPM_AS  ST_    T EXT_TOP_PUP_FODAC_MUX_SELECT_EDSDAC_MUX_SELECT_DACAUUP_FE  EXT_FRAME_PUP_ AME_ AM  = OR2RDAC_MUX_SELECT_DACBEXT_FRAME_PUP_ FR_PUP_ AME_ AM  = 1R2}ODAC_MUX_SELECT EXT_TOP_PUP_FOTMDS_DVO_MUX_SELECT_EDSTMDS_DVO_MUX_SELECT_BEXT_FRAME_PUP_ FR_PUP_ AME_   = OR2RTMDS_DVO_MUX_SELECT_G RAME_PUP_FE  EXT_FRAME_PUP_  = 1R2RTMDS_DVO_MUX_SELECT_R RAME_PUP_FE  EXT_FRAME_PUP_  = 2R2RTMDS_DVO_MUX_SELECT_R   SOR2_FRAME_PUP_ FRAMP _AA  = 3R2}OTMDS_DVO_MUX_SELECT EXT_TOP_PUP_FODACA_SOFT_    T_EDSDACA_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RDACA_SOFT_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}ODACA_SOFT_    T EXT_TOP_PUP_FOI2S0_SPDIF0_SOFT_    T_EDSI2S0_SPDIF0_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXA  = OR2RI2S0_SPDIF0_SOFT_    T_1EXT_FRAME_PUP_ FR_PUP_ AM  = 1R2}OI2S0_SPDIF0_SOFT_    T EXT_TOP_PUP_FOI2S1_SOFT_    T_EDSI2S1_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RI2S1_SOFT_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}OI2S1_SOFT_    T EXT_TOP_PUP_FOSPDIF1_SOFT_    T_EDSSPDIF1_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME  = OR2RSPDIF1_SOFT_    T_1P_FE  EXT_FR_AME_E_E_FE  EXT_E  = 1R2}OSPDIF1_SOFT_    T EXT_TOP_PUP_FODB_CLK_SOFT_    T_EDSDB_CLK_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME  = OR2RDB_CLK_SOFT_    T_1P_FE  EXT_FR_AME_E_E_FE  EXT_E  = 1R2}ODB_CLK_SOFT_    T EXT_TOP_PUP_FOFMT0_SOFT_    T_EDSFMT0_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RFMT0_SOFT_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}OFMT0_SOFT_    T EXT_TOP_PUP_FOFMT1_SOFT_    T_EDSFMT1_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RFMT1_SOFT_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}OFMT1_SOFT_    T EXT_TOP_PUP_FOFMT2_SOFT_    T_EDSFMT2_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RFMT2_SOFT_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}OFMT2_SOFT_    T EXT_TOP_PUP_FOFMT3_SOFT_    T_EDSFMT3_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RFMT3_SOFT_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}OFMT3_SOFT_    T EXT_TOP_PUP_FOFMT4_SOFT_    T_EDSFMT4_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RFMT4_SOFT_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}OFMT4_SOFT_    T EXT_TOP_PUP_FOFMT5_SOFT_    T_EDSFMT5_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_E  = OR2RFMT5_SOFT_    T_1E  EXT_FRAME_PUP_ FR EXT_E _AMOO  = 1R2}OFMT5_SOFT_    T EXT_TOP_PUP_FOMVP_SOFT_    T_EDSMVP_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_EP  = OR2RMVP_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 1R2}OMVP_SOFT_    T EXT_TOP_PUP_FOABM_SOFT_    T_EDSABM_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_EP  = OR2RABM_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 1R2}OABM_SOFT_    T EXT_TOP_PUP_FODVO_SOFT_    T_EDSDVO_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_EP  = OR2RDVO_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRRE _R  = 1R2}ODVO_SOFT_    T EXT_TOP_PUP_FODIGA_FE_SOFT_    T_EDSDIGA_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGA_FE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGA_FE_SOFT_    T EXT_TOP_PUP_FODIGA_BE_SOFT_    T_EDSDIGA_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGA_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGA_BE_SOFT_    T EXT_TOP_PUP_FODIGB_FE_SOFT_    T_EDSDIGB_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGB_FE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGB_FE_SOFT_    T EXT_TOP_PUP_FODIGB_BE_SOFT_    T_EDSDIGB_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGB_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGB_BE_SOFT_    T EXT_TOP_PUP_FODIGC_FE_SOFT_    T_EDSDIGC_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGC_FE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGC_FE_SOFT_    T EXT_TOP_PUP_FODIGC_BE_SOFT_    T_EDSDIGC_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGC_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGC_BE_SOFT_    T EXT_TOP_PUP_FODIGD_FE_SOFT_    T_EDSDIGD_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGD_FE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGD_FE_SOFT_    T EXT_TOP_PUP_FODIGD_BE_SOFT_    T_EDSDIGD_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGD_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGD_BE_SOFT_    T EXT_TOP_PUP_FODIGE_FE_SOFT_    T_EDSDIGE_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGE_FE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGE_FE_SOFT_    T EXT_TOP_PUP_FODIGE_BE_SOFT_    T_EDSDIGE_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGE_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGE_BE_SOFT_    T EXT_TOP_PUP_FODIGF_FE_SOFT_    T_EDSDIGF_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGF_FE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGF_FE_SOFT_    T EXT_TOP_PUP_FODIGF_BE_SOFT_    T_EDSDIGF_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGF_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGF_BE_SOFT_    T EXT_TOP_PUP_FODIGG_FE_SOFT_    T_EDSDIGG_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGG_FE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGG_FE_SOFT_    T EXT_TOP_PUP_FODIGG_BE_SOFT_    T_EDSDIGG_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXM  = OR2RDIGG_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRR  = 1R2}ODIGG_BE_SOFT_    T EXT_TOP_PUP_FODPDBG_SOFT_    T_EDSDPDBG_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAMEXME_  = OR2RDPDBG_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_FRRE   = 1R2}ODPDBG_SOFT_    T EXT_TOP_PUP_FODIGLPA_FE_SOFT_    T_EDSDIGLPA_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAME  = OR2RDIGLPA_FE_SOFT_    T_1P_FE  EXT_FR_AME_E_E_FE  EX  = 1R2}ODIGLPA_FE_SOFT_    T EXT_TOP_PUP_FODIGLPA_BE_SOFT_    T_EDSDIGLPA_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAME  = OR2RDIGLPA_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_F  = 1R2}ODIGLPA_BE_SOFT_    T EXT_TOP_PUP_FODIGLPB_FE_SOFT_    T_EDSDIGLPB_FE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAME  = OR2RDIGLPB_FE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_F  = 1R2}ODIGLPB_FE_SOFT_    T EXT_TOP_PUP_FODIGLPB_BE_SOFT_    T_EDSDIGLPB_BE_SOFT_    T_0AME_PUP_FE  EXT_FR_AMMEXAME  = OR2RDIGLPB_BE_SOFT_    T_1CE  EXT_FRAME_PUP_FE  EXT_F  = 1R2}ODIGLPB_BE_SOFT_    T EXT_TOP_PUP_FOGENERICA_STEREOSYNC_SEL_EDSGENERICA_STEREOSYNC_SEL_21E  EXT_FRAME_PUP_ FR EX  = OR2RGENERICA_STEREOSYNC_SEL_22CE  EXT_FRAME_PUP_FE  E  = 1R2RGENERICA_STEREOSYNC_SEL_23CE  EXT_FRAME_PUP_FEUPF  = 2R2RGENERICA_STEREOSYNC_SEL_24E  EXT_FRAME_PUP_ FR EX  = 3R2RGENERICA_STEREOSYNC_SEL_25CE  EXT_FRAME_PUP_FE  E  = 4R2RGENERICA_STEREOSYNC_SEL_26CE  EXT_FRAME_PUP_FE  E  = 5R2RGENERICA_STEREOSYNC_SEL_    SOR2_FRAME_PUP_ FRAMP  = 6R2}OGENERICA_STEREOSYNC_SEL EXT_TOP_PUP_FOGENERICB_STEREOSYNC_SEL_EDSGENERICB_STEREOSYNC_SEL_21E  EXT_FRAME_PUP_ FR EX  = OR2RGENERICB_STEREOSYNC_SEL_22CE  EXT_FRAME_PUP_FE  E  = 1R2RGENERICB_STEREOSYNC_SEL_23CE  EXT_FRAME_PUP_FEUPF  = 2R2RGENERICB_STEREOSYNC_SEL_24E  EXT_FRAME_PUP_ FR EX  = 3R2RGENERICB_STEREOSYNC_SEL_25CE  EXT_FRAME_PUP_FE  E  = 4R2RGENERICB_STEREOSYNC_SEL_26CE  EXT_FRAME_PUP_FE  E  = 5R2RGENERICB_STEREOSYNC_SEL_    SOR2_FRAME_PUP_ FRAMP  = 6R2}OGENERICB_STEREOSYNC_SEL EXT_TOP_PUP_FODCO_DBG_BAUDIOSEL_EDSDCO_DBG_BAUDIOSEL_DCOCE  EXT_FRAME_PUP_FE  EFRAMP  = OR2RDCO_DBG_BAUDIOSEL_ABMEXT_FRAME_PUP_ FR EXT_E _AMO  = 1R2RDCO_DBG_BAUDIOSEL_DVOCE  EXT_FRAME_PUP_FE  EFRAMP  = 2R2RDCO_DBG_BAUDIOSEL_DAC_PUP_FE  EXT_FRAME_PUP_ FRAM  = 3R2RDCO_DBG_BAUDIOSEL_MVPRAME_PUP_ FR EXT_E _AME_E_E_  = 4R2RDCO_DBG_BAUDIOSEL_FMT0AME_PUP_ FR EXT_E _AME_E_E_  = 5R2RDCO_DBG_BAUDIOSEL_FMT1CE  EXT_FRAME_PUP_FE  EXT_F  = 6R2RDCO_DBG_BAUDIOSEL_FMT2TXT_FRAME_PUP_FE  EXT_FRXT_  = 7R2RDCO_DBG_BAUDIOSEL_FMT3CE  EXT_FRAME_PUP_FEUPFRAME  = 8R2RDCO_DBG_BAUDIOSEL_FMT4CE  EXT_FRAME_PUP_FE  EXT_F  = 9R2RDCO_DBG_BAUDIOSEL_FMT5CE  EXT_FRAME_PUP_FE  EXTE   = aR2RDCO_DBG_BAUDIOSEL_DIGFE_AUUP_FE  EXT_FRAME_PUP_ A  = bR2RDCO_DBG_BAUDIOSEL_DIGFE_BEXT_FRAME_PUP_ FR_PUP_ A  = cR2RDCO_DBG_BAUDIOSEL_DIGFE_C_PUP_FE  EXT_FRAME_PUP_   = dR2RDCO_DBG_BAUDIOSEL_DIGFE_2_UUP_FE  EXT_FRAME_PUP_   = eR2RDCO_DBG_BAUDIOSEL_DIGFE_EFRAME_PUP_ FRAMEXAMEXAME  = fR2RDCO_DBG_BAUDIOSEL_DIGFE_FME_PUP_ FRAME_PRAME_PP _  = 1OR2RDCO_DBG_BAUDIOSEL_DIGFE_G RAME_PUP_FE  EXT_FRAME_  = 11R2RDCO_DBG_BAUDIOSEL_DIGAUUP_FE  EXT_FRAME_PUP_ AME_  = 12R2RDCO_DBG_BAUDIOSEL_DIGBEXT_FRAME_PUP_ FR_PUP_ AME_  = 13R2RDCO_DBG_BAUDIOSEL_DIGCEXT_FRAME_PUP_ FR_PUP_ AME_  = 14R2RDCO_DBG_BAUDIOSEL_DIGDEXT_FRAME_PUP_ FR_PUP_ AME_  = 15R2RDCO_DBG_BAUDIOSEL_DIGEEXT_FRAME_PUP_ FR_PUP_ AME_  = 16R2RDCO_DBG_BAUDIOSEL_DIGFEXT_FRAME_PUP_ FR_PUP_ AME_  = 17R2RDCO_DBG_BAUDIOSEL_DIGGEXT_FRAME_PUP_ FR_PUP_ AME_  = 18R2RDCO_DBG_BAUDIOSEL_DPFE_AUUP_FE  EXT_FRAME_PUP_ A_  = 19R2RDCO_DBG_BAUDIOSEL_DPFE_BEXT_FRAME_PUP_ FR_PUP_ AM  = 1aR2RDCO_DBG_BAUDIOSEL_DPFE_C_PUP_FE  EXT_FRAME_PUP_ M  = 1bR2RDCO_DBG_BAUDIOSEL_DPFE_2_UUP_FE  EXT_FRAME_PUP_ M  = 1cR2RDCO_DBG_BAUDIOSEL_DPFE_EFRAME_PUP_ FRAMEXAMEXAMEM  = 1dR2RDCO_DBG_BAUDIOSEL_DPFE_FME_PUP_ FRAME_PRAME_PP _M  = 1eR2RDCO_DBG_BAUDIOSEL_DPFE_G RAME_PUP_FE  EXT_FRAME_M  = 1fR2RDCO_DBG_BAUDIOSEL_DPAUUP_FE  EXT_FRAME_PUP_ AME_   = 2OR2RDCO_DBG_BAUDIOSEL_DPBEXT_FRAME_PUP_ FR_PUP_ AME_   = 21R2RDCO_DBG_BAUDIOSEL_DPC_PUP_FE  EXT_FRAME_PUP_ FRAM  = 22R2RDCO_DBG_BAUDIOSEL_DP2_UUP_FE  EXT_FRAME_PUP_ AME_  = 23R2RDCO_DBG_BAUDIOSEL_DPEP_FE  EXT_FR_AME_E_E_FE  EXT  = 24R2RDCO_DBG_BAUDIOSEL_DPFME_PUP_ FRAME_PRAME_PP _AP _  = 25R2RDCO_DBG_BAUDIOSEL_DPG RAME_PUP_FE  EXT_FRAME_PUP_  = 26R2RDCO_DBG_BAUDIOSEL_AUX0AME_PUP_ FR EXT_E _AME_E_E_  = 27R2RDCO_DBG_BAUDIOSEL_AUX1E  EXT_FRAME_PUP_ FR EXT_E   = 28R2RDCO_DBG_BAUDIOSEL_AUX2TXT_FRAME_PUP_FE  EXT_FRXT_  = 29R2RDCO_DBG_BAUDIOSEL_AUX3CE  EXT_FRAME_PUP_FEUPFRAME  = 2aR2RDCO_DBG_BAUDIOSEL_AUX4CE  EXT_FRAME_PUP_FE  EXT_F  = 2bR2RDCO_DBG_BAUDIOSEL_AUX5CE  EXT_FRAME_PUP_FE  EXTE   = 2cR2RDCO_DBG_BAUDIOSEL_PERFMON_DCOCE  EXT_FRAME_PUP_FE  = 2dR2RDCO_DBG_BAUDIOSEL_AUDIO_OUTPUP_FE  EXT_FRAME_PUP_  = 2eR2RDCO_DBG_BAUDIOSEL_DIGLPFEAUUP_FE  EXT_FRAME_PUP_   = 2fR2RDCO_DBG_BAUDIOSEL_DIGLPFEBEXT_FRAME_PUP_ FR_PUP_   = 3OR2RDCO_DBG_BAUDIOSEL_DIGLPAUUP_FE  EXT_FRAME_PUP_ AM  = 31R2RDCO_DBG_BAUDIOSEL_DIGLPBEXT_FRAME_PUP_ FR_PUP_ AM  = 32R2RDCO_DBG_BAUDIOSEL_DPLPFEAUUP_FE  EXT_FRAME_PUP_ M  = 33R2RDCO_DBG_BAUDIOSEL_DPLPFEBEXT_FRAME_PUP_ FR_PUP_ M  = 34R2RDCO_DBG_BAUDIOSEL_DPLPAUUP_FE  EXT_FRAME_PUP_ AMM  = 35R2RDCO_DBG_BAUDIOSEL_DPLPBEXT_FRAME_PUP_ FR_PUP_ AMM  = 36R2}ODCO_DBG_BAUDIOSEL EXT_TOP_PUP_FODCO_DBG_CAUDIOSEL_EDSDCO_DBG_CAUDIOSEL_DISPCLKAME_PUP_FE  EXT_FR_AME_E  = OR2RDCO_DBG_CAUDIOSEL_SCLKAME_PUP_FE  EXT_FR_AME_E MO  = 1R2RDCO_DBG_CAUDIOSEL_MVPCLKAME_PUP_FE  EXT_FR_AME_E   = 2R2RDCO_DBG_CAUDIOSEL_DVOCLKAME_PUP_FE  EXT_FR_AME_E   = 3R2RDCO_DBG_CAUDIOSEL_DACCLKAME_PUP_FE  EXT_FR_AME_E   = 4R2RDCO_DBG_CAUDIOSEL_REFCLKAME_PUP_FE  EXT_FR_AME_E   = 5R2RDCO_DBG_CAUDIOSEL_SYMCLKAUUP_FE  EXT_FRAME_PUP_ M  = 6R2RDCO_DBG_CAUDIOSEL_SYMCLKBEXT_FRAME_PUP_ FR_PUP_ M  = 7R2RDCO_DBG_CAUDIOSEL_SYMCLKC_PUP_FE  EXT_FRAME_PUP_   = 8R2RDCO_DBG_CAUDIOSEL_SYMCLK2_UUP_FE  EXT_FRAME_PUP_   = 9R2RDCO_DBG_CAUDIOSEL_SYMCLKEFRAME_PUP_ FRAMEXAMEXAME  = aR2RDCO_DBG_CAUDIOSEL_SYMCLKFME_PUP_ FRAME_PRAME_PP _  = bR2RDCO_DBG_CAUDIOSEL_SYMCLKG RAME_PUP_FE  EXT_FRAME_  = cR2RDCO_DBG_CAUDIOSEL_RE  SOR2_FRAME_PUP_ FRAMP _AA_   = dR2RDCO_DBG_CAUDIOSEL_AM0CLKAME_PUP_FE  EXT_FR_AME_E   = eR2RDCO_DBG_CAUDIOSEL_AM1CLKAME_PUP_FE  EXT_FR_AME_E   = fR2RDCO_DBG_CAUDIOSEL_AM2CLKAME_PUP_FE  EXT_FR_AME_E   = 1OR2RDCO_DBG_CAUDIOSEL_SYMCLKLPAUUP_FE  EXT_FRAME_PUP_  = 11R2RDCO_DBG_CAUDIOSEL_SYMCLKLPBEXT_FRAME_PUP_ FR_PUP_  = 12R2}ODCO_DBG_CAUDIOSEL EXT_TOP_PUP_FODCO_HDMI_RXSTATUS_TIMER_CONTROL_DCO_HDMI_RXSTATUS_TIMER_TYPE_EDSDCO_HDMI_RXSTATUS_TIMER_TYPE_LEVELME_PUP_ FR_PUP_  = OR2RDCO_HDMI_RXSTATUS_TIMER_TYPE_PULSEME_PUP_ FR_PUP_  = 1R2}ODCO_HDMI_RXSTATUS_TIMER_CONTROL_DCO_HDMI_RXSTATUS_TIMER_TYPE EXT_TOP_PUP_FOFMT420_MEMORY_SOURCI_SEL_EDSFMT420_MEMORY_SOURCI_SEL_FMT0AME_PUP_ FR EXT_E _A  = OR2RFMT420_MEMORY_SOURCI_SEL_FMT1E  EXT_FRAME_PUP_ FR  = 1R2RFMT420_MEMORY_SOURCI_SEL_FMT2CE  EXT_FRAME_PUP_FE  = 2R2RFMT420_MEMORY_SOURCI_SEL_FMT3CE  EXT_FRAME_PUP_FE  = 3R2RFMT420_MEMORY_SOURCI_SEL_FMT4CE  EXT_FRAME_PUP_FE  = 4R2RFMT420_MEMORY_SOURCI_SEL_FMT5CE  EXT_FRAME_PUP_FE  = 5R2RFMT420_MEMORY_SOURCI_SEL_FMT_RE  SOR2_FRAME_PUP_   = 6R2}OFMT420_MEMORY_SOURCI_SEL EXT_TOP_PUP_FODOUT_I2C_CONTROL_GO_EDSDOUT_I2C_CONTROL_STOP_TRANSFER RAME_PUP_FE  EXT_F  = OR2RDOUT_I2C_CONTROL_START_TRANSFER RAME_PUP_FE  EXT_  = 1R2}ODOUT_I2C_CONTROL_GO EXT_TOP_PUP_FODOUT_I2C_CONTROL_SOFT_    T_EDSDOUT_I2C_CONTROL_NOT_    T_I2C_CONTROLLER RAME_PU  = OR2RDOUT_I2C_CONTROL_    T_I2C_CONTROLLER RAME_PUEXT_  = 1R2}ODOUT_I2C_CONTROL_SOFT_    T EXT_TOP_PUP_FODOUT_I2C_CONTROL_SEND_    T_EDSDOUT_I2C_CONTROL__NOT_SEND_    T_ME_PUP_FE  EXT_F  = OR2RDOUT_I2C_CONTROL__SEND_    T_ME_PUP_FE  EXT_FEXT_  = 1R2}ODOUT_I2C_CONTROL_SEND_    T EXT_TOP_PUP_FODOUT_I2C_CONTROL_SW_STATUS_    T_EDSDOUT_I2C_CONTROL_NOT_    T_SW_STATUSPUP_FE  EXT_F  = OR2RDOUT_I2C_CONTROL_    T_SW_STATUSPUP_FE  EXT_FEXT_  = 1R2}ODOUT_I2C_CONTROL_SW_STATUS_    T EXT_TOP_PUP_FODOUT_I2C_CONTROL_DDC_SELECT_EDSDOUT_I2C_CONTROL_SELECT_DDC1CE  EXT_FRAME_PUP_FE   = OR2RDOUT_I2C_CONTROL_SELECT_DDC2CE  EXT_FRAME_PUP_FE   = 1R2RDOUT_I2C_CONTROL_SELECT_DDC3CE  EXT_FRAME_PUP_FEU  = 2R2RDOUT_I2C_CONTROL_SELECT_DDC4CE  EXT_FRAME_PUP_FE   = 3R2RDOUT_I2C_CONTROL_SELECT_DDC5CE  EXT_FRAME_PUP_FE   = 4R2RDOUT_I2C_CONTROL_SELECT_DDC6CE  EXT_FRAME_PUP_FE   = 5R2RDOUT_I2C_CONTROL_SELECT_DDCVGAUUP_FE  EXT_FRAME_P  = 6R2}ODOUT_I2C_CONTROL_DDC_SELECT EXT_TOP_PUP_FODOUT_I2C_CONTROL_TRANSACTION_COUNT_EDSDOUT_I2C_CONTROL_TRANS0AME_PUP_ FR EXT_E _AME_E_E  = OR2RDOUT_I2C_CONTROL_TRANS0_TRANS1CE  EXT_FRAME_PUP_F  = 1R2RDOUT_I2C_CONTROL_TRANS0_TRANS1_TRANS2_FRAME_PUP_F  = 2R2RDOUT_I2C_CONTROL_TRANS0_TRANS1_TRANS2_TRANS3P_FE   = 3R2}ODOUT_I2C_CONTROL_TRANSACTION_COUNT EXT_TOP_PUP_FODOUT_I2C_CONTROL_DBG_REFOSEL_EDSDOUT_I2C_CONTROL_NORMAL_DEBUG RAME_PUP_FE  EXT_FR  = OR2RDOUT_I2C_CONTROL_FAST_REFERENCI_DEBUG RAME_PUP_FE  = 1R2}ODOUT_I2C_CONTROL_DBG_REFOSEL EXT_TOP_PUP_FODOUT_I2C_ARBITRATION_SW_PRIORITYEEDSDOUT_I2C_ARBITRATION_SW_PRIORITY_NORMALPUP_FE  EX  = OR2RDOUT_I2C_ARBITRATION_SW_PRIORITY_HIGH RAME_PUP_FE  = 1R2RDOUT_I2C_ARBITRATION_SW_PRIORITY_0_RE  SOR2_FRAME  = 2R2RDOUT_I2C_ARBITRATION_SW_PRIORITY_1_RE  SOR2_FRAME  = 3R2}ODOUT_I2C_ARBITRATION_SW_PRIORITY EXT_TOP_PUP_FODOUT_I2C_ARBITRATION_NO_QUEUED_SW_GO_EDSDOUT_I2C_ARBITRATION_SW_QUEUE_ENABLE2_FRAME_PUP_   = OR2RDOUT_I2C_ARBITRATION_SW_QUEUE_DISABLEDRAME_PUP_FE  = 1R2}ODOUT_I2C_ARBITRATION_NO_QUEUED_SW_GO EXT_TOP_PUP_FODOUT_I2C_ARBITRATION_ABORT_XFER EDSDOUT_I2C_ARBITRATION_NOT_ABORT_CURRENT_TRANSFER R  = OR2RDOUT_I2C_ARBITRATION_ABORT_CURRENT_TRANSFER RP_FE  = 1R2}ODOUT_I2C_ARBITRATION_ABORT_XFER EXT_TOP_PUP_FODOUT_I2C_ARBITRATION_USE_I2C_REG_REQ EDSDOUT_I2C_ARBITRATION__NOT_USE_I2C_REG_REQ E_PUP_   = OR2RDOUT_I2C_ARBITRATION__USE_I2C_REG_REQ E_PUP_ P_FE  = 1R2}ODOUT_I2C_ARBITRATION_USE_I2C_REG_REQ EXT_TOP_PUP_FODOUT_I2C_ARBITRATION_DONE_USING_I2C_REG EDSDOUT_I2C_ARBITRATION_DONE__NOT_USING_I2C_REG UP_   = OR2RDOUT_I2C_ARBITRATION_DONE__USING_I2C_REG UP_ P_FE  = 1R2}ODOUT_I2C_ARBITRATION_DONE_USING_I2C_REG EXT_TOP_PUP_FODOUT_I2C_ACK_EDSDOUT_I2C_NO_ACK_P_FE  EXT_FR_AME_E_PUP_FE  EXT_FR  = OR2RDOUT_I2C_ACK_TO_CLEAN_FE  EXT_FRAME_PUP_ FRAME_PP  = 1R2}ODOUT_I2C_ACK EXT_TOP_PUP_FODOUT_I2C_DDC_SPEED_THRE HOLD_EDSDOUT_I2C_DDC_SPEED_THRE HOLD_BIG_THAN_ZERO EXT_FR  = OR2RDOUT_I2C_DDC_SPEED_THRE HOLD_QUATER_OF_TOTAL_SAMPLI  = 1R2RDOUT_I2C_DDC_SPEED_THRE HOLD_HALF_OF_TOTAL_SAMPLI  = 2R2RDOUT_I2C_DDC_SPEED_THRE HOLD_THREE_QUATERS_OF_TOTAL_SAMPLI  = 3R2}ODOUT_I2C_DDC_SPEED_THRE HOLD EXT_TOP_PUP_FODOUT_I2C_DDC_SETUP_DATA_DRIVE_ENXEDSDOUT_I2C_DDC_SETUP_DATA_DRIVE_BY_EXTERNAL_   ISTOR  = OR2RDOUT_I2C_DDC_SETUP_I2C_PAD_DRIVE_SDAPUP_ FRAME_PP  = 1R2}ODOUT_I2C_DDC_SETUP_DATA_DRIVE_EN EXT_TOP_PUP_FODOUT_I2C_DDC_SETUP_DATA_DRIVE_SEL_EDSDOUT_I2C_DDC_SETUP_DATA_DRIVE_FOR_10MCLKS  EXT_FR  = OR2RDOUT_I2C_DDC_SETUP_DATA_DRIVE_FOR_20MCLKS  EXT_FR  = 1R2}ODOUT_I2C_DDC_SETUP_DATA_DRIVE_SEL EXT_TOP_PUP_FODOUT_I2C_DDC_SETUP_EDID_DETECT_MODE_EDSDOUT_I2C_DDC_SETUP_EDID_DETECT_CONNECT_FE  EXT_FR  = OR2RDOUT_I2C_DDC_SETUP_EDID_DETECT_DISCONNECT_FE  EXT  = 1R2}ODOUT_I2C_DDC_SETUP_EDID_DETECT_MODE EXT_TOP_PUP_FODOUT_I2C_DDC_SETUP_CLK_DRIVE_ENXEDSDOUT_I2C_DDC_SETUP_CLK_DRIVE_BY_EXTERNAL_   ISTOR  = OR2RDOUT_I2C_DDC_SETUP_I2C_PAD_DRIVE_SCLME_PUP_ FR_PU  = 1R2}ODOUT_I2C_DDC_SETUP_CLK_DRIVE_EN EXT_TOP_PUP_FODOUT_I2C_TRANSACTION_STOP_ON_NACK_EDSDOUT_I2C_TRANSACTION_STOP_CURRENT_TRANSFE  EXT_FR  = OR2RDOUT_I2C_TRANSACTION_STOP_ALL_TRANSFE  EXT_FRR_PU  = 1R2}ODOUT_I2C_TRANSACTION_STOP_ON_NACK EXT_TOP_PUP_FODOUT_I2C_DATA_INDEX_WRITE_EDSDOUT_I2C_DATA__NOT_INDEX_WRITE_E_E_PUP_FE  EXT_FR  = OR2RDOUT_I2C_DATA__INDEX_WRITE_E_E_PUP_FE  EXT_FRR_PU  = 1R2}ODOUT_I2C_DATA_INDEX_WRITE EXT_TOP_PUP_FODOUT_I2C_EDID_DETECT_CTRL_SEND_    T_EDSDOUT_I2C_EDID_NOT_SEND_    T_BEFORE_EDID_READ_TRACTION  = OR2RDOUT_I2C_EDID_SEND_    T_BEFORE_EDID_READ_TRACTION  = 1R2}ODOUT_I2C_EDID_DETECT_CTRL_SEND_    T EXT_TOP_PUP_FODOUT_I2C_READ_REQUEST_INTERRUPT_TYPE_EDSDOUT_I2C_READ_REQUEST_INTERRUPT_TYPE__LEVELME_PUP  = OR2RDOUT_I2C_READ_REQUEST_INTERRUPT_TYPE__PULSEME_PUP  = 1R2}ODOUT_I2C_READ_REQUEST_INTERRUPT_TYPE EXT_TOP_PUP_FOBLNDV_CONTROL_BLND_MODE_EDSBLNDV_CONTROL_BLND_MODE_CURRENT_PIPE_ONLYT_FRR_PU  = OR2RBLNDV_CONTROL_BLND_MODE_OTHER_PIPE_ONLYT_FRR_PUFE  = 1R2RBLNDV_CONTROL_BLND_MODE_ALPHA_BLENDING_MODE__PUFE  = 2R2RBLNDV_CONTROL_BLND_MODE_OTHER_STEREO_TYPE_RR_PUFE  = 3R2}OBLNDV_CONTROL_BLND_MODE EXT_TOP_PUP_FOBLNDV_CONTROL_BLND_STEREO_TYPE_EDSBLNDV_CONTROL_BLND_STEREO_TYPE_NON_SINGLE_PIPE_STEREO  = OR2RBLNDV_CONTROL_BLND_STEREO_TYPE_SIDE_BY_SIDE_SINGLE_PIPE_STEREO  = 1R2RBLNDV_CONTROL_BLND_STEREO_TYPE_TOP_BOTTOM_SINGLE_PIPE_STEREO  = 2R2RBLNDV_CONTROL_BLND_STEREO_TYPE_UNUSE2_FRAME_PUP_   = 3R2}OBLNDV_CONTROL_BLND_STEREO_TYPE EXT_TOP_PUP_FOBLNDV_CONTROL_BLND_STEREO_POLARITYEEDSBLNDV_CONTROL_BLND_STEREO_POLARITY_LOW_FE  EXT_FR  = OR2RBLNDV_CONTROL_BLND_STEREO_POLARITY_HIGH RAME_PUP_  = 1R2}OBLNDV_CONTROL_BLND_STEREO_POLARITY EXT_TOP_PUP_FOBLNDV_CONTROL_BLND_FEEDTHROUGH_ENXEDSBLNDV_CONTROL_BLND_FEEDTHROUGH_EN_FALSEME_PUP_ FR  = OR2RBLNDV_CONTROL_BLND_FEEDTHROUGH_EN_TRUE  RAME_PUP_  = 1R2}OBLNDV_CONTROL_BLND_FEEDTHROUGH_EN EXT_TOP_PUP_FOBLNDV_CONTROL_BLND_ALPHA_MODE_EDSBLNDV_CONTROL_BLND_ALPHA_MODE_CURRENT_PIXEL_ALPHA  = OR2RBLNDV_CONTROL_BLND_ALPHA_MODE_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN  = 1R2RBLNDV_CONTROL_BLND_ALPHA_MODE_GLOBAL_ALPHA_ONLYT_  = 2R2RBLNDV_CONTROL_BLND_ALPHA_MODE_UNUSE2_FRAME_PUP_    = 3R2}OBLNDV_CONTROL_BLND_ALPHA_MODE EXT_TOP_PUP_FOBLNDV_CONTROL_BLND_ACTIVE_OVERLAP_ONLYTEDSBLNDV_CONTROL_BLND_ACTIVE_OVERLAP_ONLY_FALSEME_PU  = OR2RBLNDV_CONTROL_BLND_ACTIVE_OVERLAP_ONLY_TRUE  RAME  = 1R2}OBLNDV_CONTROL_BLND_ACTIVE_OVERLAP_ONLY EXT_TOP_PUP_FOBLNDV_CONTROL_BLND_MULTIPLIED_MODE_EDSBLNDV_CONTROL_BLND_MULTIPLIED_MODE_FALSEME_PUP_ F  = OR2RBLNDV_CONTROL_BLND_MULTIPLIED_MODE_TRUE  RAME_PUP  = 1R2}OBLNDV_CONTROL_BLND_MULTIPLIED_MODE EXT_TOP_PUP_FOBLNDV_SM_CONTROL2_SM_MODE_EDSBLNDV_SM_CONTROL2_SM_MODE_SINGLE_PLANE  RAME_PUP_  = OR2RBLNDV_SM_CONTROL2_SM_MODE_ROW_SUBSAMPLINGEXT_FRAM  = 2R2RBLNDV_SM_CONTROL2_SM_MODE_COLUMN_SUBSAMPLINGEXT_F  = 4R2RBLNDV_SM_CONTROL2_SM_MODE_CHECKERBOARD_SUBSAMPLING  = 6R2}OBLNDV_SM_CONTROL2_SM_MODE EXT_TOP_PUP_FOBLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE_EDSBLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE_FALSEME_PUP_  = OR2RBLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE_TRUE  RAME_P  = 1R2}OBLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE EXT_TOP_PUP_FOBLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE_EDSBLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE_FALSEME_PUP_  = OR2RBLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE_TRUE  RAME_P  = 1R2}OBLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE EXT_TOP_PUP_FOBLNDV_SM_CONTROL2_SM_FORCI_NEXT_FRAME_POL_EDSBLNDV_SM_CONTROL2_SM_FORCI_NEXT_FRAME_POL_NO_FORCI  = OR2RBLNDV_SM_CONTROL2_SM_FORCI_NEXT_FRAME_POL_RE  SOR2  = 1R2RBLNDV_SM_CONTROL2_SM_FORCI_NEXT_FRAME_POL_FORCI_LOW  = 2R2RBLNDV_SM_CONTROL2_SM_FORCI_NEXT_FRAME_POL_FORCI_HIGH  = 3R2}OBLNDV_SM_CONTROL2_SM_FORCI_NEXT_FRAME_POL EXT_TOP_PUP_FOBLNDV_SM_CONTROL2_SM_FORCI_NEXT_TOP_POL_EDSBLNDV_SM_CONTROL2_SM_FORCI_NEXT_TOP_POL_NO_FORCI_  = OR2RBLNDV_SM_CONTROL2_SM_FORCI_NEXT_TOP_POL_RE  SOR2_  = 1R2RBLNDV_SM_CONTROL2_SM_FORCI_NEXT_TOP_POL_FORCI_LOW  = 2R2RBLNDV_SM_CONTROL2_SM_FORCI_NEXT_TOP_POL_FORCI_HIGH  = 3R2}OBLNDV_SM_CONTROL2_SM_FORCI_NEXT_TOP_POL EXT_TOP_PUP_FOBLNDV_CONTROL2_PTI_ENABLEPEDSBLNDV_CONTROL2_PTI_ENABLE_FALSEME_PUP_ FRE_PUP_ F  = OR2RBLNDV_CONTROL2_PTI_ENABLE_TRUE  RAME_PUP_RAME_PUP  = 1R2}OBLNDV_CONTROL2_PTI_ENABLE EXT_TOP_PUP_FOBLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_ENXEDSBLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_FALSEME_PU  = OR2RBLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_TRUE  RAME  = 1R2}OBLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN EXT_TOP_PUP_FOBLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_ENXEDSBLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN_FALSEME_PU  = OR2RBLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN_TRUE  RAME  = 1R2}OBLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN EXT_TOP_PUP_FOBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_EDSBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_FALSE  = OR2RBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_TRUE  = 1R2}OBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK EXT_TOP_PUP_FOBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_EDSBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_FALSE  = OR2RBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_TRUE  = 1R2}OBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK EXT_TOP_PUP_FOBLNDV_V_UPDATE_AUDIOBLND_DCP_GRPH_V_UPDATE_AUDI_EDSBLNDV_V_UPDATE_AUDIOBLND_DCP_GRPH_V_UPDATE_AUDI_FALSE  = OR2RBLNDV_V_UPDATE_AUDIOBLND_DCP_GRPH_V_UPDATE_AUDI_TRUE  = 1R2}OBLNDV_V_UPDATE_AUDIOBLND_DCP_GRPH_V_UPDATE_AUDI EXT_TOP_PUP_FOBLNDV_V_UPDATE_AUDIOBLND_DCP_GRPH_SURF_V_UPDATE_AUDI_EDSBLNDV_V_UPDATE_AUDIOBLND_DCP_GRPH_SURF_V_UPDATE_AUDI_FALSE  = OR2RBLNDV_V_UPDATE_AUDIOBLND_DCP_GRPH_SURF_V_UPDATE_AUDI_TRUE  = 1R2}OBLNDV_V_UPDATE_AUDIOBLND_DCP_GRPH_SURF_V_UPDATE_AUDI EXT_TOP_PUP_FOBLNDV_V_UPDATE_AUDIOBLND_DCP_CUR_V_UPDATE_AUDI_EDSBLNDV_V_UPDATE_AUDIOBLND_DCP_CUR_V_UPDATE_AUDI_FALSE  = OR2RBLNDV_V_UPDATE_AUDIOBLND_DCP_CUR_V_UPDATE_AUDI_TRUE  = 1R2}OBLNDV_V_UPDATE_AUDIOBLND_DCP_CUR_V_UPDATE_AUDI EXT_TOP_PUP_FOBLNDV_V_UPDATE_AUDIOBLND_DCP_CUR2_V_UPDATE_AUDI_EDSBLNDV_V_UPDATE_AUDIOBLND_DCP_CUR2_V_UPDATE_AUDI_FALSE  = OR2RBLNDV_V_UPDATE_AUDIOBLND_DCP_CUR2_V_UPDATE_AUDI_TRUE  = 1R2}OBLNDV_V_UPDATE_AUDIOBLND_DCP_CUR2_V_UPDATE_AUDI EXT_TOP_PUP_FOBLNDV_V_UPDATE_AUDIOBLND_SCL_V_UPDATE_AUDI_EDSBLNDV_V_UPDATE_AUDIOBLND_SCL_V_UPDATE_AUDI_FALSEM  = OR2RBLNDV_V_UPDATE_AUDIOBLND_SCL_V_UPDATE_AUDI_TRUE    = 1R2}OBLNDV_V_UPDATE_AUDIOBLND_SCL_V_UPDATE_AUDI EXT_TOP_PUP_FOBLNDV_V_UPDATE_AUDIOBLND_BLND_V_UPDATE_AUDI_EDSBLNDV_V_UPDATE_AUDIOBLND_BLND_V_UPDATE_AUDI_FALSE  = OR2RBLNDV_V_UPDATE_AUDIOBLND_BLND_V_UPDATE_AUDI_TRUE   = 1R2}OBLNDV_V_UPDATE_AUDIOBLND_BLND_V_UPDATE_AUDI EXT_TOP_PUP_FOBLNDV_V_UPDATE_AUDIOBLND_V_UPDATE_AUDIOMODE_EDSBLNDV_V_UPDATE_AUDIOBLND_V_UPDATE_AUDIOMODE_FALSE  = OR2RBLNDV_V_UPDATE_AUDIOBLND_V_UPDATE_AUDIOMODE_TRUE   = 1R2}OBLNDV_V_UPDATE_AUDIOBLND_V_UPDATE_AUDIOMODE EXT_TOP_PUP_FOBLNDV_DEBUGOBLND_CNV_MUX_SELECT_EDSBLNDV_DEBUGOBLND_CNV_MUX_SELECT_LOW_FE  EXT_FR_PU  = OR2RBLNDV_DEBUGOBLND_CNV_MUX_SELECT_HIGH RAME_PUP_FE   = 1R2}OBLNDV_DEBUGOBLND_CNV_MUX_SELECT EXT_TOP_PUP_FOBLNDV_TEST_DEBUGOINDEX_BLND_TEST_DEBUGOWRITE_ENXEDSBLNDV_TEST_DEBUGOINDEX_BLND_TEST_DEBUGOWRITE_EN_FALSE  = OR2RBLNDV_TEST_DEBUGOINDEX_BLND_TEST_DEBUGOWRITE_EN_TRUE  = 1R2}OBLNDV_TEST_DEBUGOINDEX_BLND_TEST_DEBUGOWRITE_EN EXT_TOP_PUP_FODPCSTX_DBG_CFGCLK_SEL_EDSDPCSTX_DBG_CFGCLK_SEL_DC_DPCSOINFME_PUP_ FRAME_PR  = OR2RDPCSTX_DBG_CFGCLK_SEL_DPCSOBPHYOINFME_PUP_ FRAME_  = 1R2RDPCSTX_DBG_CFGCLK_SEL_CBUS_SLAVE  RAME_PUP_RAME_P  = 2R2RDPCSTX_DBG_CFGCLK_SEL_CBUS_MASTER RAME_PUP_FE  EX  = 3R2}ODPCSTX_DBG_CFGCLK_SEL EXT_TOP_PUP_FODPCSTX_TX_SYMCLK_SEL_EDSDPCSTX_DBG_TX_SYMCLK_SELOIN0AME_PUP_FE  EXT_FR_AM  = OR2RDPCSTX_DBG_TX_SYMCLK_SELOIN1CE  EXT_FRAME_PUP_FE   = 1R2RDPCSTX_DBG_TX_SYMCLK_SELOFIFO_WR RAME_PUP_FE  EXT  = 2R2}ODPCSTX_TX_SYMCLK_SEL EXT_TOP_PUP_FODPCSTX_TX_SYMCLK_DIV2_SEL_EDSDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_OUT0AME_PUP_FE  EXT  = OR2RDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_OUT1CE  EXT_FRAME_P  = 1R2RDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_OUT2CE  EXT_FRAME_P  = 2R2RDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_OUT3CE  EXT_FRAME_P  = 3R2RDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_FIFO_R2_FRAME_PUP_   = 4R2RDPCSTX_DBG_TX_SYMCLK_DIV2_SEL_INT_ME_PUP_FE  EXT_  = 5R2}ODPCSTX_TX_SYMCLK_DIV2_SEL EXT_TOP_PUP_FODPCSTX_DBG_CAUDIOSEL_EDSDPCSTX_DBG_CAUDIOSEL_DC_CFGCLKE_PUP_FE  EXT_FR_AM  = OR2RDPCSTX_DBG_CAUDIOSEL_PHYOCFGCLKE_PUP_FE  EXT_FR_A  = 1R2RDPCSTX_DBG_CAUDIOSEL_TXSYMCLKE_PUP_FE  EXT_FR_AMT  = 2R2}ODPCSTX_DBG_CAUDIOSEL EXT_TOP_PUP_FODPCSTX_DVI_LINIOMODE_EDSDPCSTX_DVI_LINIOMODE_NORMALPUP_FE  EXT_FRAME_PUP_  = OR2RDPCSTX_DVI_LINIOMODE_DUAL_LINIOMASTER RAME_PUP_FE  = 1R2RDPCSTX_DVI_LINIOMODE_DUAL_LINIOSLAVER RAME_PUP_FE  = 2R2}ODPCSTX_DVI_LINIOMODE;

#endif /* DCE_11_2_ENUM_H */
