/**
 *
 * @file TIMER_RegisterAddress_ModuleW_64.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 4 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 4 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEW_64_H_
#define XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEW_64_H_

#define GPWTM_TW_TnMR_OFFSET    ((uint32_t) 0x0004UL)
#define GPWTM_TW_TnCTL_OFFSET    ((uint32_t) 0x000CUL)
#define GPWTM_TW_TnIMR_OFFSET    ((uint32_t) 0x0018UL)
#define GPWTM_TW_TnRIS_OFFSET    ((uint32_t) 0x001CUL)
#define GPWTM_TW_TnMIS_OFFSET    ((uint32_t) 0x0020UL)
#define GPWTM_TW_TnICR_OFFSET    ((uint32_t) 0x0024UL)
#define GPWTM_TW_TnILR_LOW_OFFSET    ((uint32_t) 0x0028UL)
#define GPWTM_TW_TnILR_HIGH_OFFSET    ((uint32_t) 0x002CUL)
#define GPWTM_TW_TnMATCHR_LOW_OFFSET    ((uint32_t) 0x0030UL)
#define GPWTM_TW_TnMATCHR_HIGH_OFFSET    ((uint32_t) 0x0034UL)
#define GPWTM_TW_TnR_LOW_OFFSET    ((uint32_t) 0x0048UL)
#define GPWTM_TW_TnR_HIGH_OFFSET    ((uint32_t) 0x004CUL)
#define GPWTM_TW_TnV_LOW_OFFSET    ((uint32_t) 0x0050UL)
#define GPWTM_TW_TnV_HIGH_OFFSET    ((uint32_t) 0x0054UL)
#define GPWTM_TW_RTCPD_OFFSET    ((uint32_t) 0x0058UL)

#endif /* XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEW_64_H_ */
