--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ram.twx ram.ncd -o ram.twr ram.pcf -ucf ram.ucf

Design file:              ram.ncd
Physical constraint file: ram.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
InputSW<0>  |    2.795(R)|   -0.316(R)|clk_BUFGP         |   0.000|
InputSW<1>  |    2.741(R)|   -0.772(R)|clk_BUFGP         |   0.000|
InputSW<2>  |    2.653(R)|   -0.274(R)|clk_BUFGP         |   0.000|
InputSW<3>  |    3.707(R)|   -0.581(R)|clk_BUFGP         |   0.000|
InputSW<4>  |    3.642(R)|   -0.980(R)|clk_BUFGP         |   0.000|
InputSW<5>  |    3.668(R)|   -0.759(R)|clk_BUFGP         |   0.000|
InputSW<6>  |    3.917(R)|   -0.933(R)|clk_BUFGP         |   0.000|
InputSW<7>  |    3.801(R)|   -0.486(R)|clk_BUFGP         |   0.000|
InputSW<8>  |    3.983(R)|   -0.829(R)|clk_BUFGP         |   0.000|
InputSW<9>  |    3.249(R)|   -0.229(R)|clk_BUFGP         |   0.000|
InputSW<10> |    2.937(R)|    0.042(R)|clk_BUFGP         |   0.000|
InputSW<11> |    3.578(R)|   -0.132(R)|clk_BUFGP         |   0.000|
InputSW<12> |    2.530(R)|   -0.287(R)|clk_BUFGP         |   0.000|
InputSW<13> |    3.462(R)|   -0.435(R)|clk_BUFGP         |   0.000|
InputSW<14> |    3.999(R)|   -1.266(R)|clk_BUFGP         |   0.000|
InputSW<15> |    2.178(R)|   -0.356(R)|clk_BUFGP         |   0.000|
Ram1Data<0> |    3.299(R)|   -0.176(R)|clk_BUFGP         |   0.000|
Ram1Data<1> |    3.299(R)|   -0.176(R)|clk_BUFGP         |   0.000|
Ram1Data<2> |    3.295(R)|   -0.171(R)|clk_BUFGP         |   0.000|
Ram1Data<3> |    3.295(R)|   -0.171(R)|clk_BUFGP         |   0.000|
Ram1Data<4> |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
Ram1Data<5> |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
Ram1Data<6> |    3.297(R)|   -0.173(R)|clk_BUFGP         |   0.000|
Ram1Data<7> |    3.297(R)|   -0.173(R)|clk_BUFGP         |   0.000|
Ram1Data<8> |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
Ram1Data<9> |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
Ram1Data<10>|    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
Ram1Data<11>|    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
Ram1Data<12>|    3.301(R)|   -0.178(R)|clk_BUFGP         |   0.000|
Ram1Data<13>|    3.301(R)|   -0.178(R)|clk_BUFGP         |   0.000|
Ram1Data<14>|    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
Ram1Data<15>|    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
rst         |    1.776(R)|    0.374(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OutputL<0>  |   10.401(R)|clk_BUFGP         |   0.000|
OutputL<1>  |   10.654(R)|clk_BUFGP         |   0.000|
OutputL<2>  |   10.441(R)|clk_BUFGP         |   0.000|
OutputL<3>  |   10.313(R)|clk_BUFGP         |   0.000|
OutputL<4>  |   10.191(R)|clk_BUFGP         |   0.000|
OutputL<5>  |   10.553(R)|clk_BUFGP         |   0.000|
OutputL<6>  |   10.986(R)|clk_BUFGP         |   0.000|
OutputL<7>  |   10.301(R)|clk_BUFGP         |   0.000|
OutputL<8>  |   10.091(R)|clk_BUFGP         |   0.000|
OutputL<9>  |   10.363(R)|clk_BUFGP         |   0.000|
OutputL<10> |   10.332(R)|clk_BUFGP         |   0.000|
OutputL<11> |   10.393(R)|clk_BUFGP         |   0.000|
OutputL<12> |    9.751(R)|clk_BUFGP         |   0.000|
OutputL<13> |   10.169(R)|clk_BUFGP         |   0.000|
OutputL<14> |   10.038(R)|clk_BUFGP         |   0.000|
OutputL<15> |   10.308(R)|clk_BUFGP         |   0.000|
Ram1Addr<0> |   10.271(R)|clk_BUFGP         |   0.000|
Ram1Addr<1> |   11.168(R)|clk_BUFGP         |   0.000|
Ram1Addr<2> |   11.686(R)|clk_BUFGP         |   0.000|
Ram1Addr<3> |   10.754(R)|clk_BUFGP         |   0.000|
Ram1Addr<4> |    9.965(R)|clk_BUFGP         |   0.000|
Ram1Addr<5> |   10.713(R)|clk_BUFGP         |   0.000|
Ram1Addr<6> |    9.781(R)|clk_BUFGP         |   0.000|
Ram1Addr<7> |   10.915(R)|clk_BUFGP         |   0.000|
Ram1Addr<8> |   10.064(R)|clk_BUFGP         |   0.000|
Ram1Addr<9> |    9.617(R)|clk_BUFGP         |   0.000|
Ram1Addr<10>|    9.791(R)|clk_BUFGP         |   0.000|
Ram1Addr<11>|    9.836(R)|clk_BUFGP         |   0.000|
Ram1Addr<12>|    9.397(R)|clk_BUFGP         |   0.000|
Ram1Addr<13>|   10.045(R)|clk_BUFGP         |   0.000|
Ram1Addr<14>|    9.746(R)|clk_BUFGP         |   0.000|
Ram1Addr<15>|    9.513(R)|clk_BUFGP         |   0.000|
Ram1Data<0> |   10.137(R)|clk_BUFGP         |   0.000|
Ram1Data<1> |   10.159(R)|clk_BUFGP         |   0.000|
Ram1Data<2> |    9.900(R)|clk_BUFGP         |   0.000|
Ram1Data<3> |    9.988(R)|clk_BUFGP         |   0.000|
Ram1Data<4> |    9.616(R)|clk_BUFGP         |   0.000|
Ram1Data<5> |    9.626(R)|clk_BUFGP         |   0.000|
Ram1Data<6> |    9.203(R)|clk_BUFGP         |   0.000|
Ram1Data<7> |    9.928(R)|clk_BUFGP         |   0.000|
Ram1Data<8> |    9.364(R)|clk_BUFGP         |   0.000|
Ram1Data<9> |   10.176(R)|clk_BUFGP         |   0.000|
Ram1Data<10>|    8.853(R)|clk_BUFGP         |   0.000|
Ram1Data<11>|    9.416(R)|clk_BUFGP         |   0.000|
Ram1Data<12>|    8.870(R)|clk_BUFGP         |   0.000|
Ram1Data<13>|    9.672(R)|clk_BUFGP         |   0.000|
Ram1Data<14>|    9.873(R)|clk_BUFGP         |   0.000|
Ram1Data<15>|    9.895(R)|clk_BUFGP         |   0.000|
Ram1OE      |    7.268(R)|clk_BUFGP         |   0.000|
Ram1WE      |    8.034(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.559|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 07 21:03:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 131 MB



