

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7'
================================================================
* Date:           Thu May  9 15:34:45 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_37 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_7  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     505|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     261|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     262|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     262|     829|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U89  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U90  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U91  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_33ns_32ns_64_1_1_U92  |mul_33ns_32ns_64_1_1  |        0|   4|  0|  21|    0|
    |mux_4_2_32_1_1_U93        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_6_3_31_1_1_U97        |mux_6_3_31_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_31_1_1_U96        |mux_7_3_31_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_31_1_1_U95        |mux_8_3_31_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_31_1_1_U94        |mux_9_4_31_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  16|  0| 261|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_292_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln70_fu_438_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln71_fu_475_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln72_fu_531_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln73_fu_584_p2     |         +|   0|  0|  71|          64|          64|
    |tmp_1_fu_367_p10       |         -|   0|  0|  12|           5|           4|
    |tmp_3_fu_481_p8        |         -|   0|  0|  10|           3|           3|
    |tmp_4_fu_537_p7        |         -|   0|  0|  10|           3|           3|
    |and_ln73_fu_578_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln64_fu_286_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln70_1_fu_393_p2  |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln70_fu_387_p2    |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln73_fu_564_p2    |      icmp|   0|  0|  10|           3|           2|
    |or_ln70_fu_399_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln70_fu_425_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_fu_518_p3  |    select|   0|  0|  32|           1|          33|
    |select_ln73_fu_570_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |tmp_2_fu_444_p9        |       xor|   0|  0|   3|           3|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 505|         354|         412|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add14311_fu_104          |   9|          2|   64|        128|
    |add15612_fu_108          |   9|          2|   64|        128|
    |add17613_fu_112          |   9|          2|   64|        128|
    |add19314_fu_116          |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_120                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  261|        522|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add14311_fu_104          |  64|   0|   64|          0|
    |add15612_fu_108          |  64|   0|   64|          0|
    |add17613_fu_112          |  64|   0|   64|          0|
    |add19314_fu_116          |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_120                 |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 262|   0|  262|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|arr_25_reload        |   in|   64|     ap_none|                                     arr_25_reload|        scalar|
|arr_41               |   in|   64|     ap_none|                                            arr_41|        scalar|
|arr_10_reload        |   in|   64|     ap_none|                                     arr_10_reload|        scalar|
|arr_39               |   in|   64|     ap_none|                                            arr_39|        scalar|
|arg1_r_reload        |   in|   32|     ap_none|                                     arg1_r_reload|        scalar|
|arg1_r_1_reload      |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|arg1_r_2_reload      |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload      |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_5_cast        |   in|   31|     ap_none|                                     arg1_r_5_cast|        scalar|
|arg1_r_6_cast        |   in|   31|     ap_none|                                     arg1_r_6_cast|        scalar|
|arg1_r_7_cast        |   in|   31|     ap_none|                                     arg1_r_7_cast|        scalar|
|arg1_r_8_cast        |   in|   31|     ap_none|                                     arg1_r_8_cast|        scalar|
|arg1_r_4_cast        |   in|   31|     ap_none|                                     arg1_r_4_cast|        scalar|
|arg1_r_3_cast        |   in|   31|     ap_none|                                     arg1_r_3_cast|        scalar|
|arg1_r_2_cast        |   in|   31|     ap_none|                                     arg1_r_2_cast|        scalar|
|add19314_out         |  out|   64|      ap_vld|                                      add19314_out|       pointer|
|add19314_out_ap_vld  |  out|    1|      ap_vld|                                      add19314_out|       pointer|
|add17613_out         |  out|   64|      ap_vld|                                      add17613_out|       pointer|
|add17613_out_ap_vld  |  out|    1|      ap_vld|                                      add17613_out|       pointer|
|add15612_out         |  out|   64|      ap_vld|                                      add15612_out|       pointer|
|add15612_out_ap_vld  |  out|    1|      ap_vld|                                      add15612_out|       pointer|
|add14311_out         |  out|   64|      ap_vld|                                      add14311_out|       pointer|
|add14311_out_ap_vld  |  out|    1|      ap_vld|                                      add14311_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add14311 = alloca i32 1"   --->   Operation 4 'alloca' 'add14311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add15612 = alloca i32 1"   --->   Operation 5 'alloca' 'add15612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add17613 = alloca i32 1"   --->   Operation 6 'alloca' 'add17613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add19314 = alloca i32 1"   --->   Operation 7 'alloca' 'add19314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_2_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_cast"   --->   Operation 9 'read' 'arg1_r_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_3_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_3_cast"   --->   Operation 10 'read' 'arg1_r_3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_4_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_4_cast"   --->   Operation 11 'read' 'arg1_r_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_8_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_8_cast"   --->   Operation 12 'read' 'arg1_r_8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_7_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_7_cast"   --->   Operation 13 'read' 'arg1_r_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_6_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_6_cast"   --->   Operation 14 'read' 'arg1_r_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_5_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_5_cast"   --->   Operation 15 'read' 'arg1_r_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 16 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 17 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 18 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_reload"   --->   Operation 19 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_39_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_39"   --->   Operation 20 'read' 'arr_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_10_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_10_reload"   --->   Operation 21 'read' 'arr_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_41_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_41"   --->   Operation 22 'read' 'arr_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_25_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_25_reload"   --->   Operation 23 'read' 'arr_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_25_reload_read, i64 %add19314"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_41_read, i64 %add17613"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_10_reload_read, i64 %add15612"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_39_read, i64 %add14311"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body122"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [d1.cpp:64]   --->   Operation 30 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%icmp_ln64 = icmp_eq  i3 %i_1, i3 4" [d1.cpp:64]   --->   Operation 31 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.67ns)   --->   "%add_ln64 = add i3 %i_1, i3 1" [d1.cpp:64]   --->   Operation 32 'add' 'add_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.body122.split, void %for.end199.exitStub" [d1.cpp:64]   --->   Operation 33 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%add14311_load = load i64 %add14311" [d1.cpp:70]   --->   Operation 34 'load' 'add14311_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%add15612_load = load i64 %add15612" [d1.cpp:71]   --->   Operation 35 'load' 'add15612_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%add17613_load = load i64 %add17613" [d1.cpp:72]   --->   Operation 36 'load' 'add17613_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%add19314_load = load i64 %add19314" [d1.cpp:73]   --->   Operation 37 'load' 'add19314_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d1.cpp:66]   --->   Operation 38 'specpipeline' 'specpipeline_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d1.cpp:64]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [d1.cpp:64]   --->   Operation 40 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i3 %i_1" [d1.cpp:64]   --->   Operation 41 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i2 %trunc_ln64" [d1.cpp:64]   --->   Operation 42 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i2 %trunc_ln64" [d1.cpp:64]   --->   Operation 43 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.79ns)   --->   "%empty = sub i4 8, i4 %zext_ln64" [d1.cpp:64]   --->   Operation 44 'sub' 'empty' <Predicate = (!icmp_ln64)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns)   --->   "%empty_23 = xor i3 %zext_ln64_1, i3 7" [d1.cpp:64]   --->   Operation 45 'xor' 'empty_23' <Predicate = (!icmp_ln64)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.54ns)   --->   "%empty_24 = sub i3 6, i3 %zext_ln64_1" [d1.cpp:64]   --->   Operation 46 'sub' 'empty_24' <Predicate = (!icmp_ln64)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.67ns)   --->   "%sub_ln67 = sub i3 5, i3 %zext_ln64_1" [d1.cpp:67]   --->   Operation 47 'sub' 'sub_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_reload_read, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i2 %trunc_ln64" [d1.cpp:70]   --->   Operation 48 'mux' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i32 %tmp_s" [d1.cpp:72]   --->   Operation 49 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i32 %tmp_s" [d1.cpp:70]   --->   Operation 50 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%tmp_1 = mux i31 @_ssdm_op_Mux.ap_auto.9i31.i4, i31 0, i31 0, i31 0, i31 0, i31 0, i31 %arg1_r_5_cast_read, i31 %arg1_r_6_cast_read, i31 %arg1_r_7_cast_read, i31 %arg1_r_8_cast_read, i4 %empty" [d1.cpp:70]   --->   Operation 51 'mux' 'tmp_1' <Predicate = (!icmp_ln64)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.67ns)   --->   "%icmp_ln70 = icmp_eq  i3 %i_1, i3 1" [d1.cpp:70]   --->   Operation 52 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%icmp_ln70_1 = icmp_eq  i3 %i_1, i3 3" [d1.cpp:70]   --->   Operation 53 'icmp' 'icmp_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%or_ln70 = or i1 %icmp_ln70, i1 %icmp_ln70_1" [d1.cpp:70]   --->   Operation 54 'or' 'or_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%trunc_ln70 = trunc i31 %tmp_1" [d1.cpp:70]   --->   Operation 55 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%st = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln70, i2 0" [d1.cpp:70]   --->   Operation 56 'bitconcatenate' 'st' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%sf = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_1, i1 0" [d1.cpp:70]   --->   Operation 57 'bitconcatenate' 'sf' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln70 = select i1 %or_ln70, i32 %st, i32 %sf" [d1.cpp:70]   --->   Operation 58 'select' 'select_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %select_ln70" [d1.cpp:70]   --->   Operation 59 'zext' 'zext_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : [1/1] (0.82ns)   --->   Input mux for Operation 60 '%mul_ln70 = mul i64 %zext_ln70, i64 %zext_ln72_1'
ST_2 : Operation 60 [1/1] (2.59ns)   --->   "%mul_ln70 = mul i64 %zext_ln70, i64 %zext_ln72_1" [d1.cpp:70]   --->   Operation 60 'mul' 'mul_ln70' <Predicate = (!icmp_ln64)> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.08ns)   --->   "%add_ln70 = add i64 %mul_ln70, i64 %add14311_load" [d1.cpp:70]   --->   Operation 61 'add' 'add_ln70' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.72ns)   --->   "%tmp_2 = mux i31 @_ssdm_op_Mux.ap_auto.8i31.i3, i31 0, i31 0, i31 0, i31 0, i31 %arg1_r_4_cast_read, i31 %arg1_r_5_cast_read, i31 %arg1_r_6_cast_read, i31 %arg1_r_7_cast_read, i3 %empty_23" [d1.cpp:71]   --->   Operation 62 'mux' 'tmp_2' <Predicate = (!icmp_ln64)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_2, i1 0" [d1.cpp:71]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %shl_ln" [d1.cpp:71]   --->   Operation 64 'zext' 'zext_ln71' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : [1/1] (0.82ns)   --->   Input mux for Operation 65 '%mul_ln71 = mul i64 %zext_ln71, i64 %zext_ln72_1'
ST_2 : Operation 65 [1/1] (2.59ns)   --->   "%mul_ln71 = mul i64 %zext_ln71, i64 %zext_ln72_1" [d1.cpp:71]   --->   Operation 65 'mul' 'mul_ln71' <Predicate = (!icmp_ln64)> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.08ns)   --->   "%add_ln71 = add i64 %mul_ln71, i64 %add15612_load" [d1.cpp:71]   --->   Operation 66 'add' 'add_ln71' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.67ns)   --->   "%tmp_3 = mux i31 @_ssdm_op_Mux.ap_auto.7i31.i3, i31 0, i31 0, i31 0, i31 %arg1_r_3_cast_read, i31 %arg1_r_4_cast_read, i31 %arg1_r_5_cast_read, i31 %arg1_r_6_cast_read, i3 %empty_24" [d1.cpp:72]   --->   Operation 67 'mux' 'tmp_3' <Predicate = (!icmp_ln64)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_3, i1 0" [d1.cpp:72]   --->   Operation 68 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %shl_ln1" [d1.cpp:72]   --->   Operation 69 'zext' 'zext_ln72' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln72_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_s, i1 0" [d1.cpp:72]   --->   Operation 70 'bitconcatenate' 'shl_ln72_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.43ns)   --->   "%select_ln72 = select i1 %icmp_ln70, i33 %shl_ln72_1, i33 %zext_ln70_1" [d1.cpp:72]   --->   Operation 71 'select' 'select_ln72' <Predicate = (!icmp_ln64)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i33 %select_ln72" [d1.cpp:72]   --->   Operation 72 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : [1/1] (0.42ns)   --->   Input mux for Operation 73 '%mul_ln72 = mul i64 %zext_ln72_2, i64 %zext_ln72'
ST_2 : Operation 73 [1/1] (2.98ns)   --->   "%mul_ln72 = mul i64 %zext_ln72_2, i64 %zext_ln72" [d1.cpp:72]   --->   Operation 73 'mul' 'mul_ln72' <Predicate = (!icmp_ln64)> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.08ns)   --->   "%add_ln72 = add i64 %mul_ln72, i64 %add17613_load" [d1.cpp:72]   --->   Operation 74 'add' 'add_ln72' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.62ns)   --->   "%tmp_4 = mux i31 @_ssdm_op_Mux.ap_auto.6i31.i3, i31 0, i31 0, i31 %arg1_r_2_cast_read, i31 %arg1_r_3_cast_read, i31 %arg1_r_4_cast_read, i31 %arg1_r_5_cast_read, i3 %sub_ln67" [d1.cpp:73]   --->   Operation 75 'mux' 'tmp_4' <Predicate = (!icmp_ln64)> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_4, i1 0" [d1.cpp:73]   --->   Operation 76 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i32 %shl_ln2" [d1.cpp:73]   --->   Operation 77 'zext' 'zext_ln73' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.67ns)   --->   "%icmp_ln73 = icmp_ult  i3 %i_1, i3 3" [d1.cpp:73]   --->   Operation 78 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln64)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.82ns)   --->   Input mux for Operation 79 '%mul_ln73 = mul i64 %zext_ln73, i64 %zext_ln72_1'
ST_2 : Operation 79 [1/1] (2.59ns)   --->   "%mul_ln73 = mul i64 %zext_ln73, i64 %zext_ln72_1" [d1.cpp:73]   --->   Operation 79 'mul' 'mul_ln73' <Predicate = (!icmp_ln64)> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%select_ln73 = select i1 %icmp_ln73, i64 18446744073709551615, i64 0" [d1.cpp:73]   --->   Operation 80 'select' 'select_ln73' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%and_ln73 = and i64 %mul_ln73, i64 %select_ln73" [d1.cpp:73]   --->   Operation 81 'and' 'and_ln73' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln73 = add i64 %and_ln73, i64 %add19314_load" [d1.cpp:73]   --->   Operation 82 'add' 'add_ln73' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln64 = store i3 %add_ln64, i3 %i" [d1.cpp:64]   --->   Operation 83 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln64 = store i64 %add_ln73, i64 %add19314" [d1.cpp:64]   --->   Operation 84 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln64 = store i64 %add_ln72, i64 %add17613" [d1.cpp:64]   --->   Operation 85 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln64 = store i64 %add_ln71, i64 %add15612" [d1.cpp:64]   --->   Operation 86 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln64 = store i64 %add_ln70, i64 %add14311" [d1.cpp:64]   --->   Operation 87 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body122" [d1.cpp:64]   --->   Operation 88 'br' 'br_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%add14311_load_1 = load i64 %add14311"   --->   Operation 89 'load' 'add14311_load_1' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%add15612_load_1 = load i64 %add15612"   --->   Operation 90 'load' 'add15612_load_1' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%add17613_load_1 = load i64 %add17613"   --->   Operation 91 'load' 'add17613_load_1' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%add19314_load_1 = load i64 %add19314"   --->   Operation 92 'load' 'add19314_load_1' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add19314_out, i64 %add19314_load_1"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add17613_out, i64 %add17613_load_1"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add15612_out, i64 %add15612_load_1"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add14311_out, i64 %add14311_load_1"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_25_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add19314_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add17613_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add15612_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add14311_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add14311               (alloca           ) [ 011]
add15612               (alloca           ) [ 011]
add17613               (alloca           ) [ 011]
add19314               (alloca           ) [ 011]
i                      (alloca           ) [ 011]
arg1_r_2_cast_read     (read             ) [ 011]
arg1_r_3_cast_read     (read             ) [ 011]
arg1_r_4_cast_read     (read             ) [ 011]
arg1_r_8_cast_read     (read             ) [ 011]
arg1_r_7_cast_read     (read             ) [ 011]
arg1_r_6_cast_read     (read             ) [ 011]
arg1_r_5_cast_read     (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_1_reload_read   (read             ) [ 011]
arg1_r_reload_read     (read             ) [ 011]
arr_39_read            (read             ) [ 000]
arr_10_reload_read     (read             ) [ 000]
arr_41_read            (read             ) [ 000]
arr_25_reload_read     (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
icmp_ln64              (icmp             ) [ 011]
add_ln64               (add              ) [ 000]
br_ln64                (br               ) [ 000]
add14311_load          (load             ) [ 000]
add15612_load          (load             ) [ 000]
add17613_load          (load             ) [ 000]
add19314_load          (load             ) [ 000]
specpipeline_ln66      (specpipeline     ) [ 000]
speclooptripcount_ln64 (speclooptripcount) [ 000]
specloopname_ln64      (specloopname     ) [ 000]
trunc_ln64             (trunc            ) [ 000]
zext_ln64              (zext             ) [ 000]
zext_ln64_1            (zext             ) [ 000]
empty                  (sub              ) [ 000]
empty_23               (xor              ) [ 000]
empty_24               (sub              ) [ 000]
sub_ln67               (sub              ) [ 000]
tmp_s                  (mux              ) [ 000]
zext_ln72_1            (zext             ) [ 000]
zext_ln70_1            (zext             ) [ 000]
tmp_1                  (mux              ) [ 000]
icmp_ln70              (icmp             ) [ 000]
icmp_ln70_1            (icmp             ) [ 000]
or_ln70                (or               ) [ 000]
trunc_ln70             (trunc            ) [ 000]
st                     (bitconcatenate   ) [ 000]
sf                     (bitconcatenate   ) [ 000]
select_ln70            (select           ) [ 000]
zext_ln70              (zext             ) [ 000]
mul_ln70               (mul              ) [ 000]
add_ln70               (add              ) [ 000]
tmp_2                  (mux              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
zext_ln71              (zext             ) [ 000]
mul_ln71               (mul              ) [ 000]
add_ln71               (add              ) [ 000]
tmp_3                  (mux              ) [ 000]
shl_ln1                (bitconcatenate   ) [ 000]
zext_ln72              (zext             ) [ 000]
shl_ln72_1             (bitconcatenate   ) [ 000]
select_ln72            (select           ) [ 000]
zext_ln72_2            (zext             ) [ 000]
mul_ln72               (mul              ) [ 000]
add_ln72               (add              ) [ 000]
tmp_4                  (mux              ) [ 000]
shl_ln2                (bitconcatenate   ) [ 000]
zext_ln73              (zext             ) [ 000]
icmp_ln73              (icmp             ) [ 000]
mul_ln73               (mul              ) [ 000]
select_ln73            (select           ) [ 000]
and_ln73               (and              ) [ 000]
add_ln73               (add              ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
br_ln64                (br               ) [ 000]
add14311_load_1        (load             ) [ 000]
add15612_load_1        (load             ) [ 000]
add17613_load_1        (load             ) [ 000]
add19314_load_1        (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_25_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_25_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_41">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_41"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_10_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_39">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_39"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_5_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_6_cast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_cast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_7_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_8_cast">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_cast"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_4_cast">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_cast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_3_cast">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_cast"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_2_cast">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_cast"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="add19314_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add19314_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add17613_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add17613_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="add15612_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add15612_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="add14311_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add14311_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i31.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i31.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i31.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i31.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="add14311_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add14311/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add15612_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add15612/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add17613_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add17613/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add19314_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add19314/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_2_cast_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="0" index="1" bw="31" slack="0"/>
<pin id="127" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_cast_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_3_cast_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_cast_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_4_cast_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="0"/>
<pin id="139" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_cast_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg1_r_8_cast_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_cast_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg1_r_7_cast_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_cast_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_r_6_cast_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="0"/>
<pin id="156" dir="0" index="1" bw="31" slack="0"/>
<pin id="157" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_cast_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg1_r_5_cast_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="31" slack="0"/>
<pin id="163" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_cast_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg1_r_3_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_2_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arg1_r_1_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arg1_r_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_39_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_39_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="arr_10_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_10_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="arr_41_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_41_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="arr_25_reload_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_25_reload_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln0_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="64" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln0_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="64" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln0_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="64" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln0_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="64" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln70_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mul_ln71_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mul_ln73_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mul_ln72_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="33" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln0_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_1_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="1"/>
<pin id="285" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln64_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln64_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add14311_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add14311_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add15612_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add15612_load/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add17613_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add17613_load/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add19314_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add19314_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln64_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln64_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln64_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_23_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="empty_24_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln67_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_s_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="0" index="2" bw="32" slack="1"/>
<pin id="350" dir="0" index="3" bw="32" slack="1"/>
<pin id="351" dir="0" index="4" bw="32" slack="1"/>
<pin id="352" dir="0" index="5" bw="2" slack="0"/>
<pin id="353" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln72_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln70_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="0" index="3" bw="1" slack="0"/>
<pin id="372" dir="0" index="4" bw="1" slack="0"/>
<pin id="373" dir="0" index="5" bw="1" slack="0"/>
<pin id="374" dir="0" index="6" bw="31" slack="1"/>
<pin id="375" dir="0" index="7" bw="31" slack="1"/>
<pin id="376" dir="0" index="8" bw="31" slack="1"/>
<pin id="377" dir="0" index="9" bw="31" slack="1"/>
<pin id="378" dir="0" index="10" bw="4" slack="0"/>
<pin id="379" dir="1" index="11" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln70_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln70_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln70_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln70_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="0"/>
<pin id="407" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="st_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="30" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sf_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="31" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln70_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln70_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln70_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="0"/>
<pin id="441" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="31" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="0" index="3" bw="1" slack="0"/>
<pin id="449" dir="0" index="4" bw="1" slack="0"/>
<pin id="450" dir="0" index="5" bw="31" slack="1"/>
<pin id="451" dir="0" index="6" bw="31" slack="1"/>
<pin id="452" dir="0" index="7" bw="31" slack="1"/>
<pin id="453" dir="0" index="8" bw="31" slack="1"/>
<pin id="454" dir="0" index="9" bw="3" slack="0"/>
<pin id="455" dir="1" index="10" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="shl_ln_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="31" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln71_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln71_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="0" index="3" bw="1" slack="0"/>
<pin id="486" dir="0" index="4" bw="31" slack="1"/>
<pin id="487" dir="0" index="5" bw="31" slack="1"/>
<pin id="488" dir="0" index="6" bw="31" slack="1"/>
<pin id="489" dir="0" index="7" bw="31" slack="1"/>
<pin id="490" dir="0" index="8" bw="3" slack="0"/>
<pin id="491" dir="1" index="9" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="31" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln72_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="shl_ln72_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="33" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln72_1/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln72_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="33" slack="0"/>
<pin id="521" dir="0" index="2" bw="33" slack="0"/>
<pin id="522" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln72_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="33" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln72_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="31" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="0" index="3" bw="31" slack="1"/>
<pin id="542" dir="0" index="4" bw="31" slack="1"/>
<pin id="543" dir="0" index="5" bw="31" slack="1"/>
<pin id="544" dir="0" index="6" bw="31" slack="1"/>
<pin id="545" dir="0" index="7" bw="3" slack="0"/>
<pin id="546" dir="1" index="8" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="shl_ln2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="31" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln73_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln73_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln73_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="0"/>
<pin id="573" dir="0" index="2" bw="64" slack="0"/>
<pin id="574" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln73_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln73_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln64_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="0" index="1" bw="3" slack="1"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln64_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="1"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln64_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="1"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln64_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="1"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln64_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="0" index="1" bw="64" slack="1"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add14311_load_1_load_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add14311_load_1/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add15612_load_1_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add15612_load_1/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add17613_load_1_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="1"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add17613_load_1/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add19314_load_1_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add19314_load_1/2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="add14311_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add14311 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add15612_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add15612 "/>
</bind>
</comp>

<comp id="647" class="1005" name="add17613_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add17613 "/>
</bind>
</comp>

<comp id="655" class="1005" name="add19314_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add19314 "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="0"/>
<pin id="665" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="670" class="1005" name="arg1_r_2_cast_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="31" slack="1"/>
<pin id="672" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_cast_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="arg1_r_3_cast_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="31" slack="1"/>
<pin id="677" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_cast_read "/>
</bind>
</comp>

<comp id="681" class="1005" name="arg1_r_4_cast_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="31" slack="1"/>
<pin id="683" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_cast_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="arg1_r_8_cast_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="31" slack="1"/>
<pin id="690" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_cast_read "/>
</bind>
</comp>

<comp id="693" class="1005" name="arg1_r_7_cast_read_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="31" slack="1"/>
<pin id="695" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_cast_read "/>
</bind>
</comp>

<comp id="699" class="1005" name="arg1_r_6_cast_read_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="31" slack="1"/>
<pin id="701" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_cast_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="arg1_r_5_cast_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="31" slack="1"/>
<pin id="708" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_cast_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="arg1_r_3_reload_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="arg1_r_2_reload_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="arg1_r_1_reload_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="arg1_r_reload_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="102" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="102" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="102" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="102" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="208" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="202" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="196" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="190" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="283" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="313"><net_src comp="283" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="310" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="318" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="318" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="318" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="310" pin="1"/><net_sink comp="346" pin=5"/></net>

<net id="359"><net_src comp="346" pin="6"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="366"><net_src comp="346" pin="6"/><net_sink comp="363" pin=0"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="382"><net_src comp="78" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="384"><net_src comp="78" pin="0"/><net_sink comp="367" pin=4"/></net>

<net id="385"><net_src comp="78" pin="0"/><net_sink comp="367" pin=5"/></net>

<net id="386"><net_src comp="322" pin="2"/><net_sink comp="367" pin=10"/></net>

<net id="391"><net_src comp="283" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="283" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="80" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="387" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="367" pin="11"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="86" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="367" pin="11"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="88" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="399" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="409" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="417" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="442"><net_src comp="242" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="298" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="456"><net_src comp="90" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="457"><net_src comp="78" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="459"><net_src comp="78" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="460"><net_src comp="78" pin="0"/><net_sink comp="444" pin=4"/></net>

<net id="461"><net_src comp="328" pin="2"/><net_sink comp="444" pin=9"/></net>

<net id="467"><net_src comp="86" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="444" pin="10"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="88" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="479"><net_src comp="246" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="301" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="492"><net_src comp="92" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="494"><net_src comp="78" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="496"><net_src comp="334" pin="2"/><net_sink comp="481" pin=8"/></net>

<net id="502"><net_src comp="86" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="481" pin="9"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="88" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="515"><net_src comp="94" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="346" pin="6"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="88" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="387" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="510" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="363" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="535"><net_src comp="254" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="304" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="547"><net_src comp="96" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="78" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="340" pin="2"/><net_sink comp="537" pin=7"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="537" pin="8"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="88" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="568"><net_src comp="283" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="80" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="98" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="100" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="250" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="570" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="307" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="292" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="584" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="531" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="475" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="438" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="615" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="622"><net_src comp="619" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="626"><net_src comp="623" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="634"><net_src comp="104" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="642"><net_src comp="108" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="650"><net_src comp="112" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="658"><net_src comp="116" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="666"><net_src comp="120" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="673"><net_src comp="124" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="537" pin=3"/></net>

<net id="678"><net_src comp="130" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="537" pin=4"/></net>

<net id="684"><net_src comp="136" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="444" pin=5"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="481" pin=5"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="537" pin=5"/></net>

<net id="691"><net_src comp="142" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="367" pin=9"/></net>

<net id="696"><net_src comp="148" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="367" pin=8"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="444" pin=8"/></net>

<net id="702"><net_src comp="154" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="367" pin=7"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="444" pin=7"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="481" pin=7"/></net>

<net id="709"><net_src comp="160" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="367" pin=6"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="444" pin=6"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="481" pin=6"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="537" pin=6"/></net>

<net id="717"><net_src comp="166" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="722"><net_src comp="172" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="727"><net_src comp="178" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="732"><net_src comp="184" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="346" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add19314_out | {2 }
	Port: add17613_out | {2 }
	Port: add15612_out | {2 }
	Port: add14311_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arr_25_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arr_41 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arr_10_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arr_39 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_5_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_6_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_7_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_8_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_4_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_3_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_2_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln64 : 1
		add_ln64 : 1
		br_ln64 : 2
		trunc_ln64 : 1
		zext_ln64 : 2
		zext_ln64_1 : 2
		empty : 3
		empty_23 : 3
		empty_24 : 3
		sub_ln67 : 3
		tmp_s : 2
		zext_ln72_1 : 3
		zext_ln70_1 : 3
		tmp_1 : 4
		icmp_ln70 : 1
		icmp_ln70_1 : 1
		or_ln70 : 2
		trunc_ln70 : 5
		st : 6
		sf : 5
		select_ln70 : 7
		zext_ln70 : 8
		mul_ln70 : 9
		add_ln70 : 10
		tmp_2 : 3
		shl_ln : 4
		zext_ln71 : 5
		mul_ln71 : 6
		add_ln71 : 7
		tmp_3 : 4
		shl_ln1 : 5
		zext_ln72 : 6
		shl_ln72_1 : 3
		select_ln72 : 4
		zext_ln72_2 : 5
		mul_ln72 : 7
		add_ln72 : 8
		tmp_4 : 4
		shl_ln2 : 5
		zext_ln73 : 6
		icmp_ln73 : 1
		mul_ln73 : 7
		select_ln73 : 2
		and_ln73 : 8
		add_ln73 : 8
		store_ln64 : 2
		store_ln64 : 9
		store_ln64 : 9
		store_ln64 : 8
		store_ln64 : 11
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln64_fu_292         |    0    |    0    |    10   |
|          |          add_ln70_fu_438         |    0    |    0    |    71   |
|    add   |          add_ln71_fu_475         |    0    |    0    |    71   |
|          |          add_ln72_fu_531         |    0    |    0    |    71   |
|          |          add_ln73_fu_584         |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_346           |    0    |    0    |    20   |
|          |           tmp_1_fu_367           |    0    |    0    |    49   |
|    mux   |           tmp_2_fu_444           |    0    |    0    |    43   |
|          |           tmp_3_fu_481           |    0    |    0    |    37   |
|          |           tmp_4_fu_537           |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln70_fu_425        |    0    |    0    |    32   |
|  select  |        select_ln72_fu_518        |    0    |    0    |    32   |
|          |        select_ln73_fu_570        |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |          mul_ln70_fu_242         |    4    |    0    |    20   |
|    mul   |          mul_ln71_fu_246         |    4    |    0    |    20   |
|          |          mul_ln73_fu_250         |    4    |    0    |    20   |
|          |          mul_ln72_fu_254         |    4    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|    and   |          and_ln73_fu_578         |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln64_fu_286         |    0    |    0    |    10   |
|   icmp   |         icmp_ln70_fu_387         |    0    |    0    |    10   |
|          |        icmp_ln70_1_fu_393        |    0    |    0    |    10   |
|          |         icmp_ln73_fu_564         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |           empty_fu_322           |    0    |    0    |    12   |
|    sub   |          empty_24_fu_334         |    0    |    0    |    9    |
|          |          sub_ln67_fu_340         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          empty_23_fu_328         |    0    |    0    |    3    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln70_fu_399          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |  arg1_r_2_cast_read_read_fu_124  |    0    |    0    |    0    |
|          |  arg1_r_3_cast_read_read_fu_130  |    0    |    0    |    0    |
|          |  arg1_r_4_cast_read_read_fu_136  |    0    |    0    |    0    |
|          |  arg1_r_8_cast_read_read_fu_142  |    0    |    0    |    0    |
|          |  arg1_r_7_cast_read_read_fu_148  |    0    |    0    |    0    |
|          |  arg1_r_6_cast_read_read_fu_154  |    0    |    0    |    0    |
|          |  arg1_r_5_cast_read_read_fu_160  |    0    |    0    |    0    |
|   read   | arg1_r_3_reload_read_read_fu_166 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_172 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_178 |    0    |    0    |    0    |
|          |  arg1_r_reload_read_read_fu_184  |    0    |    0    |    0    |
|          |      arr_39_read_read_fu_190     |    0    |    0    |    0    |
|          |  arr_10_reload_read_read_fu_196  |    0    |    0    |    0    |
|          |      arr_41_read_read_fu_202     |    0    |    0    |    0    |
|          |  arr_25_reload_read_read_fu_208  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_214      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_221      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_228      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_235      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln64_fu_310        |    0    |    0    |    0    |
|          |         trunc_ln70_fu_405        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln64_fu_314         |    0    |    0    |    0    |
|          |        zext_ln64_1_fu_318        |    0    |    0    |    0    |
|          |        zext_ln72_1_fu_356        |    0    |    0    |    0    |
|          |        zext_ln70_1_fu_363        |    0    |    0    |    0    |
|   zext   |         zext_ln70_fu_433         |    0    |    0    |    0    |
|          |         zext_ln71_fu_470         |    0    |    0    |    0    |
|          |         zext_ln72_fu_505         |    0    |    0    |    0    |
|          |        zext_ln72_2_fu_526        |    0    |    0    |    0    |
|          |         zext_ln73_fu_559         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |             st_fu_409            |    0    |    0    |    0    |
|          |             sf_fu_417            |    0    |    0    |    0    |
|bitconcatenate|           shl_ln_fu_462          |    0    |    0    |    0    |
|          |          shl_ln1_fu_497          |    0    |    0    |    0    |
|          |         shl_ln72_1_fu_510        |    0    |    0    |    0    |
|          |          shl_ln2_fu_551          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    16   |    0    |   823   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add14311_reg_631      |   64   |
|      add15612_reg_639      |   64   |
|      add17613_reg_647      |   64   |
|      add19314_reg_655      |   64   |
|arg1_r_1_reload_read_reg_724|   32   |
| arg1_r_2_cast_read_reg_670 |   31   |
|arg1_r_2_reload_read_reg_719|   32   |
| arg1_r_3_cast_read_reg_675 |   31   |
|arg1_r_3_reload_read_reg_714|   32   |
| arg1_r_4_cast_read_reg_681 |   31   |
| arg1_r_5_cast_read_reg_706 |   31   |
| arg1_r_6_cast_read_reg_699 |   31   |
| arg1_r_7_cast_read_reg_693 |   31   |
| arg1_r_8_cast_read_reg_688 |   31   |
| arg1_r_reload_read_reg_729 |   32   |
|          i_reg_663         |    3   |
+----------------------------+--------+
|            Total           |   604  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   16   |    0   |   823  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   604  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   604  |   823  |
+-----------+--------+--------+--------+
