_add:
  PCSCNTR:
    description: PSRAM chip select counter register
    addressOffset: 0x20
    resetValue: 0x0
    fields:
      CSCOUNT:
        description: Chip select counter
        bitOffset: 0
        bitWidth: 16
      CNTB1EN:
        description: Counter Bank 1 enable
        bitOffset: 16
        bitWidth: 1
      CNTB2EN:
        description: Counter Bank 2 enable
        bitOffset: 17
        bitWidth: 1
      CNTB3EN:
        description: Counter Bank 3 enable
        bitOffset: 18
        bitWidth: 1
      CNTB4EN:
        description: Counter Bank 4 enable
        bitOffset: 19
        bitWidth: 1

BCR?:
  _delete:
    - WRAPMOD

  _add:
    CPSIZE:
      description: CRAM page size
      bitOffset: 16
      bitWidth: 3
    NBLSET:
      description: Byte lane (NBL) setup
      bitOffset: 22
      bitWidth: 2

BTR?:
  _add:
    DATAHLD:
      description: Data hold phase duration
      bitOffset: 30
      bitWidth: 2

BWTR?:
  _delete:
    - CLKDIV
    - DATLAT

  _add:
    BUSTURN:
      description: Bus turnaround phase duration
      bitOffset: 16
      bitWidth: 4
    DATAHLD:
      description: Data hold phase duration
      bitOffset: 30
      bitWidth: 2
