# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Padia/labs/Lab2 {D:/Padia/labs/Lab2/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:30 on Jan 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Padia/labs/Lab2" D:/Padia/labs/Lab2/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 14:49:31 on Jan 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/labs/Lab2 {D:/Padia/labs/Lab2/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:31 on Jan 26,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/labs/Lab2" D:/Padia/labs/Lab2/seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 14:49:31 on Jan 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/labs/Lab2 {D:/Padia/labs/Lab2/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:32 on Jan 26,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/labs/Lab2" D:/Padia/labs/Lab2/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:49:32 on Jan 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.seg7_testbench
# vsim work.seg7_testbench 
# Start time: 14:49:39 on Jan 26,2019
# Loading sv_std.std
# Loading work.seg7_testbench
# Loading work.seg7
add wave -position end  sim:/seg7_testbench/z
add wave -position end  sim:/seg7_testbench/d1
add wave -position end  sim:/seg7_testbench/d0
run -all
# End time: 14:50:26 on Jan 26,2019, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
