

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sat Oct 18 16:27:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   88|   88|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    45|       -|       -|    -|
|Expression       |        -|     -|       0|    1428|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|    1856|    -|
|Register         |        -|     -|    2346|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|    45|    2346|    3284|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     3|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                 |                 Module                |      Expression     |
    +-------------------------------------------+---------------------------------------+---------------------+
    |am_addmul_16s_16s_10ns_28_4_1_U2           |am_addmul_16s_16s_10ns_28_4_1          |       (i0 + i1) * i2|
    |am_addmul_16s_16s_10s_26_4_1_U14           |am_addmul_16s_16s_10s_26_4_1           |       (i0 + i1) * i2|
    |am_addmul_16s_16s_10s_27_4_1_U4            |am_addmul_16s_16s_10s_27_4_1           |       (i0 + i1) * i2|
    |am_addmul_16s_16s_11ns_29_4_1_U1           |am_addmul_16s_16s_11ns_29_4_1          |       (i0 + i1) * i2|
    |am_addmul_16s_16s_11s_28_4_1_U3            |am_addmul_16s_16s_11s_28_4_1           |       (i0 + i1) * i2|
    |am_addmul_16s_16s_14ns_31_4_1_U10          |am_addmul_16s_16s_14ns_31_4_1          |       (i0 + i1) * i2|
    |am_addmul_16s_16s_8ns_25_4_1_U7            |am_addmul_16s_16s_8ns_25_4_1           |       (i0 + i1) * i2|
    |am_addmul_16s_16s_8s_24_4_1_U9             |am_addmul_16s_16s_8s_24_4_1            |       (i0 + i1) * i2|
    |am_addmul_16s_16s_8s_25_4_1_U8             |am_addmul_16s_16s_8s_25_4_1            |       (i0 + i1) * i2|
    |am_addmul_16s_16s_8s_25_4_1_U16            |am_addmul_16s_16s_8s_25_4_1            |       (i0 + i1) * i2|
    |am_addmul_16s_16s_9ns_27_4_1_U5            |am_addmul_16s_16s_9ns_27_4_1           |       (i0 + i1) * i2|
    |am_addmul_16s_16s_9ns_27_4_1_U6            |am_addmul_16s_16s_9ns_27_4_1           |       (i0 + i1) * i2|
    |am_addmul_17s_17s_6s_23_4_1_U17            |am_addmul_17s_17s_6s_23_4_1            |       (i0 + i1) * i2|
    |ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12  |ama_addmuladd_16s_16s_10ns_28s_28_4_1  |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_10s_26s_27_4_1_U36   |ama_addmuladd_16s_16s_10s_26s_27_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_10s_27s_27_4_1_U15   |ama_addmuladd_16s_16s_10s_27s_27_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_10s_27s_27_4_1_U18   |ama_addmuladd_16s_16s_10s_27s_27_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_11s_28s_28_4_1_U26   |ama_addmuladd_16s_16s_11s_28s_28_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_11s_29s_29_4_1_U11   |ama_addmuladd_16s_16s_11s_29s_29_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_11s_31s_31_4_1_U23   |ama_addmuladd_16s_16s_11s_31s_31_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_12s_28s_29_4_1_U25   |ama_addmuladd_16s_16s_12s_28s_29_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_13s_29s_30_4_1_U24   |ama_addmuladd_16s_16s_13s_29s_30_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32   |ama_addmuladd_16s_16s_4ns_23s_23_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45   |ama_addmuladd_16s_16s_6ns_31s_31_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43   |ama_addmuladd_16s_16s_7ns_24s_25_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30   |ama_addmuladd_16s_16s_7ns_25s_25_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41   |ama_addmuladd_16s_16s_7ns_25s_25_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40   |ama_addmuladd_16s_16s_7ns_25s_26_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_7s_24s_24_4_1_U22    |ama_addmuladd_16s_16s_7s_24s_24_4_1    |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_7s_25s_25_4_1_U20    |ama_addmuladd_16s_16s_7s_25s_25_4_1    |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34   |ama_addmuladd_16s_16s_8ns_24s_25_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19   |ama_addmuladd_16s_16s_8ns_27s_27_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_8s_25s_25_4_1_U21    |ama_addmuladd_16s_16s_8s_25s_25_4_1    |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_8s_25s_25_4_1_U44    |ama_addmuladd_16s_16s_8s_25s_25_4_1    |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_16s_16s_8s_26s_26_4_1_U27    |ama_addmuladd_16s_16s_8s_26s_26_4_1    |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33   |ama_addmuladd_16s_16s_9ns_22s_26_4_1   |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39   |ama_addmuladd_16s_16s_9ns_24s_26_4_1   |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29   |ama_addmuladd_16s_16s_9ns_27s_28_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13   |ama_addmuladd_16s_16s_9ns_28s_28_4_1   |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_9s_25s_26_4_1_U37    |ama_addmuladd_16s_16s_9s_25s_26_4_1    |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_9s_25s_26_4_1_U38    |ama_addmuladd_16s_16s_9s_25s_26_4_1    |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_9s_27s_27_4_1_U31    |ama_addmuladd_16s_16s_9s_27s_27_4_1    |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28  |ama_addmuladd_17s_17s_10ns_27s_28_4_1  |  i0 + (i1 + i2) * i3|
    |ama_submuladd_18s_16s_6ns_22s_24_4_1_U42   |ama_submuladd_18s_16s_6ns_22s_24_4_1   |  (i0 - i1) * i2 + i3|
    |mac_mul_sub_16s_15ns_16s_31_4_1_U35        |mac_mul_sub_16s_15ns_16s_31_4_1        |         i0 * i1 - i2|
    +-------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    +-----------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                    Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |H_filter_FIR_kernel_U  |FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W  |        1|  0|   0|    0|   117|   16|     1|         1872|
    +-----------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                              |        1|  0|   0|    0|   117|   16|     1|         1872|
    +-----------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |FIR_accu32_5_fu_1814_p2  |         +|   0|  0|  31|          31|          31|
    |FIR_accu32_fu_1828_p2    |         +|   0|  0|  38|          31|          31|
    |add_ln66_10_fu_1416_p2   |         +|   0|  0|  31|          31|          31|
    |add_ln66_15_fu_1098_p2   |         +|   0|  0|  36|          29|          29|
    |add_ln66_1_fu_1235_p2    |         +|   0|  0|  31|          31|          31|
    |add_ln66_20_fu_1433_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln66_21_fu_1443_p2   |         +|   0|  0|  35|          28|          28|
    |add_ln66_22_fu_1453_p2   |         +|   0|  0|  37|          30|          30|
    |add_ln66_23_fu_1463_p2   |         +|   0|  0|  31|          31|          31|
    |add_ln66_28_fu_1475_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln66_32_fu_1487_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln66_33_fu_1497_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln66_34_fu_1507_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln66_39_fu_1782_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln66_44_fu_1728_p2   |         +|   0|  0|  32|          25|          25|
    |add_ln66_45_fu_1738_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln66_46_fu_1794_p2   |         +|   0|  0|  34|          27|          27|
    |add_ln66_47_fu_1804_p2   |         +|   0|  0|  36|          29|          29|
    |add_ln66_4_fu_1242_p2    |         +|   0|  0|  31|          31|          31|
    |add_ln66_9_fu_1057_p2    |         +|   0|  0|  37|          30|          30|
    |grp_fu_2204_p3           |         +|   0|  0|  25|          25|          25|
    |grp_fu_2214_p0           |         +|   0|  0|  25|          18|          18|
    |tmp105_fu_1585_p2        |         +|   0|  0|  24|          17|          17|
    |tmp109_fu_1640_p2        |         +|   0|  0|  24|          17|          17|
    |tmp115_fu_915_p2         |         +|   0|  0|  24|          17|          17|
    |tmp116_fu_925_p2         |         +|   0|  0|  24|          17|          17|
    |tmp117_fu_1690_p2        |         +|   0|  0|  24|          17|          17|
    |tmp118_fu_1700_p2        |         +|   0|  0|  24|          17|          17|
    |tmp12_fu_1557_p2         |         +|   0|  0|  24|          17|          17|
    |tmp19_fu_1710_p2         |         +|   0|  0|  25|          18|          18|
    |tmp4_fu_1023_p2          |         +|   0|  0|  24|          17|          17|
    |tmp5_fu_1033_p2          |         +|   0|  0|  24|          17|          17|
    |tmp610_fu_1567_p2        |         +|   0|  0|  25|          18|          18|
    |tmp65_fu_1288_p2         |         +|   0|  0|  24|          17|          17|
    |tmp6_fu_1547_p2          |         +|   0|  0|  24|          17|          17|
    |tmp71_fu_1130_p2         |         +|   0|  0|  24|          17|          17|
    |tmp81_fu_1184_p2         |         +|   0|  0|  24|          17|          17|
    |tmp85_fu_1367_p2         |         +|   0|  0|  24|          17|          17|
    |FIR_accu32_6_fu_1819_p2  |         -|   0|  0|  31|          31|          31|
    |grp_fu_2236_p3           |         -|   0|  0|  32|          25|          25|
    |p_neg406_fu_1385_p2      |         -|   0|  0|  25|           1|          25|
    |p_neg410_fu_1152_p2      |         -|   0|  0|  22|           1|          22|
    |p_neg_fu_1607_p2         |         -|   0|  0|  32|           1|          25|
    |tmp106_fu_1613_p2        |         -|   0|  0|  25|          25|          25|
    |tmp110_fu_1658_p2        |         -|   0|  0|  29|           1|          22|
    |tmp13_fu_1351_p2         |         -|   0|  0|  24|          17|          17|
    |tmp66_fu_1318_p2         |         -|   0|  0|  31|          24|          24|
    |tmp72_fu_1158_p2         |         -|   0|  0|  22|          22|          22|
    |tmp82_fu_1206_p2         |         -|   0|  0|  31|          24|          24|
    |tmp86_fu_1403_p2         |         -|   0|  0|  25|          25|          25|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1428|        1086|        1176|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |H_filter_FIR_kernel_address0_local  |  366|         72|    7|        504|
    |H_filter_FIR_kernel_address1_local  |  366|         72|    7|        504|
    |H_filter_FIR_kernel_d0_local        |  212|         46|   16|        736|
    |H_filter_FIR_kernel_d1_local        |  215|         47|   16|        752|
    |ap_NS_fsm                           |  463|         89|    1|         89|
    |reg_528                             |    9|          2|   16|         32|
    |reg_535                             |    9|          2|   16|         32|
    |reg_541                             |    9|          2|   16|         32|
    |reg_560                             |    9|          2|   16|         32|
    |reg_567                             |    9|          2|   16|         32|
    |reg_573                             |    9|          2|   16|         32|
    |reg_580                             |    9|          2|   16|         32|
    |reg_586                             |    9|          2|   16|         32|
    |reg_611                             |    9|          2|   16|         32|
    |reg_618                             |    9|          2|   16|         32|
    |reg_625                             |    9|          2|   16|         32|
    |reg_632                             |    9|          2|   16|         32|
    |reg_639                             |    9|          2|   16|         32|
    |reg_658                             |    9|          2|   16|         32|
    |reg_665                             |    9|          2|   16|         32|
    |reg_678                             |    9|          2|   16|         32|
    |reg_689                             |    9|          2|   16|         32|
    |reg_695                             |    9|          2|   16|         32|
    |reg_712                             |    9|          2|   16|         32|
    |reg_719                             |    9|          2|   16|         32|
    |reg_725                             |    9|          2|   16|         32|
    |reg_731                             |    9|          2|   16|         32|
    |reg_737                             |    9|          2|   16|         32|
    |reg_749                             |    9|          2|   16|         32|
    |reg_756                             |    9|          2|   16|         32|
    |reg_762                             |    9|          2|   16|         32|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1856|        378|  463|       3417|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |FIR_accu32_6_reg_2703                  |  31|   0|   31|          0|
    |H_filter_FIR_kernel_load_10_reg_2398   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_112_reg_2581  |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_11_reg_2266   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_14_reg_2414   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_15_reg_2277   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_23_reg_2430   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_24_reg_2288   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_28_reg_2551   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_29_reg_2299   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_35_reg_2310   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_36_reg_2316   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_39_reg_2327   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_42_reg_2333   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_45_reg_2344   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_48_reg_2350   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_4_reg_2392    |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_50_reg_2456   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_57_reg_2462   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_76_reg_2478   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_78_reg_2361   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_86_reg_2561   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_92_reg_2576   |  16|   0|   16|          0|
    |H_filter_FIR_kernel_load_reg_2535      |  16|   0|   16|          0|
    |add_ln66_11_reg_2409                   |  27|   0|   27|          0|
    |add_ln66_12_reg_2514                   |  28|   0|   28|          0|
    |add_ln66_13_reg_2425                   |  27|   0|   27|          0|
    |add_ln66_15_reg_2530                   |  29|   0|   29|          0|
    |add_ln66_16_reg_2436                   |  27|   0|   27|          0|
    |add_ln66_17_reg_2546                   |  27|   0|   27|          0|
    |add_ln66_18_reg_2509                   |  26|   0|   26|          0|
    |add_ln66_23_reg_2647                   |  31|   0|   31|          0|
    |add_ln66_24_reg_2592                   |  26|   0|   26|          0|
    |add_ln66_25_reg_2617                   |  27|   0|   27|          0|
    |add_ln66_26_reg_2441                   |  25|   0|   25|          0|
    |add_ln66_27_reg_2642                   |  26|   0|   26|          0|
    |add_ln66_29_reg_2602                   |  25|   0|   25|          0|
    |add_ln66_2_reg_2372                    |  29|   0|   29|          0|
    |add_ln66_30_reg_2632                   |  26|   0|   26|          0|
    |add_ln66_31_reg_2541                   |  25|   0|   25|          0|
    |add_ln66_34_reg_2652                   |  28|   0|   28|          0|
    |add_ln66_35_reg_2446                   |  25|   0|   25|          0|
    |add_ln66_36_reg_2662                   |  26|   0|   26|          0|
    |add_ln66_37_reg_2451                   |  24|   0|   24|          0|
    |add_ln66_3_reg_2484                    |  30|   0|   30|          0|
    |add_ln66_41_reg_2677                   |  25|   0|   25|          0|
    |add_ln66_42_reg_2571                   |  23|   0|   23|          0|
    |add_ln66_45_reg_2693                   |  26|   0|   26|          0|
    |add_ln66_4_reg_2607                    |  31|   0|   31|          0|
    |add_ln66_50_reg_2708                   |  25|   0|   25|          0|
    |add_ln66_5_reg_2377                    |  28|   0|   28|          0|
    |add_ln66_6_reg_2494                    |  29|   0|   29|          0|
    |add_ln66_7_reg_2387                    |  28|   0|   28|          0|
    |add_ln66_9_reg_2499                    |  30|   0|   30|          0|
    |add_ln66_reg_2468                      |  31|   0|   31|          0|
    |ap_CS_fsm                              |  88|   0|   88|          0|
    |ap_port_reg_x_n                        |  16|   0|   16|          0|
    |reg_528                                |  16|   0|   16|          0|
    |reg_535                                |  16|   0|   16|          0|
    |reg_541                                |  16|   0|   16|          0|
    |reg_548                                |  16|   0|   16|          0|
    |reg_554                                |  16|   0|   16|          0|
    |reg_560                                |  16|   0|   16|          0|
    |reg_567                                |  16|   0|   16|          0|
    |reg_573                                |  16|   0|   16|          0|
    |reg_580                                |  16|   0|   16|          0|
    |reg_586                                |  16|   0|   16|          0|
    |reg_593                                |  16|   0|   16|          0|
    |reg_599                                |  16|   0|   16|          0|
    |reg_605                                |  16|   0|   16|          0|
    |reg_611                                |  16|   0|   16|          0|
    |reg_618                                |  16|   0|   16|          0|
    |reg_625                                |  16|   0|   16|          0|
    |reg_632                                |  16|   0|   16|          0|
    |reg_639                                |  16|   0|   16|          0|
    |reg_646                                |  16|   0|   16|          0|
    |reg_652                                |  16|   0|   16|          0|
    |reg_658                                |  16|   0|   16|          0|
    |reg_665                                |  16|   0|   16|          0|
    |reg_672                                |  16|   0|   16|          0|
    |reg_678                                |  16|   0|   16|          0|
    |reg_684                                |  16|   0|   16|          0|
    |reg_689                                |  16|   0|   16|          0|
    |reg_695                                |  16|   0|   16|          0|
    |reg_702                                |  16|   0|   16|          0|
    |reg_707                                |  16|   0|   16|          0|
    |reg_712                                |  16|   0|   16|          0|
    |reg_719                                |  16|   0|   16|          0|
    |reg_725                                |  16|   0|   16|          0|
    |reg_731                                |  16|   0|   16|          0|
    |reg_737                                |  16|   0|   16|          0|
    |reg_744                                |  16|   0|   16|          0|
    |reg_749                                |  16|   0|   16|          0|
    |reg_756                                |  16|   0|   16|          0|
    |reg_762                                |  16|   0|   16|          0|
    |tmp100_reg_2356                        |  24|   0|   24|          0|
    |tmp11_reg_2420                         |  23|   0|   23|          0|
    |tmp19_reg_2682                         |  18|   0|   18|          0|
    |tmp22_reg_2367                         |  31|   0|   31|          0|
    |tmp28_reg_2256                         |  29|   0|   29|          0|
    |tmp34_reg_2261                         |  28|   0|   28|          0|
    |tmp40_reg_2272                         |  28|   0|   28|          0|
    |tmp44_reg_2283                         |  27|   0|   27|          0|
    |tmp50_reg_2294                         |  27|   0|   27|          0|
    |tmp56_reg_2305                         |  27|   0|   27|          0|
    |tmp60_reg_2382                         |  26|   0|   26|          0|
    |tmp76_reg_2322                         |  25|   0|   25|          0|
    |tmp88_reg_2404                         |  25|   0|   25|          0|
    |tmp94_reg_2339                         |  25|   0|   25|          0|
    |x_n_read_reg_2524                      |  16|   0|   16|          0|
    |y_reg_2713                             |  16|   0|   16|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2346|   0| 2346|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|x_n        |   in|   16|     ap_none|           x_n|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

