-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\LTE_MIB_H_ip_src_FilterBank.vhd
-- Created: 2022-05-23 17:26:55
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_FilterBank
-- Source Path: zynqRadioHWSWLTEMIBDetectorRFSoC2x2/LTE_MIB_HDL/Preprocessor/Vector Decimator/Decimation/FIR Decimation 
-- HDL Optimized1/FilterBan
-- Hierarchy Level: 5
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_FilterBank IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        filterIn_re_0                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_re_1                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_re_2                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_re_3                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_re_4                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_re_5                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_re_6                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_re_7                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_im_0                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_im_1                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_im_2                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_im_3                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_im_4                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_im_5                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_im_6                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        filterIn_im_7                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        validIn                           :   IN    std_logic;
        filterOut_re_0                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_re_1                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_re_2                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_re_3                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_re_4                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_re_5                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_re_6                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_re_7                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_im_0                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_im_1                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_im_2                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_im_3                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_im_4                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_im_5                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_im_6                    :   OUT   std_logic_vector(32 DOWNTO 0);  -- sfix33_En31
        filterOut_im_7                    :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
        );
END LTE_MIB_H_ip_src_FilterBank;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_FilterBank IS

  -- Component Declarations
  COMPONENT LTE_MIB_H_ip_src_FilterCoef
    PORT( CoefOut_0                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_2                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_3                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_4                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En16
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_subFilter
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_0_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_FilterCoef_block
    PORT( CoefOut_0                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_2                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_3                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_4                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En16
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_subFilter_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_1_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_2_re                       :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_FilterCoef_block1
    PORT( CoefOut_0                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_2                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_3                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_4                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En16
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_subFilter_block1
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_2_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_FilterCoef_block2
    PORT( CoefOut_0                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_2                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_3                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_4                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En16
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_subFilter_block2
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_3_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_4_re                       :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_FilterCoef_block3
    PORT( CoefOut_0                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_2                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_3                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_4                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En16
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_subFilter_block3
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_4_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_FilterCoef_block4
    PORT( CoefOut_0                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_2                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_3                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_4                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En16
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_subFilter_block4
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_5_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_6_re                       :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_FilterCoef_block5
    PORT( CoefOut_0                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_2                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_3                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_4                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En16
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_subFilter_block5
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_6_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_FilterCoef_block6
    PORT( CoefOut_0                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_2                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_3                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          CoefOut_4                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En16
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_subFilter_block6
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dinReg2_7_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          coefIn_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En16
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dout_8_re                       :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En31
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_MIB_H_ip_src_FilterCoef
    USE ENTITY work.LTE_MIB_H_ip_src_FilterCoef(rtl);

  FOR ALL : LTE_MIB_H_ip_src_subFilter
    USE ENTITY work.LTE_MIB_H_ip_src_subFilter(rtl);

  FOR ALL : LTE_MIB_H_ip_src_FilterCoef_block
    USE ENTITY work.LTE_MIB_H_ip_src_FilterCoef_block(rtl);

  FOR ALL : LTE_MIB_H_ip_src_subFilter_block
    USE ENTITY work.LTE_MIB_H_ip_src_subFilter_block(rtl);

  FOR ALL : LTE_MIB_H_ip_src_FilterCoef_block1
    USE ENTITY work.LTE_MIB_H_ip_src_FilterCoef_block1(rtl);

  FOR ALL : LTE_MIB_H_ip_src_subFilter_block1
    USE ENTITY work.LTE_MIB_H_ip_src_subFilter_block1(rtl);

  FOR ALL : LTE_MIB_H_ip_src_FilterCoef_block2
    USE ENTITY work.LTE_MIB_H_ip_src_FilterCoef_block2(rtl);

  FOR ALL : LTE_MIB_H_ip_src_subFilter_block2
    USE ENTITY work.LTE_MIB_H_ip_src_subFilter_block2(rtl);

  FOR ALL : LTE_MIB_H_ip_src_FilterCoef_block3
    USE ENTITY work.LTE_MIB_H_ip_src_FilterCoef_block3(rtl);

  FOR ALL : LTE_MIB_H_ip_src_subFilter_block3
    USE ENTITY work.LTE_MIB_H_ip_src_subFilter_block3(rtl);

  FOR ALL : LTE_MIB_H_ip_src_FilterCoef_block4
    USE ENTITY work.LTE_MIB_H_ip_src_FilterCoef_block4(rtl);

  FOR ALL : LTE_MIB_H_ip_src_subFilter_block4
    USE ENTITY work.LTE_MIB_H_ip_src_subFilter_block4(rtl);

  FOR ALL : LTE_MIB_H_ip_src_FilterCoef_block5
    USE ENTITY work.LTE_MIB_H_ip_src_FilterCoef_block5(rtl);

  FOR ALL : LTE_MIB_H_ip_src_subFilter_block5
    USE ENTITY work.LTE_MIB_H_ip_src_subFilter_block5(rtl);

  FOR ALL : LTE_MIB_H_ip_src_FilterCoef_block6
    USE ENTITY work.LTE_MIB_H_ip_src_FilterCoef_block6(rtl);

  FOR ALL : LTE_MIB_H_ip_src_subFilter_block6
    USE ENTITY work.LTE_MIB_H_ip_src_subFilter_block6(rtl);

  -- Signals
  SIGNAL syncReset                        : std_logic;
  SIGNAL dinRegVld                        : std_logic;
  SIGNAL filterIn_re_0_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_0_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_0_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_0                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_1                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_2                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_3                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_4                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dinReg2Vld                       : std_logic;
  SIGNAL dout_1_re                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_re_1_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_1_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_1_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_0_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_1_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_2_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_3_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_4_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_re_2_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_2_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_2_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_0_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_1_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_2_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_3_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_4_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_re                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_re_3_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_3_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_3_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_0_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_1_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_2_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_3_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_4_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_re_4_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_4_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_4_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_0_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_1_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_2_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_3_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_4_4                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_re                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_re_5_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_5_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_5_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_0_5                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_1_5                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_2_5                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_3_5                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_4_5                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_re_6_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_6_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_6_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_0_6                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_1_6                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_2_6                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_3_6                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_4_6                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_re                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_re_7_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_7_re                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_7_re                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefOut_0_7                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_1_7                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_2_7                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_3_7                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CoefOut_4_7                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_im_0_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_0_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_0_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dout_1_im                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_im_1_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_1_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_1_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dout_2_im                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_im_2_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_2_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_2_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dout_3_im                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_im_3_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_3_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_3_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dout_4_im                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_im_4_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_4_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_4_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dout_5_im                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_im_5_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_5_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_5_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dout_6_im                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_im_6_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_6_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_6_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dout_7_im                        : std_logic_vector(32 DOWNTO 0);  -- ufix33
  SIGNAL filterIn_im_7_signed             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg_7_im                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dinReg2_7_im                     : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dout_8_im                        : std_logic_vector(32 DOWNTO 0);  -- ufix33

BEGIN
  u_CoefTable_1 : LTE_MIB_H_ip_src_FilterCoef
    PORT MAP( CoefOut_0 => CoefOut_0,  -- sfix16_En16
              CoefOut_1 => CoefOut_1,  -- sfix16_En16
              CoefOut_2 => CoefOut_2,  -- sfix16_En16
              CoefOut_3 => CoefOut_3,  -- sfix16_En16
              CoefOut_4 => CoefOut_4  -- sfix16_En16
              );

  u_subFilter_1_re : LTE_MIB_H_ip_src_subFilter
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dinReg2_0_re),  -- sfix16_En15
              coefIn_0 => CoefOut_0,  -- sfix16_En16
              coefIn_1 => CoefOut_1,  -- sfix16_En16
              coefIn_2 => CoefOut_2,  -- sfix16_En16
              coefIn_3 => CoefOut_3,  -- sfix16_En16
              coefIn_4 => CoefOut_4,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_1_re => dout_1_re  -- sfix33_En31
              );

  u_CoefTable_2 : LTE_MIB_H_ip_src_FilterCoef_block
    PORT MAP( CoefOut_0 => CoefOut_0_1,  -- sfix16_En16
              CoefOut_1 => CoefOut_1_1,  -- sfix16_En16
              CoefOut_2 => CoefOut_2_1,  -- sfix16_En16
              CoefOut_3 => CoefOut_3_1,  -- sfix16_En16
              CoefOut_4 => CoefOut_4_1  -- sfix16_En16
              );

  u_subFilter_2_re : LTE_MIB_H_ip_src_subFilter_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_1_re => std_logic_vector(dinReg2_1_re),  -- sfix16_En15
              coefIn_0 => CoefOut_0_1,  -- sfix16_En16
              coefIn_1 => CoefOut_1_1,  -- sfix16_En16
              coefIn_2 => CoefOut_2_1,  -- sfix16_En16
              coefIn_3 => CoefOut_3_1,  -- sfix16_En16
              coefIn_4 => CoefOut_4_1,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_2_re => dout_2_re  -- sfix33_En31
              );

  u_CoefTable_3 : LTE_MIB_H_ip_src_FilterCoef_block1
    PORT MAP( CoefOut_0 => CoefOut_0_2,  -- sfix16_En16
              CoefOut_1 => CoefOut_1_2,  -- sfix16_En16
              CoefOut_2 => CoefOut_2_2,  -- sfix16_En16
              CoefOut_3 => CoefOut_3_2,  -- sfix16_En16
              CoefOut_4 => CoefOut_4_2  -- sfix16_En16
              );

  u_subFilter_3_re : LTE_MIB_H_ip_src_subFilter_block1
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_2_re => std_logic_vector(dinReg2_2_re),  -- sfix16_En15
              coefIn_0 => CoefOut_0_2,  -- sfix16_En16
              coefIn_1 => CoefOut_1_2,  -- sfix16_En16
              coefIn_2 => CoefOut_2_2,  -- sfix16_En16
              coefIn_3 => CoefOut_3_2,  -- sfix16_En16
              coefIn_4 => CoefOut_4_2,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_3_re => dout_3_re  -- sfix33_En31
              );

  u_CoefTable_4 : LTE_MIB_H_ip_src_FilterCoef_block2
    PORT MAP( CoefOut_0 => CoefOut_0_3,  -- sfix16_En16
              CoefOut_1 => CoefOut_1_3,  -- sfix16_En16
              CoefOut_2 => CoefOut_2_3,  -- sfix16_En16
              CoefOut_3 => CoefOut_3_3,  -- sfix16_En16
              CoefOut_4 => CoefOut_4_3  -- sfix16_En16
              );

  u_subFilter_4_re : LTE_MIB_H_ip_src_subFilter_block2
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_3_re => std_logic_vector(dinReg2_3_re),  -- sfix16_En15
              coefIn_0 => CoefOut_0_3,  -- sfix16_En16
              coefIn_1 => CoefOut_1_3,  -- sfix16_En16
              coefIn_2 => CoefOut_2_3,  -- sfix16_En16
              coefIn_3 => CoefOut_3_3,  -- sfix16_En16
              coefIn_4 => CoefOut_4_3,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_4_re => dout_4_re  -- sfix33_En31
              );

  u_CoefTable_5 : LTE_MIB_H_ip_src_FilterCoef_block3
    PORT MAP( CoefOut_0 => CoefOut_0_4,  -- sfix16_En16
              CoefOut_1 => CoefOut_1_4,  -- sfix16_En16
              CoefOut_2 => CoefOut_2_4,  -- sfix16_En16
              CoefOut_3 => CoefOut_3_4,  -- sfix16_En16
              CoefOut_4 => CoefOut_4_4  -- sfix16_En16
              );

  u_subFilter_5_re : LTE_MIB_H_ip_src_subFilter_block3
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_4_re => std_logic_vector(dinReg2_4_re),  -- sfix16_En15
              coefIn_0 => CoefOut_0_4,  -- sfix16_En16
              coefIn_1 => CoefOut_1_4,  -- sfix16_En16
              coefIn_2 => CoefOut_2_4,  -- sfix16_En16
              coefIn_3 => CoefOut_3_4,  -- sfix16_En16
              coefIn_4 => CoefOut_4_4,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_5_re => dout_5_re  -- sfix33_En31
              );

  u_CoefTable_6 : LTE_MIB_H_ip_src_FilterCoef_block4
    PORT MAP( CoefOut_0 => CoefOut_0_5,  -- sfix16_En16
              CoefOut_1 => CoefOut_1_5,  -- sfix16_En16
              CoefOut_2 => CoefOut_2_5,  -- sfix16_En16
              CoefOut_3 => CoefOut_3_5,  -- sfix16_En16
              CoefOut_4 => CoefOut_4_5  -- sfix16_En16
              );

  u_subFilter_6_re : LTE_MIB_H_ip_src_subFilter_block4
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_5_re => std_logic_vector(dinReg2_5_re),  -- sfix16_En15
              coefIn_0 => CoefOut_0_5,  -- sfix16_En16
              coefIn_1 => CoefOut_1_5,  -- sfix16_En16
              coefIn_2 => CoefOut_2_5,  -- sfix16_En16
              coefIn_3 => CoefOut_3_5,  -- sfix16_En16
              coefIn_4 => CoefOut_4_5,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_6_re => dout_6_re  -- sfix33_En31
              );

  u_CoefTable_7 : LTE_MIB_H_ip_src_FilterCoef_block5
    PORT MAP( CoefOut_0 => CoefOut_0_6,  -- sfix16_En16
              CoefOut_1 => CoefOut_1_6,  -- sfix16_En16
              CoefOut_2 => CoefOut_2_6,  -- sfix16_En16
              CoefOut_3 => CoefOut_3_6,  -- sfix16_En16
              CoefOut_4 => CoefOut_4_6  -- sfix16_En16
              );

  u_subFilter_7_re : LTE_MIB_H_ip_src_subFilter_block5
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_6_re => std_logic_vector(dinReg2_6_re),  -- sfix16_En15
              coefIn_0 => CoefOut_0_6,  -- sfix16_En16
              coefIn_1 => CoefOut_1_6,  -- sfix16_En16
              coefIn_2 => CoefOut_2_6,  -- sfix16_En16
              coefIn_3 => CoefOut_3_6,  -- sfix16_En16
              coefIn_4 => CoefOut_4_6,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_7_re => dout_7_re  -- sfix33_En31
              );

  u_CoefTable_8 : LTE_MIB_H_ip_src_FilterCoef_block6
    PORT MAP( CoefOut_0 => CoefOut_0_7,  -- sfix16_En16
              CoefOut_1 => CoefOut_1_7,  -- sfix16_En16
              CoefOut_2 => CoefOut_2_7,  -- sfix16_En16
              CoefOut_3 => CoefOut_3_7,  -- sfix16_En16
              CoefOut_4 => CoefOut_4_7  -- sfix16_En16
              );

  u_subFilter_8_re : LTE_MIB_H_ip_src_subFilter_block6
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_7_re => std_logic_vector(dinReg2_7_re),  -- sfix16_En15
              coefIn_0 => CoefOut_0_7,  -- sfix16_En16
              coefIn_1 => CoefOut_1_7,  -- sfix16_En16
              coefIn_2 => CoefOut_2_7,  -- sfix16_En16
              coefIn_3 => CoefOut_3_7,  -- sfix16_En16
              coefIn_4 => CoefOut_4_7,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_8_re => dout_8_re  -- sfix33_En31
              );

  u_subFilter_1_im : LTE_MIB_H_ip_src_subFilter
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_0_re => std_logic_vector(dinReg2_0_im),  -- sfix16_En15
              coefIn_0 => CoefOut_0,  -- sfix16_En16
              coefIn_1 => CoefOut_1,  -- sfix16_En16
              coefIn_2 => CoefOut_2,  -- sfix16_En16
              coefIn_3 => CoefOut_3,  -- sfix16_En16
              coefIn_4 => CoefOut_4,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_1_re => dout_1_im  -- sfix33_En31
              );

  u_subFilter_2_im : LTE_MIB_H_ip_src_subFilter_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_1_re => std_logic_vector(dinReg2_1_im),  -- sfix16_En15
              coefIn_0 => CoefOut_0_1,  -- sfix16_En16
              coefIn_1 => CoefOut_1_1,  -- sfix16_En16
              coefIn_2 => CoefOut_2_1,  -- sfix16_En16
              coefIn_3 => CoefOut_3_1,  -- sfix16_En16
              coefIn_4 => CoefOut_4_1,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_2_re => dout_2_im  -- sfix33_En31
              );

  u_subFilter_3_im : LTE_MIB_H_ip_src_subFilter_block1
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_2_re => std_logic_vector(dinReg2_2_im),  -- sfix16_En15
              coefIn_0 => CoefOut_0_2,  -- sfix16_En16
              coefIn_1 => CoefOut_1_2,  -- sfix16_En16
              coefIn_2 => CoefOut_2_2,  -- sfix16_En16
              coefIn_3 => CoefOut_3_2,  -- sfix16_En16
              coefIn_4 => CoefOut_4_2,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_3_re => dout_3_im  -- sfix33_En31
              );

  u_subFilter_4_im : LTE_MIB_H_ip_src_subFilter_block2
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_3_re => std_logic_vector(dinReg2_3_im),  -- sfix16_En15
              coefIn_0 => CoefOut_0_3,  -- sfix16_En16
              coefIn_1 => CoefOut_1_3,  -- sfix16_En16
              coefIn_2 => CoefOut_2_3,  -- sfix16_En16
              coefIn_3 => CoefOut_3_3,  -- sfix16_En16
              coefIn_4 => CoefOut_4_3,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_4_re => dout_4_im  -- sfix33_En31
              );

  u_subFilter_5_im : LTE_MIB_H_ip_src_subFilter_block3
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_4_re => std_logic_vector(dinReg2_4_im),  -- sfix16_En15
              coefIn_0 => CoefOut_0_4,  -- sfix16_En16
              coefIn_1 => CoefOut_1_4,  -- sfix16_En16
              coefIn_2 => CoefOut_2_4,  -- sfix16_En16
              coefIn_3 => CoefOut_3_4,  -- sfix16_En16
              coefIn_4 => CoefOut_4_4,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_5_re => dout_5_im  -- sfix33_En31
              );

  u_subFilter_6_im : LTE_MIB_H_ip_src_subFilter_block4
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_5_re => std_logic_vector(dinReg2_5_im),  -- sfix16_En15
              coefIn_0 => CoefOut_0_5,  -- sfix16_En16
              coefIn_1 => CoefOut_1_5,  -- sfix16_En16
              coefIn_2 => CoefOut_2_5,  -- sfix16_En16
              coefIn_3 => CoefOut_3_5,  -- sfix16_En16
              coefIn_4 => CoefOut_4_5,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_6_re => dout_6_im  -- sfix33_En31
              );

  u_subFilter_7_im : LTE_MIB_H_ip_src_subFilter_block5
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_6_re => std_logic_vector(dinReg2_6_im),  -- sfix16_En15
              coefIn_0 => CoefOut_0_6,  -- sfix16_En16
              coefIn_1 => CoefOut_1_6,  -- sfix16_En16
              coefIn_2 => CoefOut_2_6,  -- sfix16_En16
              coefIn_3 => CoefOut_3_6,  -- sfix16_En16
              coefIn_4 => CoefOut_4_6,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_7_re => dout_7_im  -- sfix33_En31
              );

  u_subFilter_8_im : LTE_MIB_H_ip_src_subFilter_block6
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dinReg2_7_re => std_logic_vector(dinReg2_7_im),  -- sfix16_En15
              coefIn_0 => CoefOut_0_7,  -- sfix16_En16
              coefIn_1 => CoefOut_1_7,  -- sfix16_En16
              coefIn_2 => CoefOut_2_7,  -- sfix16_En16
              coefIn_3 => CoefOut_3_7,  -- sfix16_En16
              coefIn_4 => CoefOut_4_7,  -- sfix16_En16
              dinRegVld => dinReg2Vld,
              syncReset => syncReset,
              dout_8_re => dout_8_im  -- sfix33_En31
              );

  syncReset <= '0';

  intdelay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinRegVld <= '0';
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinRegVld <= '0';
        ELSE 
          dinRegVld <= validIn;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_process;


  filterIn_re_0_signed <= signed(filterIn_re_0);

  intdelay_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_0_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_0_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_0_re <= filterIn_re_0_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_1_process;


  intdelay_2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_0_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_0_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_0_re <= dinReg_0_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_2_process;


  intdelay_3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2Vld <= '0';
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2Vld <= '0';
        ELSE 
          dinReg2Vld <= dinRegVld;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_3_process;


  filterIn_re_1_signed <= signed(filterIn_re_1);

  intdelay_4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_1_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_1_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_1_re <= filterIn_re_1_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_4_process;


  intdelay_5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_1_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_1_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_1_re <= dinReg_1_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_5_process;


  filterIn_re_2_signed <= signed(filterIn_re_2);

  intdelay_6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_2_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_2_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_2_re <= filterIn_re_2_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_6_process;


  intdelay_7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_2_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_2_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_2_re <= dinReg_2_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_7_process;


  filterIn_re_3_signed <= signed(filterIn_re_3);

  intdelay_8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_3_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_3_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_3_re <= filterIn_re_3_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_8_process;


  intdelay_9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_3_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_3_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_3_re <= dinReg_3_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_9_process;


  filterIn_re_4_signed <= signed(filterIn_re_4);

  intdelay_10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_4_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_4_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_4_re <= filterIn_re_4_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_10_process;


  intdelay_11_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_4_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_4_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_4_re <= dinReg_4_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_11_process;


  filterIn_re_5_signed <= signed(filterIn_re_5);

  intdelay_12_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_5_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_5_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_5_re <= filterIn_re_5_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_12_process;


  intdelay_13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_5_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_5_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_5_re <= dinReg_5_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_13_process;


  filterIn_re_6_signed <= signed(filterIn_re_6);

  intdelay_14_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_6_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_6_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_6_re <= filterIn_re_6_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_14_process;


  intdelay_15_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_6_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_6_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_6_re <= dinReg_6_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_15_process;


  filterIn_re_7_signed <= signed(filterIn_re_7);

  intdelay_16_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_7_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_7_re <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_7_re <= filterIn_re_7_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_16_process;


  intdelay_17_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_7_re <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_7_re <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_7_re <= dinReg_7_re;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_17_process;


  filterIn_im_0_signed <= signed(filterIn_im_0);

  intdelay_18_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_0_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_0_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_0_im <= filterIn_im_0_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_18_process;


  intdelay_19_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_0_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_0_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_0_im <= dinReg_0_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_19_process;


  filterIn_im_1_signed <= signed(filterIn_im_1);

  intdelay_20_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_1_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_1_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_1_im <= filterIn_im_1_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_20_process;


  intdelay_21_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_1_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_1_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_1_im <= dinReg_1_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_21_process;


  filterIn_im_2_signed <= signed(filterIn_im_2);

  intdelay_22_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_2_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_2_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_2_im <= filterIn_im_2_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_22_process;


  intdelay_23_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_2_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_2_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_2_im <= dinReg_2_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_23_process;


  filterIn_im_3_signed <= signed(filterIn_im_3);

  intdelay_24_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_3_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_3_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_3_im <= filterIn_im_3_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_24_process;


  intdelay_25_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_3_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_3_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_3_im <= dinReg_3_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_25_process;


  filterIn_im_4_signed <= signed(filterIn_im_4);

  intdelay_26_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_4_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_4_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_4_im <= filterIn_im_4_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_26_process;


  intdelay_27_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_4_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_4_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_4_im <= dinReg_4_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_27_process;


  filterIn_im_5_signed <= signed(filterIn_im_5);

  intdelay_28_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_5_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_5_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_5_im <= filterIn_im_5_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_28_process;


  intdelay_29_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_5_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_5_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_5_im <= dinReg_5_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_29_process;


  filterIn_im_6_signed <= signed(filterIn_im_6);

  intdelay_30_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_6_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_6_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_6_im <= filterIn_im_6_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_30_process;


  intdelay_31_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_6_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_6_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_6_im <= dinReg_6_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_31_process;


  filterIn_im_7_signed <= signed(filterIn_im_7);

  intdelay_32_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg_7_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg_7_im <= to_signed(16#0000#, 16);
        ELSIF validIn = '1' THEN
          dinReg_7_im <= filterIn_im_7_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_32_process;


  intdelay_33_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        dinReg2_7_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        IF syncReset = '1' THEN
          dinReg2_7_im <= to_signed(16#0000#, 16);
        ELSIF dinRegVld = '1' THEN
          dinReg2_7_im <= dinReg_7_im;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_33_process;


  filterOut_re_0 <= dout_1_re;

  filterOut_re_1 <= dout_2_re;

  filterOut_re_2 <= dout_3_re;

  filterOut_re_3 <= dout_4_re;

  filterOut_re_4 <= dout_5_re;

  filterOut_re_5 <= dout_6_re;

  filterOut_re_6 <= dout_7_re;

  filterOut_re_7 <= dout_8_re;

  filterOut_im_0 <= dout_1_im;

  filterOut_im_1 <= dout_2_im;

  filterOut_im_2 <= dout_3_im;

  filterOut_im_3 <= dout_4_im;

  filterOut_im_4 <= dout_5_im;

  filterOut_im_5 <= dout_6_im;

  filterOut_im_6 <= dout_7_im;

  filterOut_im_7 <= dout_8_im;

END rtl;

