verilog xil_defaultlib --include "../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903" \
"../../../bd/design_1/ipshared/c922/sim/ALU.v" \
"../../../bd/design_1/ipshared/c922/sim/Branch_Comparator.v" \
"../../../bd/design_1/ipshared/c922/sim/Control_Unit.v" \
"../../../bd/design_1/ipshared/c922/sim/Execute_Unit.v" \
"../../../bd/design_1/ipshared/c922/sim/Forwarding_Unit.v" \
"../../../bd/design_1/ipshared/c922/sim/Hazard_Detection_Unit.v" \
"../../../bd/design_1/ipshared/c922/sim/Imm_Gen.v" \
"../../../bd/design_1/ipshared/c922/sim/Reg_PC.v" \
"../../../bd/design_1/ipshared/c922/sim/State_IF_fpga.v" \
"../../../bd/design_1/ipshared/c922/sim/mux2_4.v" \

sv xil_defaultlib --include "../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903" \
"../../../bd/design_1/ipshared/c922/sim/Reg_EX_MEM.sv" \
"../../../bd/design_1/ipshared/c922/sim/Reg_ID_EX.sv" \
"../../../bd/design_1/ipshared/c922/sim/Reg_IF_ID.sv" \
"../../../bd/design_1/ipshared/c922/sim/Reg_MEM_WB.sv" \
"../../../bd/design_1/ipshared/c922/sim/Register_Array.sv" \

verilog xil_defaultlib --include "../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903" \
"../../../bd/design_1/ipshared/c922/sim/Risc_32_bit_fpga.v" \
"../../../bd/design_1/ip/design_1_Risc_32_bit_fpga_0_0/sim/design_1_Risc_32_bit_fpga_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
