// -----------------------------------------------------------------------------
// Simulation: HW2 simple RISC-V CPU
// -----------------------------------------------------------------------------

// define files: Do not modify
// -----------------------------------------------------------------------------
../00_TB/define.v

// testbench: Do not modify
// -----------------------------------------------------------------------------
../00_TB/testbed.v
../00_TB/data_mem.vp

// design files: Be free to add your design files
// -----------------------------------------------------------------------------
./core.v
./alu.v
./reg_file.v