`timescale 1ns / 1ps

module datapath (
    input wire clk,rst,
    input wire regwriteW,regdstE,alusrcE,branchD,branchM,memWriteM,memtoRegW,jumpD,
    input wire [2:0]alucontrolE,
    // æ•°æ®å†’é™©æ·»åŠ ä¿¡å·
    input wire regwriteE,regwriteM,memtoRegE,memtoRegM,
    input wire [31:0]instrF,data_ram_rdataM,
    output wire [31:0]instrD,pc_now,data_ram_waddr,data_ram_wdataM,
    output flushD,stallD,flushE,flushM
);
wire [39:0] asciif,asciid;
// ==================== å˜é‡å®šä¹‰åŒºï¼Œé¿å…é‡å?å®šä¹‰ï¼Œè¿˜æ˜¯é›†ä¸­åœ¨ä??èµ·å§ =======================
wire pcsrcD,pcsrcE,pcsrcM,clear,ena,equalD; // wire zero ==> branchè·³è½¬æ§åˆ¶ï¼ˆå·²ç»å‡çº§åˆ°*æ§åˆ¶å†’é™©*ï¼?
wire stallF,forwardAD,forwardBD;
wire [1:0]forwardAE,forwardBE;
wire [4:0]rtD,rdD,rsD,rtE,rdE,rsE;
wire [4:0]reg_waddrE,reg_waddrM,reg_waddrW;
wire [31:0]pc_plus4F,pc_plus4D,pc_plus4E,pc_plus4M,pc_branchD,pc_branchE,pc_branchM,pc_next,pc_next_jump;
wire [31:0]rd1D,rd2D,rd1E,rd2E,wd3W,rd1D_branch,rd2D_branch,sel_rd1E,sel_rd2E;
wire [31:0]instrD_sl2,sign_immD,sign_immE,sign_immD_sl2;
wire [31:0]srcB,alu_resE,alu_resM,alu_resW,data_ram_rdataW;
wire [31:0]pcD,pcE,pcM;
wire branchF;
assign clear = 1'b0;
assign ena = 1'b1;
assign branchF = instrF[31:6]==6'b000100;



wire pred_takeD, pred_takeE, pred_takeM,actual_takeM;
wire errorM;

assign flushD = errorM | jumpD;
wire [31:0] pc_next_M1,pc_next_M2;
// ====================================== Fetch ======================================
mux2 mux2_branch(.a(pc_next_M2),
    .b(pc_branchD),
    .sel(pred_takeD),
    .y(pc_next)
    ); // æ³¨æ„ï¼Œè¿™é‡Œæ˜¯PC_nextæ˜?æ²¿ç”¨çš„pc_plus4F

mux2 #(32) mux_pc_M1(
    .a(pc_plus4F),
    .b(pc_plus4M),
//    .s(pcsrcD), //pcsrc
    .sel(errorM & pred_takeM),
    .y(pc_next_M1)
    );
    
    //mux2 for pc_next_M2
mux2 #(32) mux_pc_M2(
    .a(pc_next_M1),
    .b(pc_branchM),
//    .s(pcsrcD), //pcsrc
    .sel(errorM & pcsrcM),
    .y(pc_next_M2)
    );                   

mux2 mux2_jump(
    .a(pc_next),
    .b({pc_plus4D[31:28],instrD_sl2[27:0]}), // æ³¨æ„ï¼Œè¿™é‡Œæ˜¯Dé˜¶æ?µæ‰§è¡Œçš„pc_plus4D
    .sel(jumpD),
    .y(pc_next_jump)
);

pc pc(
    .clk(clk),
    .rst(rst),
    .ena(~stallF),
    .din(pc_next_jump),
    .dout(pc_now)
);

adder adder(
    .a(pc_now),
    .b(32'd4),
    .y(pc_plus4F)
);

// åˆ†æ”¯é¢„æµ‹
branch_predict_compete bp(
    .clk(clk), 
    .rst(rst),
    .pcF(pc_now),
    .pcM(pcM),
    .flushD(flushD),
    .stallD(stallD),

    .errorM(errorM),

    .branchM(branchM),         // Mé˜¶æ?µæ˜¯å¦æ˜¯åˆ†æ”¯æŒ‡ä??
    .actual_takeM(pcsrcM),    // å®é™…æ˜?å¦è·³è½?

    .branchF(branchF),        // è¯‘ç é˜¶æ?µæ˜¯å¦æ˜¯è·³è½¬æŒ‡ä??   
    .branchD(branchD),
    .pred_takeD(pred_takeD)      // é¢„æµ‹æ˜?å¦è·³è½?
);

// ====================================== Decoder ======================================
// æ³¨æ„ï¼šè¿™é‡Œè?ä¸è¦flushDéƒ½æ²¡é—?é¢˜ï¼Œå› ä¸ºè·³è½¬æŒ‡ä»¤åé¢éƒ½æ˜¯ä¸?ä¸ªnopï¼Œæ‰€ä»¥æ²¡å…³ç³»
flopenrc DFF_instrD(clk,rst,flushD,~stallD,instrF,instrD);
flopenrc DFF_pc_plus4D(clk,rst,flushD,~stallD,pc_plus4F,pc_plus4D);
flopenrc DFF_pc_D(clk,rst,clear,ena,pc_now,pcD);

assign rsD = instrD[25:21];
assign rtD = instrD[20:16];
assign rdD = instrD[15:11];

regfile regfile(
	.clk(clk),
	.we3(regwriteW),
	.ra1(instrD[25:21]), 
    .ra2(instrD[20:16]),
    .wa3(reg_waddrW), // å‰inåout
	.wd3(wd3W), 
	.rd1(rd1D),
    .rd2(rd2D)
);

// jumpæŒ‡ä»¤æ‹“å±•
sl2 sl2_instr(
    .a(instrD),
    .y(instrD_sl2)
);

signext sign_extend(
    .a(instrD[15:0]), // input wire [15:0]a
    .y(sign_immD) // output wire [31:0]y
);

sl2 sl2_signImm(
    .a(sign_immD),
    .y(sign_immD_sl2)
);

adder adder_branch(
    .a(sign_immD_sl2),
    .b(pc_plus4D),
    .y(pc_branchD)
);

// ******************* æ§åˆ¶å†’é™© *****************
// åœ? regfile è¾“å‡ºåæ·»åŠ ä¸€ä¸?åˆ¤æ–­ç›¸ç­‰çš„æ¨¡å—ï¼Œå³å¯æå‰åˆ¤æ?? beqï¼Œä»¥å°†åˆ†æ”?æŒ‡ä»¤æå‰åˆ°Decodeé˜¶æ??
mux2 mux2_forwardAD(rd1D,alu_resM,forwardAD,rd1D_branch);
mux2 mux2_forwardBD(rd2D,alu_resM,forwardBD,rd2D_branch);
// assign equalD = (rd1D_branch == rd2D_branch);

eqcmp pc_predict(
    .a(rd1D_branch),
    .b(rd2D_branch),
    .op(instrD[31:26]),
    .rt(rtD),
    .y(equalD)
);

assign pcsrcD = equalD & branchD;

// ====================================== Execute ======================================

flopenrc DFF_rd1E(clk,rst,flushE,ena,rd1D,rd1E);
flopenrc DFF_rd2E(clk,rst,flushE,ena,rd2D,rd2E);
flopenrc DFF_sign_immE(clk,rst,flushE,ena,sign_immD,sign_immE);
flopenrc #(5) DFF_rtE(clk,rst,flushE,ena,rtD,rtE);
flopenrc #(5) DFF_rdE(clk,rst,flushE,ena,rdD,rdE);
flopenrc #(5) DFF_rsE(clk,rst,flushE,ena,rsD,rsE);

mux2 #(5) mux2_regDst(.a(rtE),.b(rdE),.sel(regdstE),.y(reg_waddrE));
flopenrc DFF_pc_E(clk,rst,clear,ena,pcD,pcE);
flopenrc #(1)DFF_pcsrc_E(clk,rst,flushE,ena,pcsrcD,pcsrcE);
flopenrc #(1)DFF_pcpre_E(clk,rst,flushE,ena,pred_takeD,pred_takeE);
flopenrc DFF_pc_plus4E(clk,rst,flushE,ena,pc_plus4D,pc_plus4E);
flopenrc DFF_pc_branchE(clk,rst,flushE,ena,pc_branchD,pc_branchE);
// ******************* æ•°æ®å†’é™© *****************
// 00åŸç»“æœï¼Œ01å†™å›ç»“æœ_Wï¼? 10è®¡ç®—ç»“æœ_M
mux3 #(32) mux3_forwardAE(rd1E,wd3W,alu_resM,forwardAE,sel_rd1E);
mux3 #(32) mux3_forwardBE(rd2E,wd3W,alu_resM,forwardBE,sel_rd2E);
mux2 mux2_aluSrc(.a(sel_rd2E),.b(sign_immE),.sel(alusrcE),.y(srcB));

alu alu(
    .a(sel_rd1E),
    .b(srcB),
    .f(alucontrolE),
    .y(alu_resE),
    .overflow(),
    .zero() // wire zero ==> branchè·³è½¬æ§åˆ¶ï¼ˆå·²ç»å‡çº§åˆ°*æ§åˆ¶å†’é™©*ï¼?
);

// ====================================== Memory ======================================
flopenrc DFF_alu_resM(clk,rst,flushM,ena,alu_resE,alu_resM);
flopenrc DFF_data_ram_wdataM(clk,rst,flushM,ena,sel_rd2E,data_ram_wdataM);
flopenrc #(5) DFF_reg_waddrM(clk,rst,flushM,ena,reg_waddrE,reg_waddrM);
// flopenrc #(1) DFF_zeroM(clk,rst,flushM,ena,zero,zeroM);  ==> æ§åˆ¶å†’é™©ï¼Œå·²å°†åˆ†æ”?æŒ‡ä»¤æå‰åˆ°Decodeé˜¶æ??
flopenrc DFF_pc_M(clk,rst,clear,ena,pcE,pcM);
flopenrc #(1) DFF_pcsrc_M(clk,rst,flushM,ena,pcsrcE,pcsrcM);
flopenrc #(1) DFF_pcpre_M(clk,rst,flushM,ena,pred_takeE,pred_takeM);
flopenrc DFF_pc_plus4M(clk,rst,flushM,ena,pc_plus4E,pc_plus4M);
flopenrc DFF_pc_branchM(clk,rst,flushM,ena,pc_branchE,pc_branchM);

assign errorM = pred_takeM ^ pcsrcM;

assign data_ram_waddr = alu_resM;




// ====================================== WriteBack ======================================
flopenrc DFF_alu_resW(clk,rst,clear,ena,alu_resM,alu_resW);
flopenrc DFF_data_ram_rdataW(clk,rst,clear,ena,data_ram_rdataM,data_ram_rdataW);
flopenrc #(5) DFF_reg_waddrW(clk,rst,clear,ena,reg_waddrM,reg_waddrW);

mux2 mux2_memtoReg(.a(alu_resW),.b(data_ram_rdataW),.sel(memtoRegW),.y(wd3W));

// ******************* å†’é™©ä¿¡å·æ€»æ§åˆ? *****************
hazard hazard(
    regwriteE,regwriteM,regwriteW,memtoRegE,memtoRegM,branchD,
    rsD,rtD,rsE,rtE,reg_waddrM,reg_waddrW,reg_waddrE,errorM,
    stallF,stallD,flushE,flushM,forwardAD,forwardBD,
    forwardAE, forwardBE
);
instdec instf(instrF,asciif);
instdec instd(instrD,asciid);
endmodule