// Seed: 4079738313
module module_0;
  logic id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
);
  assign id_1 = -1;
  always @(1 or posedge id_0) if (1 && -1'b0) id_1 = 1'h0 - id_0;
  module_0 modCall_1 ();
endmodule
module module_1 #(
    parameter id_6 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    module_2
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire _id_6;
  input wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  integer [-1 : id_6] id_10;
endmodule
