#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 17 12:38:07 2023
# Process ID: 1472016
# Current directory: /home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.runs/main_auto_pc_6_synth_1
# Command line: vivado -log main_auto_pc_6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_auto_pc_6.tcl
# Log file: /home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.runs/main_auto_pc_6_synth_1/main_auto_pc_6.vds
# Journal file: /home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.runs/main_auto_pc_6_synth_1/vivado.jou
# Running On: guojun-server, OS: Linux, CPU Frequency: 3189.604 MHz, CPU Physical cores: 32, Host memory: 134158 MB
#-----------------------------------------------------------
source main_auto_pc_6.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gc635/Documents/POD-DANC/vivado/ip_repo/adaptiveFilter_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.ip_user_files'.
WARNING: [IP_Flow 19-2207] Repository '/home/gc635/Documents/POD-DANC/vivado/ip_repo/adaptiveFilter_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gc635/Documents/POD-DANC/vivado/ip_repo/adaptiveFilter_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_auto_pc_6
WARNING: [IP_Flow 19-5242] IP Cache entry (cache-ID 1d445c8216e3a7a8) does not have the required number of cached files and is not valid. Please delete this entry using the TCL command: 'config_ip_cache -remove [get_ips main_auto_pc_6]'
Command: synth_design -top main_auto_pc_6 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1472234
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/usr/local/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1979.570 ; gain = 370.801 ; free physical = 99762 ; free virtual = 112466
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2987.812; parent = 1988.480; children = 999.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_auto_pc_6' [/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.gen/sources_1/bd/main/ip/main_auto_pc_6/synth/main_auto_pc_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' [/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.gen/sources_1/bd/main/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' (0#1) [/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.gen/sources_1/bd/main/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'main_auto_pc_6' (0#1) [/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.gen/sources_1/bd/main/ip/main_auto_pc_6/synth/main_auto_pc_6.v:53]
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2155.445 ; gain = 546.676 ; free physical = 99811 ; free virtual = 112524
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3154.781; parent = 2155.449; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2170.289 ; gain = 561.520 ; free physical = 99807 ; free virtual = 112520
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3169.625; parent = 2170.293; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2170.289 ; gain = 561.520 ; free physical = 99851 ; free virtual = 112564
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3169.625; parent = 2170.293; children = 999.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.289 ; gain = 0.000 ; free physical = 99918 ; free virtual = 112631
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.gen/sources_1/bd/main/ip/main_auto_pc_6/main_auto_pc_6_ooc.xdc'.
Parsing XDC File [/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.runs/main_auto_pc_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.runs/main_auto_pc_6_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.227 ; gain = 0.000 ; free physical = 99861 ; free virtual = 112574
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.227 ; gain = 0.000 ; free physical = 99857 ; free virtual = 112570
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/usr/local/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100202 ; free virtual = 112927
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100191 ; free virtual = 112915
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.runs/main_auto_pc_6_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100177 ; free virtual = 112902
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100242 ; free virtual = 112970
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100115 ; free virtual = 112849
Synthesis current peak Physical Memory [PSS] (MB): peak = 1198.247; parent = 1066.257; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 99679 ; free virtual = 112431
Synthesis current peak Physical Memory [PSS] (MB): peak = 1254.366; parent = 1122.408; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 99676 ; free virtual = 112428
Synthesis current peak Physical Memory [PSS] (MB): peak = 1254.426; parent = 1122.468; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 99658 ; free virtual = 112410
Synthesis current peak Physical Memory [PSS] (MB): peak = 1254.576; parent = 1122.618; children = 131.990
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100310 ; free virtual = 113055
Synthesis current peak Physical Memory [PSS] (MB): peak = 1264.234; parent = 1127.497; children = 136.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100387 ; free virtual = 113132
Synthesis current peak Physical Memory [PSS] (MB): peak = 1264.234; parent = 1127.497; children = 136.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100380 ; free virtual = 113126
Synthesis current peak Physical Memory [PSS] (MB): peak = 1264.261; parent = 1127.526; children = 136.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100393 ; free virtual = 113138
Synthesis current peak Physical Memory [PSS] (MB): peak = 1264.291; parent = 1127.555; children = 136.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100383 ; free virtual = 113129
Synthesis current peak Physical Memory [PSS] (MB): peak = 1264.291; parent = 1127.555; children = 136.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100380 ; free virtual = 113125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1264.291; parent = 1127.563; children = 136.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100375 ; free virtual = 113119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1264.334; parent = 1127.598; children = 136.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.547; parent = 2211.215; children = 999.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.227 ; gain = 561.520 ; free physical = 100421 ; free virtual = 113166
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.227 ; gain = 634.457 ; free physical = 100424 ; free virtual = 113169
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.227 ; gain = 0.000 ; free physical = 100414 ; free virtual = 113159
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.227 ; gain = 0.000 ; free physical = 100445 ; free virtual = 113186
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a9ddd865
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2243.227 ; gain = 908.902 ; free physical = 100654 ; free virtual = 113394
INFO: [Common 17-1381] The checkpoint '/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.runs/main_auto_pc_6_synth_1/main_auto_pc_6.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/gc635/Documents/POD-DANC/vivado/audio_dma/audio_dma.runs/main_auto_pc_6_synth_1/main_auto_pc_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_auto_pc_6_utilization_synth.rpt -pb main_auto_pc_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 12:38:27 2023...
