Source Block: hdl/library/axi_ad9361/axi_ad9361_tdd.v@157:168@HdlStmAssign
  wire   [23:0]     tdd_tx_dp_on_2_s;
  wire   [23:0]     tdd_tx_dp_off_2_s;

  wire   [23:0]     tdd_counter_status;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  // tx data flow control

  assign  tdd_tx_valid_i0 = tx_valid_i0 & tdd_enable_s;
  assign  tdd_tx_valid_q0 = tx_valid_q0 & tdd_enable_s;

Diff Content:
- 162   assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en,
+ 162   wire              tdd_tx_dp_en_s;
+ 162   assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en_s,

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@155:165
  wire   [23:0]     tdd_tx_on_2_s;
  wire   [23:0]     tdd_tx_off_2_s;
  wire   [23:0]     tdd_tx_dp_on_2_s;
  wire   [23:0]     tdd_tx_dp_off_2_s;

  wire   [23:0]     tdd_counter_status;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  // tx data flow control

Clone Blocks 2:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@162:172
  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  // tx data flow control

  assign  tdd_tx_valid_i0 = tx_valid_i0 & tdd_enable_s;
  assign  tdd_tx_valid_q0 = tx_valid_q0 & tdd_enable_s;
  assign  tdd_tx_valid_i1 = tx_valid_i1 & tdd_enable_s;
  assign  tdd_tx_valid_q1 = tx_valid_q1 & tdd_enable_s;

  // instantiations

Clone Blocks 3:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@153:163
  wire   [23:0]     tdd_rx_on_2_s;
  wire   [23:0]     tdd_rx_off_2_s;
  wire   [23:0]     tdd_tx_on_2_s;
  wire   [23:0]     tdd_tx_off_2_s;
  wire   [23:0]     tdd_tx_dp_on_2_s;
  wire   [23:0]     tdd_tx_dp_off_2_s;

  wire   [23:0]     tdd_counter_status;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_tx_dp_en,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

