/*
 * QEMU Geforce NV2A implementation
 *
 * Copyright (c) 2012 espes
 * Copyright (c) 2015 Jannik Vogel
 * Copyright (c) 2018-2025 Matt Borgerson
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */

#include <math.h>

#ifdef __ANDROID__
#include <android/log.h>
#endif

#include "hw/xbox/nv2a/nv2a_int.h"
#include "qemu/adpf-android.h"
#include "qemu/android-paths.h"
#include "ui/xemu-notifications.h"
#include "ui/xemu-settings.h"
#include "util.h"
#include "swizzle.h"
#include "nv2a_vsh_emulator.h"

#define PG_GET_MASK(reg, mask) GET_MASK(pgraph_reg_r(pg, reg), mask)
#define PG_SET_MASK(reg, mask, value)        \
    do {                                     \
        uint32_t rv = pgraph_reg_r(pg, reg); \
        SET_MASK(rv, mask, value);           \
        pgraph_reg_w(pg, reg, rv);           \
    } while (0)

uint8_t pgraph_reg_category_table[0x2000 / 4] = { 0 };
uint32_t pgraph_reg_dynamic_mask_table[0x2000 / 4] = { 0 };

void pgraph_init_reg_dynamic_masks(bool eds1, bool eds3)
{
    memset(pgraph_reg_dynamic_mask_table, 0,
           sizeof(pgraph_reg_dynamic_mask_table));

    pgraph_reg_dynamic_mask_table[NV_PGRAPH_SETUPRASTER / 4] |=
        NV_PGRAPH_SETUPRASTER_CULLENABLE |
        NV_PGRAPH_SETUPRASTER_CULLCTRL |
        NV_PGRAPH_SETUPRASTER_FRONTFACE |
        NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE |
        NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE |
        NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE |
        NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE |
        NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE;

    pgraph_reg_dynamic_mask_table[NV_PGRAPH_BLENDCOLOR / 4] = 0xFFFFFFFF;

    pgraph_reg_dynamic_mask_table[NV_PGRAPH_CONTROL_0 / 4] |=
        NV_PGRAPH_CONTROL_0_ALPHAREF |
        NV_PGRAPH_CONTROL_0_DITHERENABLE;

    pgraph_reg_dynamic_mask_table[NV_PGRAPH_BLEND / 4] |=
        NV_PGRAPH_BLEND_LOGICOP_ENABLE | NV_PGRAPH_BLEND_LOGICOP;

    if (eds1) {
        pgraph_reg_dynamic_mask_table[NV_PGRAPH_CONTROL_0 / 4] |=
            NV_PGRAPH_CONTROL_0_ZENABLE |
            NV_PGRAPH_CONTROL_0_ZWRITEENABLE |
            NV_PGRAPH_CONTROL_0_STENCIL_WRITE_ENABLE |
            NV_PGRAPH_CONTROL_0_ZFUNC;
        pgraph_reg_dynamic_mask_table[NV_PGRAPH_CONTROL_1 / 4] |=
            NV_PGRAPH_CONTROL_1_STENCIL_TEST_ENABLE |
            NV_PGRAPH_CONTROL_1_STENCIL_FUNC |
            NV_PGRAPH_CONTROL_1_STENCIL_REF |
            NV_PGRAPH_CONTROL_1_STENCIL_MASK_READ |
            NV_PGRAPH_CONTROL_1_STENCIL_MASK_WRITE;
        pgraph_reg_dynamic_mask_table[NV_PGRAPH_CONTROL_2 / 4] |=
            NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL |
            NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL |
            NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS;
    } else {
        pgraph_reg_dynamic_mask_table[NV_PGRAPH_CONTROL_1 / 4] |=
            NV_PGRAPH_CONTROL_1_STENCIL_REF |
            NV_PGRAPH_CONTROL_1_STENCIL_MASK_READ |
            NV_PGRAPH_CONTROL_1_STENCIL_MASK_WRITE;
    }

    if (eds3) {
        pgraph_reg_dynamic_mask_table[NV_PGRAPH_BLEND / 4] = 0xFFFFFFFF;
        pgraph_reg_dynamic_mask_table[NV_PGRAPH_CONTROL_0 / 4] |=
            NV_PGRAPH_CONTROL_0_RED_WRITE_ENABLE |
            NV_PGRAPH_CONTROL_0_GREEN_WRITE_ENABLE |
            NV_PGRAPH_CONTROL_0_BLUE_WRITE_ENABLE |
            NV_PGRAPH_CONTROL_0_ALPHA_WRITE_ENABLE;
    }
}

static void pgraph_init_reg_category_table(void)
{
    unsigned int shader_regs[] = {
        NV_PGRAPH_COMBINECTL,      NV_PGRAPH_COMBINESPECFOG0,
        NV_PGRAPH_COMBINESPECFOG1,  NV_PGRAPH_CONTROL_0,
        NV_PGRAPH_CONTROL_3,       NV_PGRAPH_CSV0_C,
        NV_PGRAPH_CSV0_D,          NV_PGRAPH_CSV1_A,
        NV_PGRAPH_CSV1_B,          NV_PGRAPH_POINTSIZE,
        NV_PGRAPH_SETUPRASTER,     NV_PGRAPH_SHADERCLIPMODE,
        NV_PGRAPH_SHADERCTL,       NV_PGRAPH_SHADERPROG,
        NV_PGRAPH_SHADOWCTL,       NV_PGRAPH_ZCOMPRESSOCCLUDE,
    };
    for (int i = 0; i < ARRAY_SIZE(shader_regs); i++)
        pgraph_reg_category_table[shader_regs[i] / 4] |= REG_CAT_SHADER;

    for (int i = 0; i < 8; i++) {
        pgraph_reg_category_table[(NV_PGRAPH_COMBINEALPHAI0 + i * 4) / 4] |= REG_CAT_SHADER;
        pgraph_reg_category_table[(NV_PGRAPH_COMBINEALPHAO0 + i * 4) / 4] |= REG_CAT_SHADER;
        pgraph_reg_category_table[(NV_PGRAPH_COMBINECOLORI0 + i * 4) / 4] |= REG_CAT_SHADER;
        pgraph_reg_category_table[(NV_PGRAPH_COMBINECOLORO0 + i * 4) / 4] |= REG_CAT_SHADER;
    }

    for (int i = 0; i < 4; i++) {
        pgraph_reg_category_table[(NV_PGRAPH_TEXCTL0_0  + i * 4) / 4] |= REG_CAT_SHADER;
        pgraph_reg_category_table[(NV_PGRAPH_TEXFILTER0 + i * 4) / 4] |= REG_CAT_SHADER;
        pgraph_reg_category_table[(NV_PGRAPH_TEXFMT0    + i * 4) / 4] |= REG_CAT_SHADER;
    }

    for (int i = 0; i < 4; i++) {
        pgraph_reg_category_table[(NV_PGRAPH_TEXOFFSET0    + i * 4) / 4] |= REG_CAT_TEXTURE;
        pgraph_reg_category_table[(NV_PGRAPH_TEXFMT0       + i * 4) / 4] |= REG_CAT_TEXTURE;
        pgraph_reg_category_table[(NV_PGRAPH_TEXCTL0_0     + i * 4) / 4] |= REG_CAT_TEXTURE;
        pgraph_reg_category_table[(NV_PGRAPH_TEXCTL1_0     + i * 4) / 4] |= REG_CAT_TEXTURE;
        pgraph_reg_category_table[(NV_PGRAPH_TEXFILTER0    + i * 4) / 4] |= REG_CAT_TEXTURE;
        pgraph_reg_category_table[(NV_PGRAPH_TEXIMAGERECT0 + i * 4) / 4] |= REG_CAT_TEXTURE;
        pgraph_reg_category_table[(NV_PGRAPH_TEXPALETTE0   + i * 4) / 4] |= REG_CAT_TEXTURE;
    }

    unsigned int pipeline_regs[] = {
        NV_PGRAPH_BLEND,       NV_PGRAPH_CONTROL_0,
        NV_PGRAPH_CONTROL_1,   NV_PGRAPH_CONTROL_2,
        NV_PGRAPH_CONTROL_3,   NV_PGRAPH_SETUPRASTER,
    };
    for (int i = 0; i < ARRAY_SIZE(pipeline_regs); i++)
        pgraph_reg_category_table[pipeline_regs[i] / 4] |= REG_CAT_PIPELINE;

    /*
     * Tag regs that feed uniform values. set_psh_uniform_values reads:
     *   CONTROL_0  (alpha_ref, color write mask, alpha_test, z_persp)
     *   CONTROL_3  (smooth_shading flag)  -- subset, but treat as full
     *   SETUPRASTER (point_sprite, z_format, smooth_shading)
     *   FOGCOLOR, FOGPARAM0/1
     *   SPECFOGFACTOR0/1, COMBINEFACTOR0/1 (x8 each)
     *   COMBINECTL, COMBINECOLOR/ALPHA I/O (x8 each), COMBINESPECFOG0/1
     *   SHADERCTL, SHADERPROG, SHADERCLIPMODE, POINTSIZE
     *   COLORKEYCOLOR0-3
     *   BUMPMAT00/01/10/11 (x3 stages), BUMPSCALE1/BUMPOFFSET1 (x3)
     *   ZOFFSETBIAS, ZOFFSETFACTOR
     *   WINDOWCLIPX/Y 0-3
     *   SHADOWCTL, ZCOMPRESSOCCLUDE
     *   CSV0_C, CSV0_D, CSV1_A, CSV1_B (vsh control regs — uniform-influencing)
     * Tag every reg in this list with REG_CAT_UNIFORM_INPUT. Dynamic-mask
     * bits (e.g. CONTROL_0's ALPHAREF) feed uniforms even though they
     * don't bump shader_state_gen — that's why the bump is non-gated on
     * non_dyn_changed in pgraph_reg_w.
     */
    unsigned int uniform_input_regs[] = {
        NV_PGRAPH_CONTROL_0,     NV_PGRAPH_CONTROL_3,
        NV_PGRAPH_SETUPRASTER,   NV_PGRAPH_FOGCOLOR,
        NV_PGRAPH_FOGPARAM0,     NV_PGRAPH_FOGPARAM1,
        NV_PGRAPH_SPECFOGFACTOR0, NV_PGRAPH_SPECFOGFACTOR1,
        NV_PGRAPH_COMBINECTL,    NV_PGRAPH_COMBINESPECFOG0,
        NV_PGRAPH_COMBINESPECFOG1, NV_PGRAPH_SHADERCTL,
        NV_PGRAPH_SHADERPROG,    NV_PGRAPH_SHADERCLIPMODE,
        NV_PGRAPH_POINTSIZE,     NV_PGRAPH_SHADOWCTL,
        NV_PGRAPH_ZCOMPRESSOCCLUDE,
        NV_PGRAPH_CSV0_C,        NV_PGRAPH_CSV0_D,
        NV_PGRAPH_CSV1_A,        NV_PGRAPH_CSV1_B,
        NV_PGRAPH_ZOFFSETBIAS,   NV_PGRAPH_ZOFFSETFACTOR,
        NV_PGRAPH_COLORKEYCOLOR0, NV_PGRAPH_COLORKEYCOLOR1,
        NV_PGRAPH_COLORKEYCOLOR2, NV_PGRAPH_COLORKEYCOLOR3,
    };
    for (int i = 0; i < ARRAY_SIZE(uniform_input_regs); i++)
        pgraph_reg_category_table[uniform_input_regs[i] / 4] |=
            REG_CAT_UNIFORM_INPUT;

    for (int i = 0; i < 8; i++) {
        pgraph_reg_category_table[(NV_PGRAPH_COMBINEALPHAI0 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_COMBINEALPHAO0 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_COMBINECOLORI0 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_COMBINECOLORO0 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_COMBINEFACTOR0 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_COMBINEFACTOR1 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
    }

    /* 4 windowclip slots */
    for (int i = 0; i < 4; i++) {
        pgraph_reg_category_table[(NV_PGRAPH_WINDOWCLIPX0 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_WINDOWCLIPY0 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
    }

    /* 3 bump-map stages (slots 1..3 in psh.c — stage 0 has no bump map).
     * BUMPMAT is a 2x2 matrix => 4 regs per stage; BUMPSCALE1/BUMPOFFSET1
     * are one each per stage. */
    for (int i = 0; i < 3; i++) {
        pgraph_reg_category_table[(NV_PGRAPH_BUMPMAT00 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_BUMPMAT01 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_BUMPMAT10 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_BUMPMAT11 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_BUMPSCALE1 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
        pgraph_reg_category_table[(NV_PGRAPH_BUMPOFFSET1 + i * 4) / 4] |= REG_CAT_UNIFORM_INPUT;
    }
}

#ifndef XEMU_OPT_METHOD_FAST_TABLE
#define XEMU_OPT_METHOD_FAST_TABLE 1
#endif

#if XEMU_OPT_METHOD_FAST_TABLE

typedef struct {
    uint16_t reg;
    uint8_t  mask_idx;
    uint8_t  xlat;
} MethodFastPath;

enum {
    XLAT_NONE = 0,
    XLAT_BLEND_FACTOR,
    XLAT_BLEND_EQN,
    XLAT_DEPTH_FUNC,
    XLAT_STENCIL_OP,
    XLAT_SHADE_MODE,
    XLAT_POLYGON_MODE,
    XLAT_CULL_FACE,
    XLAT_FRONT_FACE,
    XLAT_TEX_DIRTY_0,
    XLAT_TEX_DIRTY_1,
    XLAT_TEX_DIRTY_2,
    XLAT_TEX_DIRTY_3,
    /* Vertex data array offset: writes to pg->vertex_attributes[slot].
     * The 'reg' field is 0; slot is encoded as (xlat - XLAT_VTX_ARRAY_OFFSET_0). */
    XLAT_VTX_ARRAY_OFFSET_0,
    XLAT_VTX_ARRAY_OFFSET_LAST = XLAT_VTX_ARRAY_OFFSET_0 + 15,
};

static inline uint32_t fast_xlat(unsigned int type, uint32_t p)
{
    switch (type) {
    case XLAT_BLEND_FACTOR:
        if (p <= 0x0001) return p;
        if (p >= 0x0300 && p <= 0x0308) return p - 0x0300 + 2;
        if (p >= 0x8001 && p <= 0x8004) return p - 0x8001 + 12;
        return UINT32_MAX;
    case XLAT_BLEND_EQN:
        switch (p) {
        case 0x800A: return 0; case 0x800B: return 1;
        case 0x8006: return 2; case 0x8007: return 3; case 0x8008: return 4;
        case 0xF005: return 5; case 0xF006: return 6;
        default: return UINT32_MAX;
        }
    case XLAT_DEPTH_FUNC:
        if (p >= 0x200 && p <= 0x207) return p & 0xF;
        return UINT32_MAX;
    case XLAT_STENCIL_OP:
        switch (p) {
        case 0x1E00: return 1; case 0x0000: return 2;
        case 0x1E01: return 3; case 0x1E02: return 4; case 0x1E03: return 5;
        case 0x150A: return 6; case 0x8507: return 7; case 0x8508: return 8;
        default: return UINT32_MAX;
        }
    case XLAT_SHADE_MODE:
        if (p == 0x1D00) return 0;
        if (p == 0x1D01) return 1;
        return UINT32_MAX;
    case XLAT_POLYGON_MODE:
        if (p >= 0x1B00 && p <= 0x1B02) {
            static const uint8_t map[] = { 1, 2, 0 };
            return map[p - 0x1B00];
        }
        return UINT32_MAX;
    case XLAT_CULL_FACE:
        if (p == 0x404) return 1;
        if (p == 0x405) return 2;
        if (p == 0x408) return 3;
        return UINT32_MAX;
    case XLAT_FRONT_FACE:
        if (p == 0x900) return 0;
        if (p == 0x901) return 1;
        return UINT32_MAX;
    default:
        return UINT32_MAX;
    }
}

static const uint32_t mask_lut[] = {
    /* 0: unused (direct write sentinel) */  0,
    /*  1 */ NV_PGRAPH_SURFACE_READ_3D,
    /*  2 */ NV_PGRAPH_SURFACE_WRITE_3D,
    /*  3 */ NV_PGRAPH_SURFACE_MODULO_3D,
    /*  4 */ NV_PGRAPH_SETUPRASTER_WINDOWCLIPTYPE,
    /*  5 */ NV_PGRAPH_CONTROL_0_ALPHATESTENABLE,
    /*  6 */ NV_PGRAPH_BLEND_EN,
    /*  7 */ NV_PGRAPH_SETUPRASTER_CULLENABLE,
    /*  8 */ NV_PGRAPH_CONTROL_0_ZENABLE,
    /*  9 */ NV_PGRAPH_CONTROL_0_DITHERENABLE,
    /* 10 */ NV_PGRAPH_CSV0_C_LIGHTING,
    /* 11 */ NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE,
    /* 12 */ NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE,
    /* 13 */ NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE,
    /* 14 */ NV_PGRAPH_CSV0_D_SKIN,
    /* 15 */ NV_PGRAPH_CONTROL_1_STENCIL_TEST_ENABLE,
    /* 16 */ NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE,
    /* 17 */ NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE,
    /* 18 */ NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE,
    /* 19 */ NV_PGRAPH_CONTROL_0_ALPHAFUNC,
    /* 20 */ NV_PGRAPH_CONTROL_0_ALPHAREF,
    /* 21 */ NV_PGRAPH_CONTROL_1_STENCIL_MASK_WRITE,
    /* 22 */ NV_PGRAPH_CONTROL_1_STENCIL_FUNC,
    /* 23 */ NV_PGRAPH_CONTROL_1_STENCIL_REF,
    /* 24 */ NV_PGRAPH_CONTROL_1_STENCIL_MASK_READ,
    /* 25 */ NV_PGRAPH_CONTROL_3_FOGENABLE,
    /* 26 */ NV_PGRAPH_CSV0_C_NORMALIZATION_ENABLE,
    /* 27 */ NV_PGRAPH_CSV0_C_SPECULAR_ENABLE,
    /* 28 */ NV_PGRAPH_CSV0_D_LIGHTS,
    /* 29 */ NV_PGRAPH_BLEND_LOGICOP_ENABLE,
    /* 30 */ NV_PGRAPH_BLEND_LOGICOP,
    /* 31 */ NV_PGRAPH_SHADOWCTL_SHADOW_ZFUNC,
    /* 32 */ NV_PGRAPH_CSV0_D_TEXGEN_REF,
    /* 33 */ NV_PGRAPH_CONTROL_0_ZWRITEENABLE,
    /* 34 */ NV_PGRAPH_CONTROL_3_PROVOKING_VERTEX,
    /* 35 */ NV_PGRAPH_ANTIALIASING_ENABLE,
    /* 36 */ 0xFFF, /* SET_DOT_RGBMAPPING: NV_PGRAPH_SHADERCTL low 12 bits */
    /* 37 */ NV_PGRAPH_BLEND_SFACTOR,
    /* 38 */ NV_PGRAPH_BLEND_DFACTOR,
    /* 39 */ NV_PGRAPH_BLEND_EQN,
    /* 40 */ NV_PGRAPH_CONTROL_0_ZFUNC,
    /* 41 */ NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL,
    /* 42 */ NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL,
    /* 43 */ NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS,
    /* 44 */ NV_PGRAPH_CONTROL_3_SHADEMODE,
    /* 45 */ NV_PGRAPH_SETUPRASTER_FRONTFACEMODE,
    /* 46 */ NV_PGRAPH_SETUPRASTER_BACKFACEMODE,
    /* 47 */ NV_PGRAPH_SETUPRASTER_CULLCTRL,
    /* 48 */ NV_PGRAPH_SETUPRASTER_FRONTFACE,
    /* 49 */ NV_PGRAPH_CHEOPS_OFFSET_CONST_LD_PTR,
};

#define MF_DIRECT(r)       { (r), 0, XLAT_NONE }
#define MF_MASKED(r, m)    { (r), (m), XLAT_NONE }
#define MF_XLAT(r, m, x)   { (r), (m), (x) }
#define MF_TEX(r, slot)    { (r), 0, XLAT_TEX_DIRTY_0 + (slot) }
#define MF_VTX_OFF(slot)   { 0, 0, XLAT_VTX_ARRAY_OFFSET_0 + (slot) }

#define MI(method) ((method) >> 2)

static const MethodFastPath method_fast[0x800] = {

    /* --- Category A: Direct register writes --- */

    /* SET_COMBINER_SPECULAR_FOG_CW0  0x0288 */
    [MI(0x0288)] = MF_DIRECT(NV_PGRAPH_COMBINESPECFOG0),
    /* SET_COMBINER_SPECULAR_FOG_CW1  0x028C */
    [MI(0x028C)] = MF_DIRECT(NV_PGRAPH_COMBINESPECFOG1),

    /* SET_BLEND_COLOR  0x034C */
    [MI(0x034C)] = MF_DIRECT(NV_PGRAPH_BLENDCOLOR),

    /* SET_POLYGON_OFFSET_SCALE_FACTOR  0x0384 */
    [MI(0x0384)] = MF_DIRECT(NV_PGRAPH_ZOFFSETFACTOR),
    /* SET_POLYGON_OFFSET_BIAS  0x0388 */
    [MI(0x0388)] = MF_DIRECT(NV_PGRAPH_ZOFFSETBIAS),

    /* SET_CLIP_MIN  0x0394 */
    [MI(0x0394)] = MF_DIRECT(NV_PGRAPH_ZCLIPMIN),
    /* SET_CLIP_MAX  0x0398 */
    [MI(0x0398)] = MF_DIRECT(NV_PGRAPH_ZCLIPMAX),

    /* SET_COMBINER_ALPHA_ICW  0x0260..0x027C (8 slots) */
    [MI(0x0260)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAI0 + 0),
    [MI(0x0264)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAI0 + 4),
    [MI(0x0268)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAI0 + 8),
    [MI(0x026C)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAI0 + 12),
    [MI(0x0270)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAI0 + 16),
    [MI(0x0274)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAI0 + 20),
    [MI(0x0278)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAI0 + 24),
    [MI(0x027C)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAI0 + 28),

    /* SET_COMBINER_FACTOR0  0x0A60..0x0A7C (8 slots) */
    [MI(0x0A60)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR0 + 0),
    [MI(0x0A64)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR0 + 4),
    [MI(0x0A68)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR0 + 8),
    [MI(0x0A6C)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR0 + 12),
    [MI(0x0A70)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR0 + 16),
    [MI(0x0A74)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR0 + 20),
    [MI(0x0A78)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR0 + 24),
    [MI(0x0A7C)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR0 + 28),

    /* SET_COMBINER_FACTOR1  0x0A80..0x0A9C (8 slots) */
    [MI(0x0A80)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR1 + 0),
    [MI(0x0A84)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR1 + 4),
    [MI(0x0A88)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR1 + 8),
    [MI(0x0A8C)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR1 + 12),
    [MI(0x0A90)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR1 + 16),
    [MI(0x0A94)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR1 + 20),
    [MI(0x0A98)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR1 + 24),
    [MI(0x0A9C)] = MF_DIRECT(NV_PGRAPH_COMBINEFACTOR1 + 28),

    /* SET_COMBINER_ALPHA_OCW  0x0AA0..0x0ABC (8 slots) */
    [MI(0x0AA0)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAO0 + 0),
    [MI(0x0AA4)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAO0 + 4),
    [MI(0x0AA8)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAO0 + 8),
    [MI(0x0AAC)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAO0 + 12),
    [MI(0x0AB0)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAO0 + 16),
    [MI(0x0AB4)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAO0 + 20),
    [MI(0x0AB8)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAO0 + 24),
    [MI(0x0ABC)] = MF_DIRECT(NV_PGRAPH_COMBINEALPHAO0 + 28),

    /* SET_COMBINER_COLOR_ICW  0x0AC0..0x0ADC (8 slots) */
    [MI(0x0AC0)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORI0 + 0),
    [MI(0x0AC4)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORI0 + 4),
    [MI(0x0AC8)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORI0 + 8),
    [MI(0x0ACC)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORI0 + 12),
    [MI(0x0AD0)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORI0 + 16),
    [MI(0x0AD4)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORI0 + 20),
    [MI(0x0AD8)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORI0 + 24),
    [MI(0x0ADC)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORI0 + 28),

    /* SET_COLOR_KEY_COLOR  0x0AE0..0x0AEC (4 slots) */
    [MI(0x0AE0)] = MF_DIRECT(NV_PGRAPH_COLORKEYCOLOR0 + 0),
    [MI(0x0AE4)] = MF_DIRECT(NV_PGRAPH_COLORKEYCOLOR0 + 4),
    [MI(0x0AE8)] = MF_DIRECT(NV_PGRAPH_COLORKEYCOLOR0 + 8),
    [MI(0x0AEC)] = MF_DIRECT(NV_PGRAPH_COLORKEYCOLOR0 + 12),

    /* SET_SHADER_CLIP_PLANE_MODE  0x17F8 */
    [MI(0x17F8)] = MF_DIRECT(NV_PGRAPH_SHADERCLIPMODE),

    /* SET_EYE_VECTOR  0x181C..0x1824 (3 slots) */
    [MI(0x181C)] = MF_DIRECT(NV_PGRAPH_EYEVEC0 + 0),
    [MI(0x1820)] = MF_DIRECT(NV_PGRAPH_EYEVEC0 + 4),
    [MI(0x1824)] = MF_DIRECT(NV_PGRAPH_EYEVEC0 + 8),

    /* SET_TEXTURE_ADDRESS  CASE_4 stride=64 */
    [MI(0x1B08)]       = MF_DIRECT(NV_PGRAPH_TEXADDRESS0 + 0),
    [MI(0x1B08 + 64)]  = MF_DIRECT(NV_PGRAPH_TEXADDRESS0 + 4),
    [MI(0x1B08 + 128)] = MF_DIRECT(NV_PGRAPH_TEXADDRESS0 + 8),
    [MI(0x1B08 + 192)] = MF_DIRECT(NV_PGRAPH_TEXADDRESS0 + 12),

    /* SET_TEXTURE_BORDER_COLOR  CASE_4 stride=64 */
    [MI(0x1B24)]       = MF_DIRECT(NV_PGRAPH_BORDERCOLOR0 + 0),
    [MI(0x1B24 + 64)]  = MF_DIRECT(NV_PGRAPH_BORDERCOLOR0 + 4),
    [MI(0x1B24 + 128)] = MF_DIRECT(NV_PGRAPH_BORDERCOLOR0 + 8),
    [MI(0x1B24 + 192)] = MF_DIRECT(NV_PGRAPH_BORDERCOLOR0 + 12),

    /* SET_SEMAPHORE_OFFSET  0x1D6C */
    [MI(0x1D6C)] = MF_DIRECT(NV_PGRAPH_SEMAPHOREOFFSET),

    /* SET_ZSTENCIL_CLEAR_VALUE  0x1D8C */
    [MI(0x1D8C)] = MF_DIRECT(NV_PGRAPH_ZSTENCILCLEARVALUE),
    /* SET_COLOR_CLEAR_VALUE  0x1D90 */
    [MI(0x1D90)] = MF_DIRECT(NV_PGRAPH_COLORCLEARVALUE),

    /* SET_CLEAR_RECT_HORIZONTAL  0x1D98 */
    [MI(0x1D98)] = MF_DIRECT(NV_PGRAPH_CLEARRECTX),
    /* SET_CLEAR_RECT_VERTICAL  0x1D9C */
    [MI(0x1D9C)] = MF_DIRECT(NV_PGRAPH_CLEARRECTY),

    /* SET_SPECULAR_FOG_FACTOR  0x1E20..0x1E24 (2 slots) */
    [MI(0x1E20)] = MF_DIRECT(NV_PGRAPH_SPECFOGFACTOR0 + 0),
    [MI(0x1E24)] = MF_DIRECT(NV_PGRAPH_SPECFOGFACTOR0 + 4),

    /* SET_COMBINER_COLOR_OCW  0x1E40..0x1E5C (8 slots) */
    [MI(0x1E40)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORO0 + 0),
    [MI(0x1E44)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORO0 + 4),
    [MI(0x1E48)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORO0 + 8),
    [MI(0x1E4C)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORO0 + 12),
    [MI(0x1E50)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORO0 + 16),
    [MI(0x1E54)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORO0 + 20),
    [MI(0x1E58)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORO0 + 24),
    [MI(0x1E5C)] = MF_DIRECT(NV_PGRAPH_COMBINECOLORO0 + 28),

    /* SET_COMBINER_CONTROL  0x1E60 */
    [MI(0x1E60)] = MF_DIRECT(NV_PGRAPH_COMBINECTL),

    /* SET_SHADER_STAGE_PROGRAM  0x1E70 */
    [MI(0x1E70)] = MF_DIRECT(NV_PGRAPH_SHADERPROG),

    /* --- Category B: Masked register writes --- */

    /* SET_FLIP_READ  0x0120 */
    [MI(0x0120)] = MF_MASKED(NV_PGRAPH_SURFACE, 1),
    /* SET_FLIP_WRITE  0x0124 */
    [MI(0x0124)] = MF_MASKED(NV_PGRAPH_SURFACE, 2),
    /* SET_FLIP_MODULO  0x0128 */
    [MI(0x0128)] = MF_MASKED(NV_PGRAPH_SURFACE, 3),

    /* SET_FOG_ENABLE  0x02A4 */
    [MI(0x02A4)] = MF_MASKED(NV_PGRAPH_CONTROL_3, 25),
    /* SET_WINDOW_CLIP_TYPE  0x02B4 */
    [MI(0x02B4)] = MF_MASKED(NV_PGRAPH_SETUPRASTER, 4),

    /* SET_ALPHA_TEST_ENABLE  0x0300 */
    [MI(0x0300)] = MF_MASKED(NV_PGRAPH_CONTROL_0, 5),
    /* SET_BLEND_ENABLE  0x0304 */
    [MI(0x0304)] = MF_MASKED(NV_PGRAPH_BLEND, 6),
    /* SET_CULL_FACE_ENABLE  0x0308 */
    [MI(0x0308)] = MF_MASKED(NV_PGRAPH_SETUPRASTER, 7),
    /* SET_DEPTH_TEST_ENABLE  0x030C */
    [MI(0x030C)] = MF_MASKED(NV_PGRAPH_CONTROL_0, 8),
    /* SET_DITHER_ENABLE  0x0310 */
    [MI(0x0310)] = MF_MASKED(NV_PGRAPH_CONTROL_0, 9),
    /* SET_LIGHTING_ENABLE  0x0314 */
    [MI(0x0314)] = MF_MASKED(NV_PGRAPH_CSV0_C, 10),
    /* SET_POINT_SMOOTH_ENABLE  0x031C */
    [MI(0x031C)] = MF_MASKED(NV_PGRAPH_SETUPRASTER, 11),
    /* SET_LINE_SMOOTH_ENABLE  0x0320 */
    [MI(0x0320)] = MF_MASKED(NV_PGRAPH_SETUPRASTER, 12),
    /* SET_POLY_SMOOTH_ENABLE  0x0324 */
    [MI(0x0324)] = MF_MASKED(NV_PGRAPH_SETUPRASTER, 13),
    /* SET_SKIN_MODE  0x0328 */
    [MI(0x0328)] = MF_MASKED(NV_PGRAPH_CSV0_D, 14),
    /* SET_STENCIL_TEST_ENABLE  0x032C */
    [MI(0x032C)] = MF_MASKED(NV_PGRAPH_CONTROL_1, 15),
    /* SET_POLY_OFFSET_POINT_ENABLE  0x0330 */
    [MI(0x0330)] = MF_MASKED(NV_PGRAPH_SETUPRASTER, 16),
    /* SET_POLY_OFFSET_LINE_ENABLE  0x0334 */
    [MI(0x0334)] = MF_MASKED(NV_PGRAPH_SETUPRASTER, 17),
    /* SET_POLY_OFFSET_FILL_ENABLE  0x0338 */
    [MI(0x0338)] = MF_MASKED(NV_PGRAPH_SETUPRASTER, 18),
    /* SET_ALPHA_FUNC  0x033C */
    [MI(0x033C)] = MF_MASKED(NV_PGRAPH_CONTROL_0, 19),
    /* SET_ALPHA_REF  0x0340 */
    [MI(0x0340)] = MF_MASKED(NV_PGRAPH_CONTROL_0, 20),

    /* SET_STENCIL_MASK (write)  0x0360 */
    [MI(0x0360)] = MF_MASKED(NV_PGRAPH_CONTROL_1, 21),
    /* SET_STENCIL_FUNC  0x0364 */
    [MI(0x0364)] = MF_MASKED(NV_PGRAPH_CONTROL_1, 22),
    /* SET_STENCIL_FUNC_REF  0x0368 */
    [MI(0x0368)] = MF_MASKED(NV_PGRAPH_CONTROL_1, 23),
    /* SET_STENCIL_FUNC_MASK  0x036C */
    [MI(0x036C)] = MF_MASKED(NV_PGRAPH_CONTROL_1, 24),

    /* SET_NORMALIZATION_ENABLE  0x03A4 */
    [MI(0x03A4)] = MF_MASKED(NV_PGRAPH_CSV0_C, 26),
    /* SET_SPECULAR_ENABLE  0x03B8 */
    [MI(0x03B8)] = MF_MASKED(NV_PGRAPH_CSV0_C, 27),
    /* SET_LIGHT_ENABLE_MASK  0x03BC */
    [MI(0x03BC)] = MF_MASKED(NV_PGRAPH_CSV0_D, 28),

    /* SET_TEXGEN_VIEW_MODEL  0x09CC */
    [MI(0x09CC)] = MF_MASKED(NV_PGRAPH_CSV0_D, 32),
    /* SET_PROVOKING_VERTEX  0x09FC */
    [MI(0x09FC)] = MF_MASKED(NV_PGRAPH_CONTROL_3, 34),

    /* SET_LOGIC_OP_ENABLE  0x17BC */
    [MI(0x17BC)] = MF_MASKED(NV_PGRAPH_BLEND, 29),
    /* SET_LOGIC_OP  0x17C0 */
    [MI(0x17C0)] = MF_MASKED(NV_PGRAPH_BLEND, 30),

    /* SET_ANTI_ALIASING_CONTROL  0x1D7C */
    [MI(0x1D7C)] = MF_MASKED(NV_PGRAPH_ANTIALIASING, 35),

    /* SET_SHADOW_DEPTH_FUNC  0x1E6C */
    [MI(0x1E6C)] = MF_MASKED(NV_PGRAPH_SHADOWCTL, 31),

    /* SET_DOT_RGBMAPPING  0x1E74 */
    [MI(0x1E74)] = MF_MASKED(NV_PGRAPH_SHADERCTL, 36),

    /* --- Category C: Translated method writes --- */

    /* SET_BLEND_FUNC_SFACTOR  0x0344 */
    [MI(0x0344)] = MF_XLAT(NV_PGRAPH_BLEND, 37, XLAT_BLEND_FACTOR),
    /* SET_BLEND_FUNC_DFACTOR  0x0348 */
    [MI(0x0348)] = MF_XLAT(NV_PGRAPH_BLEND, 38, XLAT_BLEND_FACTOR),
    /* SET_BLEND_EQUATION  0x0350 */
    [MI(0x0350)] = MF_XLAT(NV_PGRAPH_BLEND, 39, XLAT_BLEND_EQN),
    /* SET_DEPTH_FUNC  0x0354 */
    [MI(0x0354)] = MF_XLAT(NV_PGRAPH_CONTROL_0, 40, XLAT_DEPTH_FUNC),
    /* SET_STENCIL_OP_FAIL  0x0370 */
    [MI(0x0370)] = MF_XLAT(NV_PGRAPH_CONTROL_2, 41, XLAT_STENCIL_OP),
    /* SET_STENCIL_OP_ZFAIL  0x0374 */
    [MI(0x0374)] = MF_XLAT(NV_PGRAPH_CONTROL_2, 42, XLAT_STENCIL_OP),
    /* SET_STENCIL_OP_ZPASS  0x0378 */
    [MI(0x0378)] = MF_XLAT(NV_PGRAPH_CONTROL_2, 43, XLAT_STENCIL_OP),
    /* SET_SHADE_MODE  0x037C */
    [MI(0x037C)] = MF_XLAT(NV_PGRAPH_CONTROL_3, 44, XLAT_SHADE_MODE),
    /* SET_FRONT_POLYGON_MODE  0x038C */
    [MI(0x038C)] = MF_XLAT(NV_PGRAPH_SETUPRASTER, 45, XLAT_POLYGON_MODE),
    /* SET_BACK_POLYGON_MODE  0x0390 */
    [MI(0x0390)] = MF_XLAT(NV_PGRAPH_SETUPRASTER, 46, XLAT_POLYGON_MODE),
    /* SET_CULL_FACE  0x039C */
    [MI(0x039C)] = MF_XLAT(NV_PGRAPH_SETUPRASTER, 47, XLAT_CULL_FACE),
    /* SET_FRONT_FACE  0x03A0 */
    [MI(0x03A0)] = MF_XLAT(NV_PGRAPH_SETUPRASTER, 48, XLAT_FRONT_FACE),

    /* --- Category D: Texture methods with dirty tracking --- */

    /* SET_TEXTURE_OFFSET  0x1B00 stride=64 */
    [MI(0x1B00)]       = MF_TEX(NV_PGRAPH_TEXOFFSET0,     0),
    [MI(0x1B00 + 64)]  = MF_TEX(NV_PGRAPH_TEXOFFSET1,     1),
    [MI(0x1B00 + 128)] = MF_TEX(NV_PGRAPH_TEXOFFSET2,     2),
    [MI(0x1B00 + 192)] = MF_TEX(NV_PGRAPH_TEXOFFSET3,     3),

    /* SET_TEXTURE_CONTROL0  0x1B0C stride=64 */
    [MI(0x1B0C)]       = MF_TEX(NV_PGRAPH_TEXCTL0_0,      0),
    [MI(0x1B0C + 64)]  = MF_TEX(NV_PGRAPH_TEXCTL0_1,      1),
    [MI(0x1B0C + 128)] = MF_TEX(NV_PGRAPH_TEXCTL0_2,      2),
    [MI(0x1B0C + 192)] = MF_TEX(NV_PGRAPH_TEXCTL0_3,      3),

    /* SET_TEXTURE_CONTROL1  0x1B10 stride=64 */
    [MI(0x1B10)]       = MF_TEX(NV_PGRAPH_TEXCTL1_0,      0),
    [MI(0x1B10 + 64)]  = MF_TEX(NV_PGRAPH_TEXCTL1_1,      1),
    [MI(0x1B10 + 128)] = MF_TEX(NV_PGRAPH_TEXCTL1_2,      2),
    [MI(0x1B10 + 192)] = MF_TEX(NV_PGRAPH_TEXCTL1_3,      3),

    /* SET_TEXTURE_FILTER  0x1B14 stride=64 */
    [MI(0x1B14)]       = MF_TEX(NV_PGRAPH_TEXFILTER0,     0),
    [MI(0x1B14 + 64)]  = MF_TEX(NV_PGRAPH_TEXFILTER1,     1),
    [MI(0x1B14 + 128)] = MF_TEX(NV_PGRAPH_TEXFILTER2,     2),
    [MI(0x1B14 + 192)] = MF_TEX(NV_PGRAPH_TEXFILTER3,     3),

    /* SET_TEXTURE_IMAGE_RECT  0x1B1C stride=64 */
    [MI(0x1B1C)]       = MF_TEX(NV_PGRAPH_TEXIMAGERECT0,  0),
    [MI(0x1B1C + 64)]  = MF_TEX(NV_PGRAPH_TEXIMAGERECT1,  1),
    [MI(0x1B1C + 128)] = MF_TEX(NV_PGRAPH_TEXIMAGERECT2,  2),
    [MI(0x1B1C + 192)] = MF_TEX(NV_PGRAPH_TEXIMAGERECT3,  3),

    /* --- Category E: Vertex data array offsets (custom handler) --- */

    /* SET_VERTEX_DATA_ARRAY_OFFSET  0x1720..0x175C (16 slots, stride=4) */
    [MI(0x1720)]      = MF_VTX_OFF(0),
    [MI(0x1720 + 4)]  = MF_VTX_OFF(1),
    [MI(0x1720 + 8)]  = MF_VTX_OFF(2),
    [MI(0x1720 + 12)] = MF_VTX_OFF(3),
    [MI(0x1720 + 16)] = MF_VTX_OFF(4),
    [MI(0x1720 + 20)] = MF_VTX_OFF(5),
    [MI(0x1720 + 24)] = MF_VTX_OFF(6),
    [MI(0x1720 + 28)] = MF_VTX_OFF(7),
    [MI(0x1720 + 32)] = MF_VTX_OFF(8),
    [MI(0x1720 + 36)] = MF_VTX_OFF(9),
    [MI(0x1720 + 40)] = MF_VTX_OFF(10),
    [MI(0x1720 + 44)] = MF_VTX_OFF(11),
    [MI(0x1720 + 48)] = MF_VTX_OFF(12),
    [MI(0x1720 + 52)] = MF_VTX_OFF(13),
    [MI(0x1720 + 56)] = MF_VTX_OFF(14),
    [MI(0x1720 + 60)] = MF_VTX_OFF(15),

    /* --- Category F: Additional masked register writes --- */

    /* SET_TRANSFORM_CONSTANT_LOAD  0x1EA4 */
    [MI(0x1EA4)] = MF_MASKED(NV_PGRAPH_CHEOPS_OFFSET, 49),
};

#undef MF_DIRECT
#undef MF_MASKED
#undef MF_XLAT
#undef MF_TEX
#undef MF_VTX_OFF
#undef MI

static inline bool fast_entry_apply(PGRAPHState *pg,
                                    const MethodFastPath *f, uint32_t p)
{
    if (f->xlat >= XLAT_TEX_DIRTY_0 && f->xlat <= XLAT_TEX_DIRTY_3) {
        int slot = f->xlat - XLAT_TEX_DIRTY_0;
        bool changed = (p != pgraph_reg_r(pg, f->reg));
        pg->texture_dirty[slot] |= changed;
        pgraph_reg_w(pg, f->reg, p);
        return true;
    }
    if (f->xlat >= XLAT_VTX_ARRAY_OFFSET_0 &&
        f->xlat <= XLAT_VTX_ARRAY_OFFSET_LAST) {
        int slot = f->xlat - XLAT_VTX_ARRAY_OFFSET_0;
        pg->vertex_attributes[slot].dma_select = p & 0x80000000;
        pg->vertex_attributes[slot].offset = p & 0x7fffffff;
        pg->vertex_attr_gen++;
        return true;
    }
    if (f->xlat) {
        p = fast_xlat(f->xlat, p);
        if (p == UINT32_MAX) return false;
    }
    if (f->mask_idx == 0) {
        pgraph_reg_w(pg, f->reg, p);
    } else {
        uint32_t rv = pgraph_reg_r(pg, f->reg);
        SET_MASK(rv, mask_lut[f->mask_idx], p);
        pgraph_reg_w(pg, f->reg, rv);
    }
    return true;
}

static inline bool fast_entry_apply_atomic(PGRAPHState *pg,
                                           const MethodFastPath *f, uint32_t p)
{
    if (f->xlat >= XLAT_TEX_DIRTY_0 && f->xlat <= XLAT_TEX_DIRTY_3) {
        int slot = f->xlat - XLAT_TEX_DIRTY_0;
        bool changed = (p != qatomic_read(&pg->regs_[f->reg]));
        pg->texture_dirty[slot] |= changed;
        pgraph_reg_w_atomic(pg, f->reg, p);
        return true;
    }
    if (f->xlat >= XLAT_VTX_ARRAY_OFFSET_0 &&
        f->xlat <= XLAT_VTX_ARRAY_OFFSET_LAST) {
        int slot = f->xlat - XLAT_VTX_ARRAY_OFFSET_0;
        pg->vertex_attributes[slot].dma_select = p & 0x80000000;
        pg->vertex_attributes[slot].offset = p & 0x7fffffff;
        pg->vertex_attr_gen++;
        return true;
    }
    if (f->xlat) {
        p = fast_xlat(f->xlat, p);
        if (p == UINT32_MAX) return false;
    }
    if (f->mask_idx == 0) {
        pgraph_reg_w_atomic(pg, f->reg, p);
    } else {
        uint32_t rv = qatomic_read(&pg->regs_[f->reg]);
        SET_MASK(rv, mask_lut[f->mask_idx], p);
        pgraph_reg_w_atomic(pg, f->reg, rv);
    }
    return true;
}

#endif /* XEMU_OPT_METHOD_FAST_TABLE */

#ifndef XEMU_OPT_LOCKLESS_FAST_DISPATCH
#define XEMU_OPT_LOCKLESS_FAST_DISPATCH XEMU_OPT_METHOD_FAST_TABLE
#endif

#if XEMU_OPT_LOCKLESS_FAST_DISPATCH

#ifndef METHOD_ADDR_TO_INDEX
#define METHOD_ADDR_TO_INDEX(x) ((x) >> 2)
#endif

int pgraph_method_try_fast(NV2AState *d, unsigned int subchannel,
                           unsigned int method, uint32_t parameter,
                           uint32_t *parameters, size_t num_words_available,
                           size_t max_lookahead_words)
{
    PGRAPHState *pg = &d->pgraph;

    if (method < 0x100 ||
        subchannel != pg->last_subchannel ||
        pg->cached_graphics_class != NV_KELVIN_PRIMITIVE) {
        return 0;
    }

    unsigned int midx = METHOD_ADDR_TO_INDEX(method);
    if (midx >= 0x800) return 0;

    const MethodFastPath *fast = &method_fast[midx];
    if (!fast->reg && !fast->xlat) return 0;

    if (!fast_entry_apply_atomic(pg, fast, parameter)) return 0;

    size_t consumed = 1;

    while (consumed < num_words_available) {
        unsigned int next_midx = midx + 1;
        if (next_midx >= 0x800) break;
        const MethodFastPath *nf = &method_fast[next_midx];
        if (!nf->reg && !nf->xlat) break;
        uint32_t p = ldl_le_p(parameters + consumed);
        if (!fast_entry_apply_atomic(pg, nf, p)) break;
        midx = next_midx;
        consumed++;
    }

    while (consumed < max_lookahead_words) {
        uint32_t hdr = ldl_le_p(parameters + consumed);
        if ((hdr & 0xe0030003) != 0) break;
        uint32_t next_method = hdr & 0x1ffc;
        uint32_t next_sub    = (hdr >> 13) & 7;
        uint32_t next_count  = (hdr >> 18) & 0x7ff;
        if (next_sub != subchannel || next_method < 0x100
            || next_count == 0) break;
        unsigned int nm = METHOD_ADDR_TO_INDEX(next_method);
        if (nm + next_count > 0x800) break;
        if (consumed + 1 + next_count > max_lookahead_words) break;
        bool all_fast = true;
        for (uint32_t i = 0; i < next_count; i++) {
            if (!method_fast[nm + i].reg && !method_fast[nm + i].xlat) {
                all_fast = false;
                break;
            }
        }
        if (!all_fast) break;
        consumed++;
        for (uint32_t i = 0; i < next_count; i++) {
            const MethodFastPath *cf = &method_fast[nm + i];
            uint32_t p = ldl_le_p(parameters + consumed);
            if (!fast_entry_apply_atomic(pg, cf, p)) {
                consumed -= (i + 1);
                goto coalesce_done;
            }
            consumed++;
        }
    }
coalesce_done:
    return consumed;
}

#endif /* XEMU_OPT_LOCKLESS_FAST_DISPATCH */

NV2AState *g_nv2a;

uint64_t pgraph_read(void *opaque, hwaddr addr, unsigned int size)
{
    NV2AState *d = (NV2AState *)opaque;
    PGRAPHState *pg = &d->pgraph;

    qemu_mutex_lock(&pg->lock);

    uint64_t r = 0;
    switch (addr) {
    case NV_PGRAPH_INTR:
        r = pg->pending_interrupts;
        break;
    case NV_PGRAPH_INTR_EN:
        r = pg->enabled_interrupts;
        break;
    case NV_PGRAPH_RDI_DATA: {
        unsigned int select = PG_GET_MASK(NV_PGRAPH_RDI_INDEX,
                                       NV_PGRAPH_RDI_INDEX_SELECT);
        unsigned int address = PG_GET_MASK(NV_PGRAPH_RDI_INDEX,
                                        NV_PGRAPH_RDI_INDEX_ADDRESS);

        r = pgraph_rdi_read(pg, select, address);

        /* FIXME: Overflow into select? */
        assert(address < GET_MASK(NV_PGRAPH_RDI_INDEX_ADDRESS,
                                  NV_PGRAPH_RDI_INDEX_ADDRESS));
        PG_SET_MASK(NV_PGRAPH_RDI_INDEX,
                 NV_PGRAPH_RDI_INDEX_ADDRESS, address + 1);
        break;
    }
    default:
        r = pgraph_reg_r(pg, addr);
        break;
    }

    qemu_mutex_unlock(&pg->lock);

    nv2a_reg_log_read(NV_PGRAPH, addr, size, r);
    return r;
}

void pgraph_write(void *opaque, hwaddr addr, uint64_t val, unsigned int size)
{
    NV2AState *d = (NV2AState *)opaque;
    PGRAPHState *pg = &d->pgraph;
    bool needs_pfifo_lock;

    nv2a_reg_log_write(NV_PGRAPH, addr, size, val);

    switch (addr) {
    case NV_PGRAPH_INTR:
    case NV_PGRAPH_INCREMENT:
    case NV_PGRAPH_FIFO:
        needs_pfifo_lock = true;
        break;
    default:
        needs_pfifo_lock = false;
        break;
    }

    if (needs_pfifo_lock) {
        qemu_mutex_lock(&d->pfifo.lock);
    }
    qemu_mutex_lock(&pg->lock);

    switch (addr) {
    case NV_PGRAPH_INTR:
        pg->pending_interrupts &= ~val;

        if (!(pg->pending_interrupts & NV_PGRAPH_INTR_ERROR)) {
            pg->waiting_for_nop = false;
        }
        if (!(pg->pending_interrupts & NV_PGRAPH_INTR_CONTEXT_SWITCH)) {
            pg->waiting_for_context_switch = false;
        }
        pfifo_kick(d);
        break;
    case NV_PGRAPH_INTR_EN:
        pg->enabled_interrupts = val;
        break;
    case NV_PGRAPH_INCREMENT:
        if (val & NV_PGRAPH_INCREMENT_READ_3D) {
            PG_SET_MASK(NV_PGRAPH_SURFACE,
                     NV_PGRAPH_SURFACE_READ_3D,
                     (PG_GET_MASK(NV_PGRAPH_SURFACE,
                              NV_PGRAPH_SURFACE_READ_3D)+1)
                        % PG_GET_MASK(NV_PGRAPH_SURFACE,
                                   NV_PGRAPH_SURFACE_MODULO_3D) );
            nv2a_profile_increment();
            pfifo_kick(d);
        }
        break;
    case NV_PGRAPH_RDI_DATA: {
        unsigned int select = PG_GET_MASK(NV_PGRAPH_RDI_INDEX,
                                       NV_PGRAPH_RDI_INDEX_SELECT);
        unsigned int address = PG_GET_MASK(NV_PGRAPH_RDI_INDEX,
                                        NV_PGRAPH_RDI_INDEX_ADDRESS);

        pgraph_rdi_write(pg, select, address, val);

        /* FIXME: Overflow into select? */
        assert(address < GET_MASK(NV_PGRAPH_RDI_INDEX_ADDRESS,
                                  NV_PGRAPH_RDI_INDEX_ADDRESS));
        PG_SET_MASK(NV_PGRAPH_RDI_INDEX,
                 NV_PGRAPH_RDI_INDEX_ADDRESS, address + 1);
        break;
    }
    case NV_PGRAPH_CHANNEL_CTX_TRIGGER: {
        hwaddr context_address =
            PG_GET_MASK(NV_PGRAPH_CHANNEL_CTX_POINTER,
                     NV_PGRAPH_CHANNEL_CTX_POINTER_INST) << 4;

        if (val & NV_PGRAPH_CHANNEL_CTX_TRIGGER_READ_IN) {
#if DEBUG_NV2A
            unsigned pgraph_channel_id =
                PG_GET_MASK(NV_PGRAPH_CTX_USER, NV_PGRAPH_CTX_USER_CHID);
#endif
            NV2A_DPRINTF("PGRAPH: read channel %d context from %" HWADDR_PRIx "\n",
                         pgraph_channel_id, context_address);

            assert(context_address < memory_region_size(&d->ramin));

            uint8_t *context_ptr = d->ramin_ptr + context_address;
            uint32_t context_user = ldl_le_p((uint32_t*)context_ptr);

            NV2A_DPRINTF("    - CTX_USER = 0x%x\n", context_user);

            pgraph_reg_w(pg, NV_PGRAPH_CTX_USER, context_user);
            // pgraph_set_context_user(d, context_user);
        }
        if (val & NV_PGRAPH_CHANNEL_CTX_TRIGGER_WRITE_OUT) {
            /* do stuff ... */
        }

        break;
    }
    default:
        pgraph_reg_w(pg, addr, val);
        break;
    }

    // events
    switch (addr) {
    case NV_PGRAPH_FIFO:
        pfifo_kick(d);
        break;
    }

    qemu_mutex_unlock(&pg->lock);
    if (needs_pfifo_lock) {
        qemu_mutex_unlock(&d->pfifo.lock);
    }
}

void pgraph_context_switch(NV2AState *d, unsigned int channel_id)
{
    PGRAPHState *pg = &d->pgraph;

    bool channel_valid =
        pgraph_reg_r(pg, NV_PGRAPH_CTX_CONTROL) & NV_PGRAPH_CTX_CONTROL_CHID;
    unsigned pgraph_channel_id =
        PG_GET_MASK(NV_PGRAPH_CTX_USER, NV_PGRAPH_CTX_USER_CHID);

    bool valid = channel_valid && pgraph_channel_id == channel_id;
    if (!valid) {
        pg->last_subchannel = UINT_MAX;
        pg->cached_graphics_class = 0;
        PG_SET_MASK(NV_PGRAPH_TRAPPED_ADDR,
                 NV_PGRAPH_TRAPPED_ADDR_CHID, channel_id);

        NV2A_DPRINTF("pgraph switching to ch %d\n", channel_id);

        /* TODO: hardware context switching */
        assert(!PG_GET_MASK(NV_PGRAPH_DEBUG_3,
                            NV_PGRAPH_DEBUG_3_HW_CONTEXT_SWITCH));

        pg->waiting_for_context_switch = true;
        qemu_mutex_unlock(&pg->lock);
        bql_lock();
        pg->pending_interrupts |= NV_PGRAPH_INTR_CONTEXT_SWITCH;
        nv2a_update_irq(d);
        bql_unlock();
        qemu_mutex_lock(&pg->lock);
    }
}

static const PGRAPHRenderer *renderers[CONFIG_DISPLAY_RENDERER__COUNT];
#ifdef __ANDROID__
static bool nv2a_android_early_init_done;
#ifdef CONFIG_OPENGL
void pgraph_gl_force_register(void);
#endif
#ifdef CONFIG_VULKAN
void pgraph_vk_force_register(void);
#endif
#endif

void pgraph_renderer_register(const PGRAPHRenderer *renderer)
{
    assert(renderer->type < CONFIG_DISPLAY_RENDERER__COUNT);
    renderers[renderer->type] = renderer;
}

void pgraph_init(NV2AState *d)
{
    g_nv2a = d;
    pgraph_init_reg_category_table();

    PGRAPHState *pg = &d->pgraph;
    qemu_mutex_init(&pg->lock);
    qemu_mutex_init(&pg->renderer_lock);
    qemu_event_init(&pg->sync_complete, false);
    qemu_event_init(&pg->flush_complete, false);
    qemu_cond_init(&pg->framebuffer_released);
    qemu_event_init(&pg->renderer_switch_complete, false);
    pg->renderer_switch_phase = PGRAPH_RENDERER_SWITCH_PHASE_IDLE;

    pg->frame_time = 0;
    pg->draw_time = 0;
    pg->last_subchannel = UINT_MAX;
    pg->cached_graphics_class = 0;

    pg->material_alpha = 0.0f;
    PG_SET_MASK(NV_PGRAPH_CONTROL_3, NV_PGRAPH_CONTROL_3_SHADEMODE,
         NV_PGRAPH_CONTROL_3_SHADEMODE_SMOOTH);
    pg->primitive_mode = PRIM_TYPE_INVALID;

    for (int i = 0; i < NV2A_VERTEXSHADER_ATTRIBUTES; i++) {
        VertexAttribute *attribute = &pg->vertex_attributes[i];
#ifdef __ANDROID__
        size_t inline_batch_cap = 32768;
#else
        size_t inline_batch_cap = NV2A_MAX_BATCH_LENGTH;
#endif
        attribute->inline_buffer = (float*)g_malloc(inline_batch_cap
                                              * sizeof(float) * 4);
        attribute->inline_buffer_populated = false;
    }

    pgraph_clear_dirty_reg_map(pg);
}

void pgraph_clear_dirty_reg_map(PGRAPHState *pg)
{
    memset(pg->regs_dirty, 0, sizeof(pg->regs_dirty));
}

static CONFIG_DISPLAY_RENDERER get_default_renderer(void)
{
#ifdef __ANDROID__
#ifdef CONFIG_VULKAN
    if (renderers[CONFIG_DISPLAY_RENDERER_VULKAN]) {
        return CONFIG_DISPLAY_RENDERER_VULKAN;
    }
#endif
#ifdef CONFIG_OPENGL
    if (renderers[CONFIG_DISPLAY_RENDERER_OPENGL]) {
        return CONFIG_DISPLAY_RENDERER_OPENGL;
    }
#endif
#else
#ifdef CONFIG_OPENGL
    if (renderers[CONFIG_DISPLAY_RENDERER_OPENGL]) {
        return CONFIG_DISPLAY_RENDERER_OPENGL;
    }
#endif
#ifdef CONFIG_VULKAN
    if (renderers[CONFIG_DISPLAY_RENDERER_VULKAN]) {
        return CONFIG_DISPLAY_RENDERER_VULKAN;
    }
#endif
#endif
    fprintf(stderr, "Warning: No available renderer\n");
    return CONFIG_DISPLAY_RENDERER_NULL;
}

void nv2a_context_init(void)
{
    if (!renderers[g_config.display.renderer]) {
        g_config.display.renderer = get_default_renderer();
        if (!renderers[g_config.display.renderer]) {
            fprintf(stderr, "Warning: No available renderer\n");
            return;
        }
        fprintf(stderr,
                "Warning: Configured renderer unavailable. Switching to %s.\n",
                renderers[g_config.display.renderer]->name);
    }

    // FIXME: We need a mechanism for renderer to initialize new GL contexts
    //        on the main thread at run time. For now, just let them all create
    //        what they need.
#ifdef __ANDROID__
    if (!nv2a_android_early_init_done) {
        fprintf(stderr, "Warning: NV2A early context init not run on SDL thread\n");
    }
#else
    for (int i = 0; i < ARRAY_SIZE(renderers); i++) {
        const PGRAPHRenderer *r = renderers[i];
        if (!r) {
            continue;
        }
        if (r->ops.early_context_init) {
            r->ops.early_context_init();
        }
    }
#endif
}

#ifdef __ANDROID__
void nv2a_android_early_context_init(void)
{
    if (nv2a_android_early_init_done) {
        return;
    }
#ifdef CONFIG_VULKAN
    pgraph_vk_force_register();
#endif
#ifdef CONFIG_OPENGL
    pgraph_gl_force_register();
#endif
#ifdef __ANDROID__
    __android_log_print(ANDROID_LOG_INFO, "hakuX",
                        "nv2a_android_early_context_init: renderer=%d",
                        g_config.display.renderer);
#endif
    if (!renderers[g_config.display.renderer]) {
        g_config.display.renderer = get_default_renderer();
        if (!renderers[g_config.display.renderer]) {
#ifdef __ANDROID__
            __android_log_print(ANDROID_LOG_ERROR, "hakuX",
                                "nv2a_android_early_context_init: no renderer available");
#endif
            fprintf(stderr, "Warning: No available renderer\n");
            return;
        }
        fprintf(stderr,
                "Warning: Configured renderer unavailable. Switching to %s.\n",
                renderers[g_config.display.renderer]->name);
    }
    const PGRAPHRenderer *r = renderers[g_config.display.renderer];
    if (r && r->ops.early_context_init) {
        r->ops.early_context_init();
    }
    nv2a_android_early_init_done = true;
}
#endif

static bool attempt_renderer_init(PGRAPHState *pg)
{
    NV2AState *d = container_of(pg, NV2AState, pgraph);

    pg->renderer = renderers[g_config.display.renderer];
    if (!pg->renderer) {
        xemu_queue_error_message("Configured renderer not available");
        return false;
    }

    Error *local_err = NULL;
#ifdef __ANDROID__
    __android_log_print(ANDROID_LOG_INFO, "hakuX",
                        "attempt_renderer_init: renderer=%d name=%s",
                        g_config.display.renderer,
                        pg->renderer->name);
#endif
    if (pg->renderer->ops.init) {
        pg->renderer->ops.init(d, &local_err);
    }
    if (local_err) {
        const char *msg = error_get_pretty(local_err);
#ifdef __ANDROID__
        __android_log_print(ANDROID_LOG_ERROR, "hakuX",
                            "attempt_renderer_init failed: %s", msg ? msg : "(null)");
#endif
        xemu_queue_error_message(msg);
        error_free(local_err);
        local_err = NULL;
        return false;
    }

    return true;
}

static void init_renderer(PGRAPHState *pg)
{
    CONFIG_DISPLAY_RENDERER original_renderer = g_config.display.renderer;
    CONFIG_DISPLAY_RENDERER default_renderer = get_default_renderer();
    CONFIG_DISPLAY_RENDERER attempts[CONFIG_DISPLAY_RENDERER__COUNT];
    int attempt_count = 0;

    attempts[attempt_count++] = original_renderer;
    if (default_renderer != original_renderer) {
        attempts[attempt_count++] = default_renderer;
    }
    for (int i = 0; i < CONFIG_DISPLAY_RENDERER__COUNT; i++) {
        CONFIG_DISPLAY_RENDERER renderer = (CONFIG_DISPLAY_RENDERER)i;
        bool already_added = false;
        for (int j = 0; j < attempt_count; j++) {
            if (attempts[j] == renderer) {
                already_added = true;
                break;
            }
        }
        if (!already_added && renderers[renderer]) {
            attempts[attempt_count++] = renderer;
        }
    }

    for (int i = 0; i < attempt_count; i++) {
        g_config.display.renderer = attempts[i];
        if (attempt_renderer_init(pg)) {
            if (attempts[i] != original_renderer) {
                g_autofree gchar *msg = g_strdup_printf(
                    "Switched renderer to %s", pg->renderer->name);
                xemu_queue_notification(msg);
            }
            return;
        }
    }

    fprintf(stderr, "Fatal error: cannot initialize renderer\n");
    exit(1);
}

void pgraph_init_thread(NV2AState *d)
{
    init_renderer(&d->pgraph);
}

void pgraph_destroy(PGRAPHState *pg)
{
    NV2AState *d = container_of(pg, NV2AState, pgraph);

    if (pg->renderer->ops.finalize) {
       pg->renderer->ops.finalize(d);
    }

    qemu_mutex_destroy(&pg->lock);
}

int nv2a_get_framebuffer_surface(void)
{
    NV2AState *d = g_nv2a;
    PGRAPHState *pg = &d->pgraph;
    int s = 0;

    qemu_mutex_lock(&pg->renderer_lock);
    assert(!pg->framebuffer_in_use);
    pg->framebuffer_in_use = true;
    if (pg->renderer->ops.get_framebuffer_surface) {
        s = pg->renderer->ops.get_framebuffer_surface(d);
    }
    qemu_mutex_unlock(&pg->renderer_lock);

    return s;
}

void nv2a_release_framebuffer_surface(void)
{
    NV2AState *d = g_nv2a;
    PGRAPHState *pg = &d->pgraph;
    qemu_mutex_lock(&pg->renderer_lock);
    pg->framebuffer_in_use = false;
    qemu_cond_broadcast(&pg->framebuffer_released);
    qemu_mutex_unlock(&pg->renderer_lock);
}

void nv2a_set_surface_scale_factor(unsigned int scale)
{
    NV2AState *d = g_nv2a;

    bql_unlock();
    qemu_mutex_lock(&d->pgraph.renderer_lock);
    if (d->pgraph.renderer->ops.set_surface_scale_factor) {
        d->pgraph.renderer->ops.set_surface_scale_factor(d, scale);
    }
    qemu_mutex_unlock(&d->pgraph.renderer_lock);
    bql_lock();
}

unsigned int nv2a_get_surface_scale_factor(void)
{
    NV2AState *d = g_nv2a;
    int s = 1;

    bql_unlock();
    qemu_mutex_lock(&d->pgraph.renderer_lock);
    if (d->pgraph.renderer->ops.get_surface_scale_factor) {
        s = d->pgraph.renderer->ops.get_surface_scale_factor(d);
    }
    qemu_mutex_unlock(&d->pgraph.renderer_lock);
    bql_lock();

    return s;
}

#define METHOD_ADDR(gclass, name) \
    gclass ## _ ## name
#ifndef METHOD_ADDR_TO_INDEX
#define METHOD_ADDR_TO_INDEX(x) ((x)>>2)
#endif
#define METHOD_NAME_STR(gclass, name) \
    tostring(gclass ## _ ## name)
#define METHOD_FUNC_NAME(gclass, name) \
    pgraph_ ## gclass ## _ ## name ## _handler
#define METHOD_HANDLER_ARG_DECL \
    NV2AState *d, PGRAPHState *pg, \
    unsigned int subchannel, unsigned int method, \
    uint32_t parameter, uint32_t *parameters, \
    size_t num_words_available, size_t *num_words_consumed, bool inc
#define METHOD_HANDLER_ARGS \
    d, pg, subchannel, method, parameter, parameters, \
    num_words_available, num_words_consumed, inc
#define DEF_METHOD_PROTO(gclass, name) \
    static void METHOD_FUNC_NAME(gclass, name)(METHOD_HANDLER_ARG_DECL)

#define DEF_METHOD(gclass, name) \
    DEF_METHOD_PROTO(gclass, name);
#define DEF_METHOD_RANGE(gclass, name, range) \
    DEF_METHOD_PROTO(gclass, name);
#define DEF_METHOD_CASE_4_OFFSET(gclass, name, offset, stride) /* Drop */
#define DEF_METHOD_CASE_4(gclass, name, stride) \
    DEF_METHOD_PROTO(gclass, name);
#include "methods.h.inc"
#undef DEF_METHOD
#undef DEF_METHOD_RANGE
#undef DEF_METHOD_CASE_4_OFFSET
#undef DEF_METHOD_CASE_4

typedef void (*MethodFunc)(METHOD_HANDLER_ARG_DECL);
static const struct {
    uint32_t base;
    const char *name;
    MethodFunc handler;
} pgraph_kelvin_methods[0x800] = {
#define DEF_METHOD(gclass, name)                        \
    [METHOD_ADDR_TO_INDEX(METHOD_ADDR(gclass, name))] = \
    { \
        METHOD_ADDR(gclass, name), \
        METHOD_NAME_STR(gclass, name), \
        METHOD_FUNC_NAME(gclass, name), \
    },
#define DEF_METHOD_RANGE(gclass, name, range) \
    [METHOD_ADDR_TO_INDEX(METHOD_ADDR(gclass, name)) \
     ... METHOD_ADDR_TO_INDEX(METHOD_ADDR(gclass, name) + 4*range - 1)] = \
    { \
        METHOD_ADDR(gclass, name), \
        METHOD_NAME_STR(gclass, name), \
        METHOD_FUNC_NAME(gclass, name), \
    },
#define DEF_METHOD_CASE_4_OFFSET(gclass, name, offset, stride) \
    [METHOD_ADDR_TO_INDEX(METHOD_ADDR(gclass, name) + offset)] = \
    { \
        METHOD_ADDR(gclass, name), \
        METHOD_NAME_STR(gclass, name), \
        METHOD_FUNC_NAME(gclass, name), \
    }, \
    [METHOD_ADDR_TO_INDEX(METHOD_ADDR(gclass, name) + offset + stride)] = \
    { \
        METHOD_ADDR(gclass, name), \
        METHOD_NAME_STR(gclass, name), \
        METHOD_FUNC_NAME(gclass, name), \
    }, \
    [METHOD_ADDR_TO_INDEX(METHOD_ADDR(gclass, name) + offset + stride * 2)] = \
    { \
        METHOD_ADDR(gclass, name), \
        METHOD_NAME_STR(gclass, name), \
        METHOD_FUNC_NAME(gclass, name), \
    }, \
    [METHOD_ADDR_TO_INDEX(METHOD_ADDR(gclass, name) + offset + stride * 3)] = \
    { \
        METHOD_ADDR(gclass, name), \
        METHOD_NAME_STR(gclass, name), \
        METHOD_FUNC_NAME(gclass, name), \
    },
#define DEF_METHOD_CASE_4(gclass, name, stride) \
    DEF_METHOD_CASE_4_OFFSET(gclass, name, 0, stride)
#include "methods.h.inc"
#undef DEF_METHOD
#undef DEF_METHOD_RANGE
#undef DEF_METHOD_CASE_4_OFFSET
#undef DEF_METHOD_CASE_4
};

#define METHOD_RANGE_END_NAME(gclass, name) \
    pgraph_ ## gclass ## _ ## name ## __END
#define DEF_METHOD(gclass, name) \
    static const size_t METHOD_RANGE_END_NAME(gclass, name) = \
        METHOD_ADDR(gclass, name) + 4;
#define DEF_METHOD_RANGE(gclass, name, range) \
    static const size_t METHOD_RANGE_END_NAME(gclass, name) = \
        METHOD_ADDR(gclass, name) + 4*range;
#define DEF_METHOD_CASE_4_OFFSET(gclass, name, offset, stride) /* drop */
#define DEF_METHOD_CASE_4(gclass, name, stride) \
    static const size_t METHOD_RANGE_END_NAME(gclass, name) = \
        METHOD_ADDR(gclass, name) + 4*stride;
#include "methods.h.inc"
#undef DEF_METHOD
#undef DEF_METHOD_RANGE
#undef DEF_METHOD_CASE_4_OFFSET
#undef DEF_METHOD_CASE_4

#if TRACE_NV2A_PGRAPH_METHOD_ENABLED
static void pgraph_method_log(unsigned int subchannel,
                              unsigned int graphics_class,
                              unsigned int method, uint32_t parameter)
{
    const char *method_name = "?";
    static unsigned int last = 0;
    static unsigned int count = 0;

    if (last == NV097_ARRAY_ELEMENT16 && method != last) {
        method_name = "NV097_ARRAY_ELEMENT16";
        trace_nv2a_pgraph_method_abbrev(subchannel, graphics_class, last,
                                        method_name, count);
    }

    if (method != NV097_ARRAY_ELEMENT16) {
        uint32_t base = method;
        switch (graphics_class) {
        case NV_KELVIN_PRIMITIVE: {
            int idx = METHOD_ADDR_TO_INDEX(method);
            if (idx < ARRAY_SIZE(pgraph_kelvin_methods) &&
                pgraph_kelvin_methods[idx].handler) {
                method_name = pgraph_kelvin_methods[idx].name;
                base = pgraph_kelvin_methods[idx].base;
            }
            break;
        }
        default:
            break;
        }

        uint32_t offset = method - base;
        trace_nv2a_pgraph_method(subchannel, graphics_class, method,
                                 method_name, offset, parameter);
    }

    if (method == last) {
        count++;
    } else {
        count = 0;
    }
    last = method;
}
#endif

static void pgraph_method_inc(MethodFunc handler, uint32_t end,
                              METHOD_HANDLER_ARG_DECL)
{
    if (!inc) {
        handler(METHOD_HANDLER_ARGS);
        return;
    }
    size_t count = MIN(num_words_available, (end - method) / 4);
    for (size_t i = 0; i < count; i++) {
        parameter = ldl_le_p(parameters + i);
#if TRACE_NV2A_PGRAPH_METHOD_ENABLED
        if (i) {
            pgraph_method_log(subchannel, NV_KELVIN_PRIMITIVE, method,
                              parameter);
        }
#endif
        handler(METHOD_HANDLER_ARGS);
        method += 4;
    }
    *num_words_consumed = count;
}

static void pgraph_method_non_inc(MethodFunc handler, METHOD_HANDLER_ARG_DECL)
{
    if (inc) {
        handler(METHOD_HANDLER_ARGS);
        return;
    }

    for (size_t i = 0; i < num_words_available; i++) {
        parameter = ldl_le_p(parameters + i);
#if TRACE_NV2A_PGRAPH_METHOD_ENABLED
        if (i) {
            pgraph_method_log(subchannel, NV_KELVIN_PRIMITIVE, method,
                              parameter);
        }
#endif
        handler(METHOD_HANDLER_ARGS);
    }
    *num_words_consumed = num_words_available;
}

#define METHOD_FUNC_NAME_INT(gclass, name) METHOD_FUNC_NAME(gclass, name##_int)
#define DEF_METHOD_INT(gclass, name) DEF_METHOD(gclass, name##_int)
#define DEF_METHOD(gclass, name) DEF_METHOD_PROTO(gclass, name)

#define DEF_METHOD_INC(gclass, name)                           \
    DEF_METHOD_INT(gclass, name);                              \
    DEF_METHOD(gclass, name)                                   \
    {                                                          \
        pgraph_method_inc(METHOD_FUNC_NAME_INT(gclass, name),  \
                          METHOD_RANGE_END_NAME(gclass, name), \
                          METHOD_HANDLER_ARGS);                \
    }                                                          \
    DEF_METHOD_INT(gclass, name)

#define DEF_METHOD_NON_INC(gclass, name)                          \
    DEF_METHOD_INT(gclass, name);                                 \
    DEF_METHOD(gclass, name)                                      \
    {                                                             \
        pgraph_method_non_inc(METHOD_FUNC_NAME_INT(gclass, name), \
                              METHOD_HANDLER_ARGS);               \
    }                                                             \
    DEF_METHOD_INT(gclass, name)

/* Defined alongside the per-slot DEF_METHOD_INC(NV097, SET_TRANSFORM_CONSTANT)
 * handler below; the batched fast-path uses the same counters. */
extern uint64_t pgraph_vsh_const_writes_total;
extern uint64_t pgraph_vsh_const_writes_redundant;

/*
 * Batched applier for SET_TRANSFORM_CONSTANT (NV097 method 0xB80, 32-slot
 * range). The default DEF_METHOD_INC path dispatches once per dword; Halo 2
 * pushes 16-dword chunks ~120k slot writes/s at title screen with ~75% of the
 * writes being redundant (value already in pg->vsh_constants). This routine
 * collapses the whole chunk into:
 *   - one PG_GET_MASK + one PG_SET_MASK for CONST_LD_PTR
 *   - per-row chunk compare; full-row redundant chunks skip the cell write
 *     AND the dirty-flag write
 *   - per-cell counter parity with the original DEF_METHOD_INC path
 *
 * Caller guarantees `method` is in [NV097_SET_TRANSFORM_CONSTANT,
 * NV097_SET_TRANSFORM_CONSTANT + 32*4) and inc=true.
 */
static int pgraph_set_transform_constant_batched(
    PGRAPHState *pg, unsigned int method,
    uint32_t *parameters, size_t num_words_available)
{
    unsigned slot_start = (method - NV097_SET_TRANSFORM_CONSTANT) / 4;
    unsigned const_load = PG_GET_MASK(NV_PGRAPH_CHEOPS_OFFSET,
                                      NV_PGRAPH_CHEOPS_OFFSET_CONST_LD_PTR);
    unsigned slots_remaining = 32 - slot_start;
    size_t count = MIN(num_words_available, slots_remaining);

    pgraph_vsh_const_writes_total += count;

    unsigned cur_load = const_load;
    unsigned col = slot_start % 4;
    size_t i = 0;

    /* Leading partial row (col != 0 at start). */
    while (col != 0 && i < count) {
        assert(cur_load < NV2A_VERTEXSHADER_CONSTANTS);
        uint32_t p = ldl_le_p(parameters + i);
        uint32_t *cell = &pg->vsh_constants[cur_load][col];
        if (p != *cell) {
            pg->vsh_constants_dirty[cur_load] = true;
            pg->vsh_constants_any_dirty = true;
            *cell = p;
        } else {
            pgraph_vsh_const_writes_redundant++;
        }
        col++;
        i++;
        if (col == 4) { col = 0; cur_load++; break; }
    }

    /* Full-row chunks. 16-byte equality skips the entire row's writes. */
    while (i + 4 <= count) {
        assert(cur_load < NV2A_VERTEXSHADER_CONSTANTS);
        uint32_t p0 = ldl_le_p(parameters + i);
        uint32_t p1 = ldl_le_p(parameters + i + 1);
        uint32_t p2 = ldl_le_p(parameters + i + 2);
        uint32_t p3 = ldl_le_p(parameters + i + 3);
        uint32_t *row = pg->vsh_constants[cur_load];
        if (p0 == row[0] && p1 == row[1] && p2 == row[2] && p3 == row[3]) {
            pgraph_vsh_const_writes_redundant += 4;
        } else {
            /* Keep per-cell redundancy parity for the cross-check counter. */
            if (p0 == row[0]) pgraph_vsh_const_writes_redundant++;
            if (p1 == row[1]) pgraph_vsh_const_writes_redundant++;
            if (p2 == row[2]) pgraph_vsh_const_writes_redundant++;
            if (p3 == row[3]) pgraph_vsh_const_writes_redundant++;
            row[0] = p0; row[1] = p1; row[2] = p2; row[3] = p3;
            pg->vsh_constants_dirty[cur_load] = true;
            pg->vsh_constants_any_dirty = true;
        }
        cur_load++;
        i += 4;
    }

    /* Trailing partial row. */
    while (i < count) {
        assert(cur_load < NV2A_VERTEXSHADER_CONSTANTS);
        uint32_t p = ldl_le_p(parameters + i);
        uint32_t *cell = &pg->vsh_constants[cur_load][col];
        if (p != *cell) {
            pg->vsh_constants_dirty[cur_load] = true;
            pg->vsh_constants_any_dirty = true;
            *cell = p;
        } else {
            pgraph_vsh_const_writes_redundant++;
        }
        col++;
        i++;
    }

    if (cur_load != const_load) {
        PG_SET_MASK(NV_PGRAPH_CHEOPS_OFFSET,
                    NV_PGRAPH_CHEOPS_OFFSET_CONST_LD_PTR, cur_load);
    }

    return (int)count;
}

/*
 * Phase 2.1: per-NV2A-method-class histogram support.
 *
 * Classify each guest NV097 method into one of 7 coarse buckets and
 * accumulate raw cntvct_el0 ticks per bucket. The accumulator runs at
 * the slow-path dispatcher entry only — pgraph_method_try_fast (the
 * 90% lock-free hit path) is too hot for per-call timing.
 *
 * Cycle ticks (cntvct_el0) are used instead of nanoseconds because the
 * ratio across classes is what matters for proportion analysis. Tensor
 * G4 cntfrq_el0 is 19.2 MHz so 1 tick ~= 52 ns. The MCP tool can
 * convert if needed; profile.c emits a relative cycle-share percent
 * already.
 */
enum {
    METHOD_CLASS_VERTEX_DATA = 0,
    METHOD_CLASS_TEXTURE_STATE,
    METHOD_CLASS_SHADER_STATE,
    METHOD_CLASS_LIGHTING,
    METHOD_CLASS_RENDER_STATE,
    METHOD_CLASS_INLINE_DRAW,
    METHOD_CLASS_OTHER,
};

#if defined(__aarch64__)
static inline uint64_t pgm_cntvct(void)
{
    uint64_t v;
    asm volatile("mrs %0, cntvct_el0" : "=r"(v));
    return v;
}
#else
static inline uint64_t pgm_cntvct(void)
{
    return (uint64_t)nv2a_clock_ns();
}
#endif

/* Hot — keep small. Single linear range test per class; falls through
 * to OTHER for everything unhandled. The ordering is by Halo 2
 * frequency: VERTEX/TEXTURE_STATE/SHADER_STATE dominate; rare classes
 * (LIGHTING, RENDER_STATE) tested last. */
static inline unsigned pgraph_method_classify(unsigned int method)
{
    /* VERTEX_DATA: inline vertex immediates + per-vertex-array inputs.
     * SET_VERTEX3F(0x1500)..SET_WEIGHT4F(0x16C0+12) and the array
     * descriptors at 0x1720/0x1760 (offset/format). */
    if (method >= 0x1500 && method < 0x1700) {
        return METHOD_CLASS_VERTEX_DATA;
    }
    if ((method >= 0x1720 && method < 0x1800) ||
        /* SET_VERTEX_DATA2F_M..SET_VERTEX_DATA4S_M arrays */
        (method >= 0x1880 && method < 0x1A00) ||
        (method >= 0x1A00 && method < 0x1B00)) {
        return METHOD_CLASS_VERTEX_DATA;
    }
    /* INLINE_DRAW: BEGIN_END(0x17FC), DRAW_ARRAYS(0x1810),
     * INLINE_ARRAY(0x1818), INLINE_ELEMENTS via the array range above.
     * The 17FC/1810/1818 trio is the actual draw kick. */
    if (method == 0x17FC || method == 0x1810 || method == 0x1818) {
        return METHOD_CLASS_INLINE_DRAW;
    }
    /* TEXTURE_STATE: SET_TEXTURE_OFFSET(0x1B00)..end of texture block
     * around 0x1BFC; SET_COMBINER_ALPHA_ICW(0x260)..CW1(0x28C); plus
     * COMBINER_FACTOR/OCW/ICW at 0xA60..0xAE0. */
    if (method >= 0x1B00 && method < 0x1C00) {
        return METHOD_CLASS_TEXTURE_STATE;
    }
    if (method >= 0x260 && method < 0x290) {
        return METHOD_CLASS_TEXTURE_STATE;
    }
    if (method >= 0xA60 && method < 0xAE0) {
        return METHOD_CLASS_TEXTURE_STATE;
    }
    /* SHADER_STATE: SET_TRANSFORM_PROGRAM(0xB00)..constants(0xB80+)
     * up to 0xE00; SET_PROJECTION_MATRIX(0x440)..MODEL_VIEW(0x480)..
     * INVERSE_MODEL_VIEW(0x580)..COMPOSITE(0x680)..TEXTURE_MATRIX
     * (0x6C0)..end of matrix block (0x780).
     * SET_TRANSFORM_DATA(0x1E80)..PROGRAM_START(0x1EA0) too. */
    if (method >= 0xB00 && method < 0xE00) {
        return METHOD_CLASS_SHADER_STATE;
    }
    if (method >= 0x440 && method < 0x780) {
        return METHOD_CLASS_SHADER_STATE;
    }
    if (method >= 0x1E80 && method < 0x1EB0) {
        return METHOD_CLASS_SHADER_STATE;
    }
    /* LIGHTING: SET_LIGHT_AMBIENT(0x1000)..attenuation(0x1068) range
     * for 8 lights; SET_BACK_LIGHT(0xC00)..end of back-light block
     * (~0xDFC); SET_SCENE_AMBIENT(0xA10); SET_MATERIAL_EMISSION
     * (0x3A8)..ALPHA(0x3B4); SET_SPECULAR_PARAMS(0x9E0); EYE_POSITION
     * (0xA50). */
    if (method >= 0x1000 && method < 0x14FC) {
        return METHOD_CLASS_LIGHTING;
    }
    if (method >= 0xC00 && method < 0xE00) {
        /* Falls AFTER shader_state range guard above only because the
         * 0xC00..0xE00 region overlaps with SET_TRANSFORM_DATA above —
         * but that earlier check is on 0xB00..0xE00, which already
         * captures this. So this branch is unreachable. Kept for
         * defence in depth. */
        return METHOD_CLASS_LIGHTING;
    }
    if (method == 0x3A8 || method == 0x3B4 ||
        method == 0x9E0 || method == 0xA10 || method == 0xA50) {
        return METHOD_CLASS_LIGHTING;
    }
    /* RENDER_STATE: SET_SURFACE_*(0x200..0x214), SET_CONTROL0(0x290),
     * blend/depth/stencil/cull state at 0x300..0x3A0. */
    if (method >= 0x200 && method < 0x215) {
        return METHOD_CLASS_RENDER_STATE;
    }
    if (method == 0x290) {
        return METHOD_CLASS_RENDER_STATE;
    }
    if (method >= 0x300 && method < 0x3A0) {
        return METHOD_CLASS_RENDER_STATE;
    }
    return METHOD_CLASS_OTHER;
}

static inline void pgraph_method_account(unsigned cls, uint64_t dt)
{
    g_nv2a_stats.method_class_stats.count[cls]  += 1;
    g_nv2a_stats.method_class_stats.cycles[cls] += dt;
}

/* Macro: wrap each return path in pgraph_method to fold the accumulator
 * into a single tail. Requires _pgm_t0_cyc + _pgm_class to be in scope. */
#define PGM_RETURN(value) do { \
    pgraph_method_account(_pgm_class, pgm_cntvct() - _pgm_t0_cyc); \
    return (value); \
} while (0)

int pgraph_method(NV2AState *d, unsigned int subchannel,
                   unsigned int method, uint32_t parameter,
                   uint32_t *parameters, size_t num_words_available,
                   size_t max_lookahead_words, bool inc)
{
    int num_processed = 1;

    PGRAPHState *pg = &d->pgraph;

    /* Phase 2.1: classify + start cycle counter. The classify is a
     * static-inline range test; the cntvct read is a single MRS on
     * arm64. Combined cost ~5-10 ns per call. */
    unsigned _pgm_class = pgraph_method_classify(method);
    uint64_t _pgm_t0_cyc = pgm_cntvct();

    /* Hot path: SET_TRANSFORM_CONSTANT — ~75% redundant in Halo 2.
     * See pgraph_set_transform_constant_batched for rationale. */
    if (inc && method >= NV097_SET_TRANSFORM_CONSTANT &&
        method < NV097_SET_TRANSFORM_CONSTANT + 32 * 4 &&
        subchannel == pg->last_subchannel &&
        pg->cached_graphics_class == NV_KELVIN_PRIMITIVE) {
        PGM_RETURN(pgraph_set_transform_constant_batched(
            pg, method, parameters, num_words_available));
    }

#if XEMU_OPT_METHOD_FAST_TABLE
    if (inc && method >= 0x100 &&
        subchannel == pg->last_subchannel &&
        pg->cached_graphics_class == NV_KELVIN_PRIMITIVE) {
        unsigned int midx = METHOD_ADDR_TO_INDEX(method);
        const MethodFastPath *fast = &method_fast[midx];
        if (fast->reg || fast->xlat) {
            if (!fast_entry_apply(pg, fast, parameter)) goto slow_path;
            size_t consumed = 1;
            while (consumed < num_words_available) {
                unsigned int next_midx = midx + 1;
                if (next_midx >= 0x800) break;
                const MethodFastPath *nf = &method_fast[next_midx];
                if (!nf->reg && !nf->xlat) break;
                uint32_t p = ldl_le_p(parameters + consumed);
                if (!fast_entry_apply(pg, nf, p)) break;
                midx = next_midx;
                consumed++;
            }

            /* Cross-command coalescing: peek at subsequent DMA commands
             * and consume consecutive INC fast-path commands without
             * returning to the puller (avoids per-command lock swaps). */
            while (consumed < max_lookahead_words) {
                uint32_t hdr = ldl_le_p(parameters + consumed);
                if ((hdr & 0xe0030003) != 0) break;
                uint32_t next_method = hdr & 0x1ffc;
                uint32_t next_sub    = (hdr >> 13) & 7;
                uint32_t next_count  = (hdr >> 18) & 0x7ff;
                if (next_sub != subchannel || next_method < 0x100
                    || next_count == 0) break;
                unsigned int nm = METHOD_ADDR_TO_INDEX(next_method);
                if (nm + next_count > 0x800) break;
                if (consumed + 1 + next_count > max_lookahead_words) break;
                bool all_fast = true;
                for (uint32_t i = 0; i < next_count; i++) {
                    if (!method_fast[nm + i].reg && !method_fast[nm + i].xlat) {
                        all_fast = false;
                        break;
                    }
                }
                if (!all_fast) break;
                consumed++;
                for (uint32_t i = 0; i < next_count; i++) {
                    const MethodFastPath *cf = &method_fast[nm + i];
                    uint32_t p = ldl_le_p(parameters + consumed);
                    if (!fast_entry_apply(pg, cf, p)) {
                        /* Xlat failed mid-command; undo consumed header,
                         * remaining data words stay in the stream for the
                         * puller to re-dispatch via slow path. */
                        consumed -= (i + 1);
                        goto coalesce_done;
                    }
                    consumed++;
                }
            }
coalesce_done:
            g_nv2a_stats.cpu_working.method_fast_hit += consumed;
            PGM_RETURN(consumed);
        }
slow_path:
        ;
    }
#endif

    /* Kelvin fast entry: when subchannel is unchanged and we already know the
     * graphics class is NV_KELVIN_PRIMITIVE, skip the full preamble. */
    if (likely(subchannel == pg->last_subchannel &&
               pg->cached_graphics_class == NV_KELVIN_PRIMITIVE &&
               method != NV_SET_OBJECT)) {
        goto kelvin_dispatch;
    }

    bool channel_valid =
        PG_GET_MASK(NV_PGRAPH_CTX_CONTROL, NV_PGRAPH_CTX_CONTROL_CHID);
    assert(channel_valid);

    ContextSurfaces2DState *context_surfaces_2d = &pg->context_surfaces_2d;
    ImageBlitState *image_blit = &pg->image_blit;
    BetaState *beta = &pg->beta;

    assert(subchannel < 8);

    if (method == NV_SET_OBJECT) {
        assert(parameter < memory_region_size(&d->ramin));
        uint8_t *obj_ptr = d->ramin_ptr + parameter;

        uint32_t ctx_1 = ldl_le_p((uint32_t*)obj_ptr);
        uint32_t ctx_2 = ldl_le_p((uint32_t*)(obj_ptr+4));
        uint32_t ctx_3 = ldl_le_p((uint32_t*)(obj_ptr+8));
        uint32_t ctx_4 = ldl_le_p((uint32_t*)(obj_ptr+12));
        uint32_t ctx_5 = parameter;

        pgraph_reg_w(pg, NV_PGRAPH_CTX_CACHE1 + subchannel * 4, ctx_1);
        pgraph_reg_w(pg, NV_PGRAPH_CTX_CACHE2 + subchannel * 4, ctx_2);
        pgraph_reg_w(pg, NV_PGRAPH_CTX_CACHE3 + subchannel * 4, ctx_3);
        pgraph_reg_w(pg, NV_PGRAPH_CTX_CACHE4 + subchannel * 4, ctx_4);
        pgraph_reg_w(pg, NV_PGRAPH_CTX_CACHE5 + subchannel * 4, ctx_5);
        pg->last_subchannel = UINT_MAX;
    }

    if (subchannel != pg->last_subchannel) {
        pgraph_reg_w(pg, NV_PGRAPH_CTX_SWITCH1,
                     pgraph_reg_r(pg, NV_PGRAPH_CTX_CACHE1 + subchannel * 4));
        pgraph_reg_w(pg, NV_PGRAPH_CTX_SWITCH2,
                     pgraph_reg_r(pg, NV_PGRAPH_CTX_CACHE2 + subchannel * 4));
        pgraph_reg_w(pg, NV_PGRAPH_CTX_SWITCH3,
                     pgraph_reg_r(pg, NV_PGRAPH_CTX_CACHE3 + subchannel * 4));
        pgraph_reg_w(pg, NV_PGRAPH_CTX_SWITCH4,
                     pgraph_reg_r(pg, NV_PGRAPH_CTX_CACHE4 + subchannel * 4));
        pgraph_reg_w(pg, NV_PGRAPH_CTX_SWITCH5,
                     pgraph_reg_r(pg, NV_PGRAPH_CTX_CACHE5 + subchannel * 4));
        pg->last_subchannel = subchannel;
    }

    uint32_t graphics_class = PG_GET_MASK(NV_PGRAPH_CTX_SWITCH1,
                                       NV_PGRAPH_CTX_SWITCH1_GRCLASS);
    pg->cached_graphics_class = graphics_class;

#if TRACE_NV2A_PGRAPH_METHOD_ENABLED
    pgraph_method_log(subchannel, graphics_class, method, parameter);
#endif

    if (subchannel != 0) {
        assert(graphics_class != 0x97);
    }

    /* ugly switch for now */
    switch (graphics_class) {
    case NV_BETA: {
        switch (method) {
        case NV012_SET_OBJECT:
            beta->object_instance = parameter;
            break;
        case NV012_SET_BETA:
            if (parameter & 0x80000000) {
                beta->beta = 0;
            } else {
                // The parameter is a signed fixed-point number with a sign bit
                // and 31 fractional bits. Note that negative values are clamped
                // to 0, and only 8 fractional bits are actually implemented in
                // hardware.
                beta->beta = parameter & 0x7f800000;
            }
            break;
        default:
            goto unhandled;
        }
        break;
    }
    case NV_CONTEXT_PATTERN: {
        switch (method) {
        case NV044_SET_MONOCHROME_COLOR0:
            pgraph_reg_w(pg, NV_PGRAPH_PATT_COLOR0, parameter);
            break;
        default:
            goto unhandled;
        }
        break;
    }
    case NV_CONTEXT_SURFACES_2D: {
        switch (method) {
        case NV062_SET_OBJECT:
            context_surfaces_2d->object_instance = parameter;
            break;
        case NV062_SET_CONTEXT_DMA_IMAGE_SOURCE:
            context_surfaces_2d->dma_image_source = parameter;
            break;
        case NV062_SET_CONTEXT_DMA_IMAGE_DESTIN:
            context_surfaces_2d->dma_image_dest = parameter;
            break;
        case NV062_SET_COLOR_FORMAT:
            context_surfaces_2d->color_format = parameter;
            break;
        case NV062_SET_PITCH:
            context_surfaces_2d->source_pitch = parameter & 0xFFFF;
            context_surfaces_2d->dest_pitch = parameter >> 16;
            break;
        case NV062_SET_OFFSET_SOURCE:
            context_surfaces_2d->source_offset = parameter & 0x07FFFFFF;
            break;
        case NV062_SET_OFFSET_DESTIN:
            context_surfaces_2d->dest_offset = parameter & 0x07FFFFFF;
            break;
        default:
            goto unhandled;
        }
        break;
    }
    case NV_IMAGE_BLIT: {
        switch (method) {
        case NV09F_SET_OBJECT:
            image_blit->object_instance = parameter;
            break;
        case NV09F_SET_CONTEXT_SURFACES:
            image_blit->context_surfaces = parameter;
            break;
        case NV09F_SET_OPERATION:
            image_blit->operation = parameter;
            break;
        case NV09F_CONTROL_POINT_IN:
            image_blit->in_x = parameter & 0xFFFF;
            image_blit->in_y = parameter >> 16;
            break;
        case NV09F_CONTROL_POINT_OUT:
            image_blit->out_x = parameter & 0xFFFF;
            image_blit->out_y = parameter >> 16;
            break;
        case NV09F_SIZE:
            image_blit->width = parameter & 0xFFFF;
            image_blit->height = parameter >> 16;

            if (image_blit->width && image_blit->height) {
                d->pgraph.renderer->ops.image_blit(d);
            }
            break;
        default:
            goto unhandled;
        }
        break;
    }
    case NV_KELVIN_PRIMITIVE:
    kelvin_dispatch: {
        MethodFunc handler =
            pgraph_kelvin_methods[METHOD_ADDR_TO_INDEX(method)].handler;
        if (handler == NULL) {
            goto unhandled;
        }
        size_t num_words_consumed = 1;
        handler(d, pg, subchannel, method, parameter, parameters,
                num_words_available, &num_words_consumed, inc);

        /* Squash repeated BEGIN,DRAW_ARRAYS,END */
        #define LAM(i, mthd) ((parameters[i*2+1] & 0x31fff) == (mthd))
        #define LAP(i, prm) (parameters[i*2+2] == (prm))
        #define LAMP(i, mthd, prm) (LAM(i, mthd) && LAP(i, prm))

        if (method == NV097_DRAW_ARRAYS && (max_lookahead_words >= 7) &&
            pg->inline_elements_length == 0 &&
            pg->draw_arrays_length <
                (ARRAY_SIZE(pg->draw_arrays_start) - 1) &&
            LAMP(0, NV097_SET_BEGIN_END, NV097_SET_BEGIN_END_OP_END) &&
            LAMP(1, NV097_SET_BEGIN_END, pg->primitive_mode) &&
            LAM(2, NV097_DRAW_ARRAYS)) {
            num_words_consumed += 4;
            pg->draw_arrays_prevent_connect = true;
        }

        #undef LAM
        #undef LAP
        #undef LAMP

        num_processed = num_words_consumed;
        break;
    }
    default:
        goto unhandled;
    }

    PGM_RETURN(num_processed);

unhandled:
    trace_nv2a_pgraph_method_unhandled(subchannel, pg->cached_graphics_class,
                                           method, parameter);
    PGM_RETURN(num_processed);
}

DEF_METHOD(NV097, SET_OBJECT)
{
    pg->kelvin.object_instance = parameter;
}

DEF_METHOD(NV097, NO_OPERATION)
{
    /* The bios uses nop as a software method call -
     * it seems to expect a notify interrupt if the parameter isn't 0.
     * According to a nouveau guy it should still be a nop regardless
     * of the parameter. It's possible a debug register enables this,
     * but nothing obvious sticks out. Weird.
     */
    if (parameter == 0) {
        return;
    }

    unsigned channel_id =
        PG_GET_MASK(NV_PGRAPH_CTX_USER, NV_PGRAPH_CTX_USER_CHID);

    assert(!(pg->pending_interrupts & NV_PGRAPH_INTR_ERROR));

    PG_SET_MASK(NV_PGRAPH_TRAPPED_ADDR, NV_PGRAPH_TRAPPED_ADDR_CHID,
             channel_id);
    PG_SET_MASK(NV_PGRAPH_TRAPPED_ADDR, NV_PGRAPH_TRAPPED_ADDR_SUBCH,
             subchannel);
    PG_SET_MASK(NV_PGRAPH_TRAPPED_ADDR, NV_PGRAPH_TRAPPED_ADDR_MTHD,
             method);
    pgraph_reg_w(pg, NV_PGRAPH_TRAPPED_DATA_LOW, parameter);
    pgraph_reg_w(pg, NV_PGRAPH_NSOURCE,
                 NV_PGRAPH_NSOURCE_NOTIFICATION); /* TODO: check this */
    pg->pending_interrupts |= NV_PGRAPH_INTR_ERROR;
    pg->waiting_for_nop = true;

    qemu_mutex_unlock(&pg->lock);
    bql_lock();
    nv2a_update_irq(d);
    bql_unlock();
    qemu_mutex_lock(&pg->lock);
}

DEF_METHOD(NV097, WAIT_FOR_IDLE)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);
}

DEF_METHOD(NV097, SET_FLIP_READ)
{
    PG_SET_MASK(NV_PGRAPH_SURFACE, NV_PGRAPH_SURFACE_READ_3D,
             parameter);
}

DEF_METHOD(NV097, SET_FLIP_WRITE)
{
    PG_SET_MASK(NV_PGRAPH_SURFACE, NV_PGRAPH_SURFACE_WRITE_3D,
             parameter);
}

DEF_METHOD(NV097, SET_FLIP_MODULO)
{
    PG_SET_MASK(NV_PGRAPH_SURFACE, NV_PGRAPH_SURFACE_MODULO_3D,
             parameter);
}

DEF_METHOD(NV097, FLIP_INCREMENT_WRITE)
{
    uint32_t old =
        PG_GET_MASK(NV_PGRAPH_SURFACE, NV_PGRAPH_SURFACE_WRITE_3D);

    PG_SET_MASK(NV_PGRAPH_SURFACE,
             NV_PGRAPH_SURFACE_WRITE_3D,
             (PG_GET_MASK(NV_PGRAPH_SURFACE,
                      NV_PGRAPH_SURFACE_WRITE_3D)+1)
                % PG_GET_MASK(NV_PGRAPH_SURFACE,
                           NV_PGRAPH_SURFACE_MODULO_3D) );

    uint32_t new =
        PG_GET_MASK(NV_PGRAPH_SURFACE, NV_PGRAPH_SURFACE_WRITE_3D);

    trace_nv2a_pgraph_flip_increment_write(old, new);
    pg->frame_time++;

    /* Fallback: process diag capture at frame boundary when
     * FLIP_STALL may not be called (after pause/resume). */
    if (nv2a_dbg_diag_frame_pending() || nv2a_dbg_diag_frame_active()) {
        d->pgraph.renderer->ops.surface_update(d, false, true, true);
        d->pgraph.renderer->ops.flip_stall(d);
        nv2a_profile_flip_stall();
    }
}

DEF_METHOD(NV097, FLIP_STALL)
{
    trace_nv2a_pgraph_flip_stall();
    d->pgraph.renderer->ops.surface_update(d, false, true, true);
    d->pgraph.renderer->ops.flip_stall(d);
    nv2a_profile_flip_stall();
    pg->waiting_for_flip = true;
    d->flip_active = true;

    int64_t now = qemu_clock_get_ns(QEMU_CLOCK_REALTIME);
    if (d->last_flip_ns) {
        d->last_frame_ns = now - d->last_flip_ns;
        if (d->avg_frame_ns == 0) {
            d->avg_frame_ns = d->last_frame_ns;
        } else {
            d->avg_frame_ns = (d->avg_frame_ns * 15 + d->last_frame_ns) / 16;
        }
        /* Feed the per-frame guest work duration to ADPF, splitting CPU
         * vs GPU when the backend supports it. The Vulkan renderer's
         * gpu_ts_readback bumps a per-flip accumulator from
         * vkCmdWriteTimestamp pairs around each submit's command
         * buffer; we drain it here and let ADPF target DVFS boost at
         * the binding side. gpu_ns=0 is the legitimate signal for
         * backends that don't measure GPU time (GL renderer / pre-
         * Vulkan-timestamp Mali drivers) — ADPF reads that as "no GPU
         * work pending" and concentrates thermal budget on CPU. */
        int64_t gpu_ns = 0;
        if (d->pgraph.renderer && d->pgraph.renderer->ops.consume_last_frame_gpu_ns) {
            gpu_ns = d->pgraph.renderer->ops.consume_last_frame_gpu_ns(d);
        }
        int64_t cpu_ns = d->last_frame_ns - gpu_ns;
        if (cpu_ns < 0) cpu_ns = d->last_frame_ns;
        adpf_android_report_frame_split(cpu_ns, gpu_ns, d->last_flip_ns);

        /* Optional frame-stats dumper. Once-per-second histogram of
         * frame-time percentiles + GPU share, gated on either
         * $X1BOX_FRAME_STATS=1 or the existence of
         * <ext>/x1box/frame_stats.flag (Android: `am start` doesn't
         * propagate env vars so the flag is the practical knob).
         * Tag: hakuX-frame-stats. Cheap: ring-buffer push + an
         * insertion-sort over 60 elements once per second. */
#ifdef __ANDROID__
        {
            static int   fs_enabled_cached = -1;
            if (fs_enabled_cached < 0) {
                const char *e = getenv("X1BOX_FRAME_STATS");
                if (e && e[0] && e[0] != '0') {
                    fs_enabled_cached = 1;
                } else {
                    const char *base = android_x1box_ext_dir();
                    if (base) {
                        char p[512];
                        snprintf(p, sizeof(p), "%s/frame_stats.flag", base);
                        struct stat st;
                        fs_enabled_cached = (stat(p, &st) == 0) ? 1 : 0;
                    } else {
                        fs_enabled_cached = 0;
                    }
                }
            }
            if (fs_enabled_cached) {
                #define FS_WINDOW 60
                static int64_t fs_frame_ns[FS_WINDOW];
                static int64_t fs_gpu_ns[FS_WINDOW];
                static int     fs_idx;
                static int     fs_count;
                static int64_t fs_last_dump_ns;

                fs_frame_ns[fs_idx] = d->last_frame_ns;
                fs_gpu_ns[fs_idx]   = gpu_ns;
                fs_idx = (fs_idx + 1) % FS_WINDOW;
                if (fs_count < FS_WINDOW) fs_count++;

                if (fs_last_dump_ns == 0) fs_last_dump_ns = now;
                if (now - fs_last_dump_ns >= 1000000000LL && fs_count >= 8) {
                    /* Copy + insertion-sort frame_ns. 60 elements, tiny. */
                    int64_t sorted[FS_WINDOW];
                    for (int i = 0; i < fs_count; i++) sorted[i] = fs_frame_ns[i];
                    for (int i = 1; i < fs_count; i++) {
                        int64_t v = sorted[i]; int j = i;
                        while (j > 0 && sorted[j-1] > v) {
                            sorted[j] = sorted[j-1]; j--;
                        }
                        sorted[j] = v;
                    }
                    int64_t mn  = sorted[0];
                    int64_t p50 = sorted[fs_count / 2];
                    int64_t p95 = sorted[(fs_count * 95) / 100];
                    int64_t p99 = sorted[(fs_count * 99) / 100];
                    int64_t mx  = sorted[fs_count - 1];

                    /* GPU share — sum/sum, robust to outliers in either. */
                    int64_t sum_frame = 0, sum_gpu = 0;
                    for (int i = 0; i < fs_count; i++) {
                        sum_frame += fs_frame_ns[i];
                        sum_gpu   += fs_gpu_ns[i];
                    }
                    int gpu_pct = (sum_frame > 0)
                                ? (int)((sum_gpu * 100) / sum_frame) : 0;

                    /* User-visible FPS ≈ count / window-wallclock. We
                     * use the sum-of-frame-times as the window length;
                     * close enough for what this log is for. */
                    double fps_avg = (sum_frame > 0)
                        ? (double)fs_count * 1e9 / (double)sum_frame : 0.0;

                    __android_log_print(
                        ANDROID_LOG_INFO, "hakuX-frame-stats",
                        "n=%d  fps=%.1f  ms{min=%.1f p50=%.1f p95=%.1f p99=%.1f max=%.1f}  gpu_share=%d%%",
                        fs_count, fps_avg,
                        mn  / 1e6, p50 / 1e6, p95 / 1e6,
                        p99 / 1e6, mx  / 1e6, gpu_pct);

                    fs_last_dump_ns = now;
                }
            }
        }
#endif

        /* Adaptive ADPF target — auto-tune the target work duration to
         * the guest's actual framerate target. Hardcoding 30 FPS hurts
         * 60-FPS titles (we under-request boost when struggling) and
         * 25-FPS PAL titles (we over-request, costing battery). We use
         * the rolling MIN of recent frame intervals as a proxy for the
         * game's best-case (= intended) frame time, then snap to the
         * nearest standard target bucket above it. Updating only on
         * bucket change avoids churn on noise.
         *
         * Static state because there's exactly one ADPF session per
         * process and the FLIP_STALL handler is the canonical fire
         * point. */
        static int64_t s_recent_ns[32];
        static int     s_ring_idx;
        static int     s_warmup_frames;
        static int64_t s_last_set_target_ns;

        s_recent_ns[s_ring_idx] = d->last_frame_ns;
        s_ring_idx = (s_ring_idx + 1) % 32;
        if (s_warmup_frames < 32) s_warmup_frames++;

        if (s_warmup_frames >= 32) {
            /* Rolling min over the last 32 FLIP_STALLs. ~1s of history
             * at 30 FPS, ~0.5s at 60. Cheap (32 compares). */
            int64_t min_ns = s_recent_ns[0];
            for (int i = 1; i < 32; i++) {
                if (s_recent_ns[i] < min_ns) min_ns = s_recent_ns[i];
            }
            /* Snap min to the smallest standard target ≥ min_ns. Order
             * matters — first hit wins. */
            static const int64_t buckets_ns[] = {
                16666666LL,    /* 60 FPS */
                20000000LL,    /* 50 FPS */
                25000000LL,    /* 40 FPS */
                33333333LL,    /* 30 FPS */
                40000000LL,    /* 25 FPS — PAL */
                50000000LL,    /* 20 FPS — last-resort */
            };
            int64_t bucket_ns = buckets_ns[5];
            for (size_t i = 0; i < ARRAY_SIZE(buckets_ns); i++) {
                if (min_ns <= buckets_ns[i]) { bucket_ns = buckets_ns[i]; break; }
            }
            /* Only re-arm the ADPF target when the bucket actually
             * changes, AND wait for a few frames of agreement before
             * promoting / demoting (cheap hysteresis: re-confirm 4
             * frames in a row). */
            static int64_t s_candidate_target_ns;
            static int     s_candidate_streak;
            if (bucket_ns != s_last_set_target_ns) {
                if (bucket_ns == s_candidate_target_ns) {
                    s_candidate_streak++;
                } else {
                    s_candidate_target_ns = bucket_ns;
                    s_candidate_streak = 1;
                }
                if (s_candidate_streak >= 4) {
                    adpf_android_set_target(bucket_ns);
                    s_last_set_target_ns = bucket_ns;
                    s_candidate_streak = 0;
                }
            } else {
                s_candidate_streak = 0;
            }
        }
    }
    d->last_flip_ns = now;

    {
        int idx = d->defer_ring_idx;
        int was_deferred = qatomic_read(&d->vblank_deferred) ? 1 : 0;
        d->defer_count += was_deferred - d->defer_ring[idx];
        d->defer_ring[idx] = was_deferred;
        d->defer_ring_idx = (idx + 1) % DEFER_RING_SIZE;
    }

    if (qatomic_read(&d->vblank_deferred)) {
        /*
         * VBLANK is currently deferred (waiting for the game to finish).
         * Fire it immediately instead of waiting for the next retry tick.
         */
        d->vblank_defer_request_ns = now;
        timer_mod(d->vblank_timer, now);
    }
}

// TODO: these should be loading the dma objects from ramin here?

DEF_METHOD(NV097, SET_CONTEXT_DMA_NOTIFIES)
{
    pg->dma_notifies = parameter;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_A)
{
    pg->dma_a = parameter;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_B)
{
    pg->dma_b = parameter;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_STATE)
{
    pg->dma_state = parameter;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_COLOR)
{
    /* try to get any straggling draws in before the surface's changed :/ */
    d->pgraph.renderer->ops.surface_update(d, false, true, true);

    pg->dma_color = parameter;
    pg->surface_color.buffer_dirty = true;
    pg->surface_binding_inputs_gen++;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_ZETA)
{
    pg->dma_zeta = parameter;
    pg->surface_zeta.buffer_dirty = true;
    pg->surface_binding_inputs_gen++;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_VERTEX_A)
{
    pg->dma_vertex_a = parameter;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_VERTEX_B)
{
    pg->dma_vertex_b = parameter;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_SEMAPHORE)
{
    pg->dma_semaphore = parameter;
}

DEF_METHOD(NV097, SET_CONTEXT_DMA_REPORT)
{
    d->pgraph.renderer->ops.process_pending_reports(d);

    pg->dma_report = parameter;
}

DEF_METHOD(NV097, SET_SURFACE_CLIP_HORIZONTAL)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);

    pg->surface_shape.clip_x =
        GET_MASK(parameter, NV097_SET_SURFACE_CLIP_HORIZONTAL_X);
    pg->surface_shape.clip_width =
        GET_MASK(parameter, NV097_SET_SURFACE_CLIP_HORIZONTAL_WIDTH);
    pg->surface_binding_inputs_gen++;
}

DEF_METHOD(NV097, SET_SURFACE_CLIP_VERTICAL)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);

    pg->surface_shape.clip_y =
        GET_MASK(parameter, NV097_SET_SURFACE_CLIP_VERTICAL_Y);
    pg->surface_shape.clip_height =
        GET_MASK(parameter, NV097_SET_SURFACE_CLIP_VERTICAL_HEIGHT);
    pg->surface_binding_inputs_gen++;
}

DEF_METHOD(NV097, SET_SURFACE_FORMAT)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);

    pg->surface_shape.color_format =
        GET_MASK(parameter, NV097_SET_SURFACE_FORMAT_COLOR);
    uint32_t old_zeta_format = pg->surface_shape.zeta_format;
    pg->surface_shape.zeta_format =
        GET_MASK(parameter, NV097_SET_SURFACE_FORMAT_ZETA);
    if (pg->surface_shape.zeta_format != old_zeta_format) {
        pg->shader_state_gen++;
        pg->non_dynamic_reg_gen++;
        pg->any_reg_gen++;
    }
    pg->surface_shape.anti_aliasing =
        GET_MASK(parameter, NV097_SET_SURFACE_FORMAT_ANTI_ALIASING);
    pg->surface_shape.log_width =
        GET_MASK(parameter, NV097_SET_SURFACE_FORMAT_WIDTH);
    pg->surface_shape.log_height =
        GET_MASK(parameter, NV097_SET_SURFACE_FORMAT_HEIGHT);

    int surface_type = GET_MASK(parameter, NV097_SET_SURFACE_FORMAT_TYPE);
    if (surface_type != pg->surface_type) {
        pg->surface_type = surface_type;
        pg->surface_color.buffer_dirty = true;
        pg->surface_zeta.buffer_dirty = true;
    }
    pg->surface_binding_inputs_gen++;
}

DEF_METHOD(NV097, SET_SURFACE_PITCH)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);
    unsigned int color_pitch = GET_MASK(parameter, NV097_SET_SURFACE_PITCH_COLOR);
    unsigned int zeta_pitch  = GET_MASK(parameter, NV097_SET_SURFACE_PITCH_ZETA);

    pg->surface_color.buffer_dirty |= (pg->surface_color.pitch != color_pitch);
    pg->surface_color.pitch = color_pitch;

    pg->surface_zeta.buffer_dirty |= (pg->surface_zeta.pitch != zeta_pitch);
    pg->surface_zeta.pitch = zeta_pitch;
    pg->surface_binding_inputs_gen++;
}

DEF_METHOD(NV097, SET_SURFACE_COLOR_OFFSET)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);
    pg->surface_color.buffer_dirty |= (pg->surface_color.offset != parameter);
    pg->surface_color.offset = parameter;
    pg->surface_binding_inputs_gen++;
}

DEF_METHOD(NV097, SET_SURFACE_ZETA_OFFSET)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);
    pg->surface_zeta.buffer_dirty |= (pg->surface_zeta.offset != parameter);
    pg->surface_zeta.offset = parameter;
    pg->surface_binding_inputs_gen++;
}

DEF_METHOD_INC(NV097, SET_COMBINER_ALPHA_ICW)
{
    int slot = (method - NV097_SET_COMBINER_ALPHA_ICW) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_COMBINEALPHAI0 + slot * 4, parameter);
}

DEF_METHOD(NV097, SET_COMBINER_SPECULAR_FOG_CW0)
{
    pgraph_reg_w(pg, NV_PGRAPH_COMBINESPECFOG0, parameter);
}

DEF_METHOD(NV097, SET_COMBINER_SPECULAR_FOG_CW1)
{
    pgraph_reg_w(pg, NV_PGRAPH_COMBINESPECFOG1, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_ADDRESS)
{
    int slot = (method - NV097_SET_TEXTURE_ADDRESS) / 64;
    pgraph_reg_w(pg, NV_PGRAPH_TEXADDRESS0 + slot * 4, parameter);
}

DEF_METHOD(NV097, SET_CONTROL0)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);

    bool stencil_write_enable =
        parameter & NV097_SET_CONTROL0_STENCIL_WRITE_ENABLE;
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_STENCIL_WRITE_ENABLE,
             stencil_write_enable);

    uint32_t z_format = GET_MASK(parameter, NV097_SET_CONTROL0_Z_FORMAT);
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_Z_FORMAT, z_format);

    bool z_perspective =
        parameter & NV097_SET_CONTROL0_Z_PERSPECTIVE_ENABLE;
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_Z_PERSPECTIVE_ENABLE,
             z_perspective);
}

DEF_METHOD(NV097, SET_LIGHT_CONTROL)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_SEPARATE_SPECULAR,
             (parameter & NV097_SET_LIGHT_CONTROL_SEPARATE_SPECULAR) != 0);

    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_LOCALEYE,
             (parameter & NV097_SET_LIGHT_CONTROL_LOCALEYE) != 0);

    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_ALPHA_FROM_MATERIAL_SPECULAR,
             (parameter & NV097_SET_LIGHT_CONTROL_ALPHA_FROM_MATERIAL_SPECULAR) != 0);
}

DEF_METHOD(NV097, SET_COLOR_MATERIAL)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_EMISSION,
             (parameter >> 0) & 3);
    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_AMBIENT,
             (parameter >> 2) & 3);
    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_DIFFUSE,
             (parameter >> 4) & 3);
    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_SPECULAR,
             (parameter >> 6) & 3);
}

DEF_METHOD(NV097, SET_FOG_MODE)
{
    /* FIXME: There is also NV_PGRAPH_CSV0_D_FOG_MODE */
    unsigned int mode;
    switch (parameter) {
    case NV097_SET_FOG_MODE_V_LINEAR:
        mode = NV_PGRAPH_CONTROL_3_FOG_MODE_LINEAR; break;
    case NV097_SET_FOG_MODE_V_EXP:
        mode = NV_PGRAPH_CONTROL_3_FOG_MODE_EXP; break;
    case NV097_SET_FOG_MODE_V_EXP2:
        mode = NV_PGRAPH_CONTROL_3_FOG_MODE_EXP2; break;
    case NV097_SET_FOG_MODE_V_EXP_ABS:
        mode = NV_PGRAPH_CONTROL_3_FOG_MODE_EXP_ABS; break;
    case NV097_SET_FOG_MODE_V_EXP2_ABS:
        mode = NV_PGRAPH_CONTROL_3_FOG_MODE_EXP2_ABS; break;
    case NV097_SET_FOG_MODE_V_LINEAR_ABS:
        mode = NV_PGRAPH_CONTROL_3_FOG_MODE_LINEAR_ABS; break;
    default:
        assert(false);
        break;
    }
    PG_SET_MASK(NV_PGRAPH_CONTROL_3, NV_PGRAPH_CONTROL_3_FOG_MODE,
             mode);
}

DEF_METHOD(NV097, SET_FOG_GEN_MODE)
{
    unsigned int mode;
    switch (parameter) {
    case NV097_SET_FOG_GEN_MODE_V_SPEC_ALPHA:
        mode = NV_PGRAPH_CSV0_D_FOGGENMODE_SPEC_ALPHA; break;
    case NV097_SET_FOG_GEN_MODE_V_RADIAL:
        mode = NV_PGRAPH_CSV0_D_FOGGENMODE_RADIAL; break;
    case NV097_SET_FOG_GEN_MODE_V_PLANAR:
        mode = NV_PGRAPH_CSV0_D_FOGGENMODE_PLANAR; break;
    case NV097_SET_FOG_GEN_MODE_V_ABS_PLANAR:
        mode = NV_PGRAPH_CSV0_D_FOGGENMODE_ABS_PLANAR; break;
    case NV097_SET_FOG_GEN_MODE_V_FOG_X:
        mode = NV_PGRAPH_CSV0_D_FOGGENMODE_FOG_X; break;
    default:
        assert(false);
        break;
    }
    PG_SET_MASK(NV_PGRAPH_CSV0_D, NV_PGRAPH_CSV0_D_FOGGENMODE, mode);
}

DEF_METHOD(NV097, SET_FOG_ENABLE)
{
    /*
      FIXME: There is also:
        PG_SET_MASK(NV_PGRAPH_CSV0_D, NV_PGRAPH_CSV0_D_FOGENABLE,
             parameter);
    */
    PG_SET_MASK(NV_PGRAPH_CONTROL_3, NV_PGRAPH_CONTROL_3_FOGENABLE,
         parameter);
}

DEF_METHOD(NV097, SET_FOG_COLOR)
{
    /* PGRAPH channels are ARGB, parameter channels are ABGR */
    uint8_t red = GET_MASK(parameter, NV097_SET_FOG_COLOR_RED);
    uint8_t green = GET_MASK(parameter, NV097_SET_FOG_COLOR_GREEN);
    uint8_t blue = GET_MASK(parameter, NV097_SET_FOG_COLOR_BLUE);
    uint8_t alpha = GET_MASK(parameter, NV097_SET_FOG_COLOR_ALPHA);
    PG_SET_MASK(NV_PGRAPH_FOGCOLOR, NV_PGRAPH_FOGCOLOR_RED, red);
    PG_SET_MASK(NV_PGRAPH_FOGCOLOR, NV_PGRAPH_FOGCOLOR_GREEN, green);
    PG_SET_MASK(NV_PGRAPH_FOGCOLOR, NV_PGRAPH_FOGCOLOR_BLUE, blue);
    PG_SET_MASK(NV_PGRAPH_FOGCOLOR, NV_PGRAPH_FOGCOLOR_ALPHA, alpha);
}

DEF_METHOD(NV097, SET_WINDOW_CLIP_TYPE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_WINDOWCLIPTYPE, parameter);
}

DEF_METHOD_INC(NV097, SET_WINDOW_CLIP_HORIZONTAL)
{
    int slot = (method - NV097_SET_WINDOW_CLIP_HORIZONTAL) / 4;
    for (; slot < 8; ++slot) {
        pgraph_reg_w(pg, NV_PGRAPH_WINDOWCLIPX0 + slot * 4, parameter);
    }
}

DEF_METHOD_INC(NV097, SET_WINDOW_CLIP_VERTICAL)
{
    int slot = (method - NV097_SET_WINDOW_CLIP_VERTICAL) / 4;
    for (; slot < 8; ++slot) {
        pgraph_reg_w(pg, NV_PGRAPH_WINDOWCLIPY0 + slot * 4, parameter);
    }
}

DEF_METHOD(NV097, SET_ALPHA_TEST_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_ALPHATESTENABLE, parameter);
}

DEF_METHOD(NV097, SET_BLEND_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_BLEND, NV_PGRAPH_BLEND_EN, parameter);
}

DEF_METHOD(NV097, SET_CULL_FACE_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_CULLENABLE,
             parameter);
}

DEF_METHOD(NV097, SET_DEPTH_TEST_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_0, NV_PGRAPH_CONTROL_0_ZENABLE,
             parameter);
}

DEF_METHOD(NV097, SET_DITHER_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_DITHERENABLE, parameter);
}

DEF_METHOD(NV097, SET_LIGHTING_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_LIGHTING,
             parameter);
}

DEF_METHOD(NV097, SET_POINT_PARAMS_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_D, NV_PGRAPH_CSV0_D_POINTPARAMSENABLE,
             parameter);
    PG_SET_MASK(NV_PGRAPH_CONTROL_3,
             NV_PGRAPH_CONTROL_3_POINTPARAMSENABLE, parameter);
}

DEF_METHOD(NV097, SET_POINT_SMOOTH_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE, parameter);
}

DEF_METHOD(NV097, SET_LINE_SMOOTH_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE, parameter);
}

DEF_METHOD(NV097, SET_POLY_SMOOTH_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE, parameter);
}

DEF_METHOD(NV097, SET_SKIN_MODE)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_D, NV_PGRAPH_CSV0_D_SKIN,
             parameter);
}

DEF_METHOD(NV097, SET_STENCIL_TEST_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_1,
             NV_PGRAPH_CONTROL_1_STENCIL_TEST_ENABLE, parameter);
}

DEF_METHOD(NV097, SET_POLY_OFFSET_POINT_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE, parameter);
}

DEF_METHOD(NV097, SET_POLY_OFFSET_LINE_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE, parameter);
}

DEF_METHOD(NV097, SET_POLY_OFFSET_FILL_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE, parameter);
}

DEF_METHOD(NV097, SET_ALPHA_FUNC)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_ALPHAFUNC, parameter & 0xF);
}

DEF_METHOD(NV097, SET_ALPHA_REF)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_ALPHAREF, parameter);
}

DEF_METHOD(NV097, SET_BLEND_FUNC_SFACTOR)
{
    unsigned int factor;
    switch (parameter) {
    case NV097_SET_BLEND_FUNC_SFACTOR_V_ZERO:
        factor = NV_PGRAPH_BLEND_SFACTOR_ZERO; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_ONE:
        factor = NV_PGRAPH_BLEND_SFACTOR_ONE; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_SRC_COLOR:
        factor = NV_PGRAPH_BLEND_SFACTOR_SRC_COLOR; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_ONE_MINUS_SRC_COLOR:
        factor = NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_SRC_COLOR; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_SRC_ALPHA:
        factor = NV_PGRAPH_BLEND_SFACTOR_SRC_ALPHA; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_ONE_MINUS_SRC_ALPHA:
        factor = NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_SRC_ALPHA; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_DST_ALPHA:
        factor = NV_PGRAPH_BLEND_SFACTOR_DST_ALPHA; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_ONE_MINUS_DST_ALPHA:
        factor = NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_DST_ALPHA; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_DST_COLOR:
        factor = NV_PGRAPH_BLEND_SFACTOR_DST_COLOR; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_ONE_MINUS_DST_COLOR:
        factor = NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_DST_COLOR; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_SRC_ALPHA_SATURATE:
        factor = NV_PGRAPH_BLEND_SFACTOR_SRC_ALPHA_SATURATE; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_CONSTANT_COLOR:
        factor = NV_PGRAPH_BLEND_SFACTOR_CONSTANT_COLOR; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_ONE_MINUS_CONSTANT_COLOR:
        factor = NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_CONSTANT_COLOR; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_CONSTANT_ALPHA:
        factor = NV_PGRAPH_BLEND_SFACTOR_CONSTANT_ALPHA; break;
    case NV097_SET_BLEND_FUNC_SFACTOR_V_ONE_MINUS_CONSTANT_ALPHA:
        factor = NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_CONSTANT_ALPHA; break;
    default:
        NV2A_DPRINTF("Unknown blend source factor: 0x%08x\n", parameter);
        return; /* discard */
    }
    PG_SET_MASK(NV_PGRAPH_BLEND, NV_PGRAPH_BLEND_SFACTOR, factor);
}

DEF_METHOD(NV097, SET_BLEND_FUNC_DFACTOR)
{
    unsigned int factor;
    switch (parameter) {
    case NV097_SET_BLEND_FUNC_DFACTOR_V_ZERO:
        factor = NV_PGRAPH_BLEND_DFACTOR_ZERO; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_ONE:
        factor = NV_PGRAPH_BLEND_DFACTOR_ONE; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_SRC_COLOR:
        factor = NV_PGRAPH_BLEND_DFACTOR_SRC_COLOR; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_ONE_MINUS_SRC_COLOR:
        factor = NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_SRC_COLOR; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_SRC_ALPHA:
        factor = NV_PGRAPH_BLEND_DFACTOR_SRC_ALPHA; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_ONE_MINUS_SRC_ALPHA:
        factor = NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_SRC_ALPHA; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_DST_ALPHA:
        factor = NV_PGRAPH_BLEND_DFACTOR_DST_ALPHA; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_ONE_MINUS_DST_ALPHA:
        factor = NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_DST_ALPHA; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_DST_COLOR:
        factor = NV_PGRAPH_BLEND_DFACTOR_DST_COLOR; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_ONE_MINUS_DST_COLOR:
        factor = NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_DST_COLOR; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_SRC_ALPHA_SATURATE:
        factor = NV_PGRAPH_BLEND_DFACTOR_SRC_ALPHA_SATURATE; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_CONSTANT_COLOR:
        factor = NV_PGRAPH_BLEND_DFACTOR_CONSTANT_COLOR; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_ONE_MINUS_CONSTANT_COLOR:
        factor = NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_CONSTANT_COLOR; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_CONSTANT_ALPHA:
        factor = NV_PGRAPH_BLEND_DFACTOR_CONSTANT_ALPHA; break;
    case NV097_SET_BLEND_FUNC_DFACTOR_V_ONE_MINUS_CONSTANT_ALPHA:
        factor = NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_CONSTANT_ALPHA; break;
    default:
        NV2A_DPRINTF("Unknown blend destination factor: 0x%08x\n", parameter);
        return; /* discard */
    }
    PG_SET_MASK(NV_PGRAPH_BLEND, NV_PGRAPH_BLEND_DFACTOR, factor);
}

DEF_METHOD(NV097, SET_BLEND_COLOR)
{
    pgraph_reg_w(pg, NV_PGRAPH_BLENDCOLOR, parameter);
}

DEF_METHOD(NV097, SET_BLEND_EQUATION)
{
    unsigned int equation;
    switch (parameter) {
    case NV097_SET_BLEND_EQUATION_V_FUNC_SUBTRACT:
        equation = 0; break;
    case NV097_SET_BLEND_EQUATION_V_FUNC_REVERSE_SUBTRACT:
        equation = 1; break;
    case NV097_SET_BLEND_EQUATION_V_FUNC_ADD:
        equation = 2; break;
    case NV097_SET_BLEND_EQUATION_V_MIN:
        equation = 3; break;
    case NV097_SET_BLEND_EQUATION_V_MAX:
        equation = 4; break;
    case NV097_SET_BLEND_EQUATION_V_FUNC_REVERSE_SUBTRACT_SIGNED:
        equation = 5; break;
    case NV097_SET_BLEND_EQUATION_V_FUNC_ADD_SIGNED:
        equation = 6; break;
    default:
        NV2A_DPRINTF("Unknown blend equation: 0x%08x\n", parameter);
        return; /* discard */
    }
    PG_SET_MASK(NV_PGRAPH_BLEND, NV_PGRAPH_BLEND_EQN, equation);
}

DEF_METHOD(NV097, SET_DEPTH_FUNC)
{
    if (parameter >= 0x200 && parameter <= 0x207) {
        PG_SET_MASK(NV_PGRAPH_CONTROL_0, NV_PGRAPH_CONTROL_0_ZFUNC,
                    parameter & 0xF);
    }
}

DEF_METHOD(NV097, SET_COLOR_MASK)
{
    pg->surface_color.write_enabled_cache |= pgraph_color_write_enabled(pg);

    bool alpha = parameter & NV097_SET_COLOR_MASK_ALPHA_WRITE_ENABLE;
    bool red = parameter & NV097_SET_COLOR_MASK_RED_WRITE_ENABLE;
    bool green = parameter & NV097_SET_COLOR_MASK_GREEN_WRITE_ENABLE;
    bool blue = parameter & NV097_SET_COLOR_MASK_BLUE_WRITE_ENABLE;
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_ALPHA_WRITE_ENABLE, alpha);
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_RED_WRITE_ENABLE, red);
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_GREEN_WRITE_ENABLE, green);
    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_BLUE_WRITE_ENABLE, blue);
}

DEF_METHOD(NV097, SET_DEPTH_MASK)
{
    pg->surface_zeta.write_enabled_cache |= pgraph_zeta_write_enabled(pg);

    PG_SET_MASK(NV_PGRAPH_CONTROL_0,
             NV_PGRAPH_CONTROL_0_ZWRITEENABLE, parameter);
}

DEF_METHOD(NV097, SET_STENCIL_MASK)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_1,
             NV_PGRAPH_CONTROL_1_STENCIL_MASK_WRITE, parameter);
}

DEF_METHOD(NV097, SET_STENCIL_FUNC)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_1,
             NV_PGRAPH_CONTROL_1_STENCIL_FUNC, parameter & 0xF);
}

DEF_METHOD(NV097, SET_STENCIL_FUNC_REF)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_1,
             NV_PGRAPH_CONTROL_1_STENCIL_REF, parameter);
}

DEF_METHOD(NV097, SET_STENCIL_FUNC_MASK)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_1,
             NV_PGRAPH_CONTROL_1_STENCIL_MASK_READ, parameter);
}

static unsigned int kelvin_map_stencil_op(uint32_t parameter)
{
    unsigned int op;
    switch (parameter) {
    case NV097_SET_STENCIL_OP_V_KEEP:
        op = NV_PGRAPH_CONTROL_2_STENCIL_OP_V_KEEP; break;
    case NV097_SET_STENCIL_OP_V_ZERO:
        op = NV_PGRAPH_CONTROL_2_STENCIL_OP_V_ZERO; break;
    case NV097_SET_STENCIL_OP_V_REPLACE:
        op = NV_PGRAPH_CONTROL_2_STENCIL_OP_V_REPLACE; break;
    case NV097_SET_STENCIL_OP_V_INCRSAT:
        op = NV_PGRAPH_CONTROL_2_STENCIL_OP_V_INCRSAT; break;
    case NV097_SET_STENCIL_OP_V_DECRSAT:
        op = NV_PGRAPH_CONTROL_2_STENCIL_OP_V_DECRSAT; break;
    case NV097_SET_STENCIL_OP_V_INVERT:
        op = NV_PGRAPH_CONTROL_2_STENCIL_OP_V_INVERT; break;
    case NV097_SET_STENCIL_OP_V_INCR:
        op = NV_PGRAPH_CONTROL_2_STENCIL_OP_V_INCR; break;
    case NV097_SET_STENCIL_OP_V_DECR:
        op = NV_PGRAPH_CONTROL_2_STENCIL_OP_V_DECR; break;
    default:
        assert(false);
        break;
    }
    return op;
}

DEF_METHOD(NV097, SET_STENCIL_OP_FAIL)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_2,
             NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL,
             kelvin_map_stencil_op(parameter));
}

DEF_METHOD(NV097, SET_STENCIL_OP_ZFAIL)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_2,
             NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL,
             kelvin_map_stencil_op(parameter));
}

DEF_METHOD(NV097, SET_STENCIL_OP_ZPASS)
{
    PG_SET_MASK(NV_PGRAPH_CONTROL_2,
             NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS,
             kelvin_map_stencil_op(parameter));
}

DEF_METHOD(NV097, SET_SHADE_MODE)
{
    switch (parameter) {
    case NV097_SET_SHADE_MODE_V_FLAT:
        PG_SET_MASK(NV_PGRAPH_CONTROL_3, NV_PGRAPH_CONTROL_3_SHADEMODE,
                 NV_PGRAPH_CONTROL_3_SHADEMODE_FLAT);
        break;
    case NV097_SET_SHADE_MODE_V_SMOOTH:
        PG_SET_MASK(NV_PGRAPH_CONTROL_3, NV_PGRAPH_CONTROL_3_SHADEMODE,
                 NV_PGRAPH_CONTROL_3_SHADEMODE_SMOOTH);
        break;
    default:
        /* Discard */
        break;
    }
}

DEF_METHOD(NV097, SET_PROVOKING_VERTEX)
{
    assert((parameter & ~1) == 0);
    PG_SET_MASK(NV_PGRAPH_CONTROL_3, NV_PGRAPH_CONTROL_3_PROVOKING_VERTEX,
             parameter);
}

DEF_METHOD(NV097, SET_POLYGON_OFFSET_SCALE_FACTOR)
{
    pgraph_reg_w(pg, NV_PGRAPH_ZOFFSETFACTOR, parameter);
}

DEF_METHOD(NV097, SET_POLYGON_OFFSET_BIAS)
{
    pgraph_reg_w(pg, NV_PGRAPH_ZOFFSETBIAS, parameter);
}

static unsigned int kelvin_map_polygon_mode(uint32_t parameter)
{
    unsigned int mode;
    switch (parameter) {
    case NV097_SET_FRONT_POLYGON_MODE_V_POINT:
        mode = NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_POINT; break;
    case NV097_SET_FRONT_POLYGON_MODE_V_LINE:
        mode = NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_LINE; break;
    case NV097_SET_FRONT_POLYGON_MODE_V_FILL:
        mode = NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_FILL; break;
    default:
        assert(false);
        break;
    }
    return mode;
}

DEF_METHOD(NV097, SET_FRONT_POLYGON_MODE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_FRONTFACEMODE,
             kelvin_map_polygon_mode(parameter));
}

DEF_METHOD(NV097, SET_BACK_POLYGON_MODE)
{
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER,
             NV_PGRAPH_SETUPRASTER_BACKFACEMODE,
             kelvin_map_polygon_mode(parameter));
}

DEF_METHOD(NV097, SET_CLIP_MIN)
{
    pgraph_reg_w(pg, NV_PGRAPH_ZCLIPMIN, parameter);
}

DEF_METHOD(NV097, SET_CLIP_MAX)
{
    pgraph_reg_w(pg, NV_PGRAPH_ZCLIPMAX, parameter);
}

DEF_METHOD(NV097, SET_CULL_FACE)
{
    unsigned int face;
    switch (parameter) {
    case NV097_SET_CULL_FACE_V_FRONT:
        face = NV_PGRAPH_SETUPRASTER_CULLCTRL_FRONT; break;
    case NV097_SET_CULL_FACE_V_BACK:
        face = NV_PGRAPH_SETUPRASTER_CULLCTRL_BACK; break;
    case NV097_SET_CULL_FACE_V_FRONT_AND_BACK:
        face = NV_PGRAPH_SETUPRASTER_CULLCTRL_FRONT_AND_BACK; break;
    default:
        assert(false);
        break;
    }
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER, NV_PGRAPH_SETUPRASTER_CULLCTRL, face);
}

DEF_METHOD(NV097, SET_FRONT_FACE)
{
    bool ccw;
    switch (parameter) {
    case NV097_SET_FRONT_FACE_V_CW:
        ccw = false; break;
    case NV097_SET_FRONT_FACE_V_CCW:
        ccw = true; break;
    default:
        NV2A_DPRINTF("Unknown front face: 0x%08x\n", parameter);
        return; /* discard */
    }
    PG_SET_MASK(NV_PGRAPH_SETUPRASTER, NV_PGRAPH_SETUPRASTER_FRONTFACE,
                ccw ? 1 : 0);
}

DEF_METHOD(NV097, SET_NORMALIZATION_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_NORMALIZATION_ENABLE,
                parameter);
}

DEF_METHOD_INC(NV097, SET_MATERIAL_EMISSION)
{
    int slot = (method - NV097_SET_MATERIAL_EMISSION) / 4;
    // FIXME: Verify NV_IGRAPH_XF_LTCTXA_CM_COL is correct
    pg->ltctxa_any_dirty |= (parameter != pg->ltctxa[NV_IGRAPH_XF_LTCTXA_CM_COL][slot]);
    pg->ltctxa[NV_IGRAPH_XF_LTCTXA_CM_COL][slot] = parameter;
    pg->ltctxa_dirty[NV_IGRAPH_XF_LTCTXA_CM_COL] = true;
}

DEF_METHOD(NV097, SET_MATERIAL_ALPHA)
{
    pg->material_alpha = *(float*)&parameter;
}

DEF_METHOD(NV097, SET_SPECULAR_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_C, NV_PGRAPH_CSV0_C_SPECULAR_ENABLE, parameter);
}

DEF_METHOD(NV097, SET_LIGHT_ENABLE_MASK)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_D, NV_PGRAPH_CSV0_D_LIGHTS, parameter);
}

static unsigned int kelvin_map_texgen(uint32_t parameter, unsigned int channel)
{
    assert(channel < 4);
    unsigned int texgen;
    switch (parameter) {
    case NV097_SET_TEXGEN_S_DISABLE:
        texgen = NV_PGRAPH_CSV1_A_T0_S_DISABLE; break;
    case NV097_SET_TEXGEN_S_EYE_LINEAR:
        texgen = NV_PGRAPH_CSV1_A_T0_S_EYE_LINEAR; break;
    case NV097_SET_TEXGEN_S_OBJECT_LINEAR:
        texgen = NV_PGRAPH_CSV1_A_T0_S_OBJECT_LINEAR; break;
    case NV097_SET_TEXGEN_S_SPHERE_MAP:
        assert(channel < 2);
        texgen = NV_PGRAPH_CSV1_A_T0_S_SPHERE_MAP; break;
    case NV097_SET_TEXGEN_S_REFLECTION_MAP:
        assert(channel < 3);
        texgen = NV_PGRAPH_CSV1_A_T0_S_REFLECTION_MAP; break;
    case NV097_SET_TEXGEN_S_NORMAL_MAP:
        assert(channel < 3);
        texgen = NV_PGRAPH_CSV1_A_T0_S_NORMAL_MAP; break;
    default:
        assert(false);
        break;
    }
    return texgen;
}

DEF_METHOD(NV097, SET_TEXGEN_S)
{
    int slot = (method - NV097_SET_TEXGEN_S) / 16;
    unsigned int reg = (slot < 2) ? NV_PGRAPH_CSV1_A
                                  : NV_PGRAPH_CSV1_B;
    unsigned int mask = (slot % 2) ? NV_PGRAPH_CSV1_A_T1_S
                                   : NV_PGRAPH_CSV1_A_T0_S;
    PG_SET_MASK(reg, mask, kelvin_map_texgen(parameter, 0));
}

DEF_METHOD(NV097, SET_TEXGEN_T)
{
    int slot = (method - NV097_SET_TEXGEN_T) / 16;
    unsigned int reg = (slot < 2) ? NV_PGRAPH_CSV1_A
                                  : NV_PGRAPH_CSV1_B;
    unsigned int mask = (slot % 2) ? NV_PGRAPH_CSV1_A_T1_T
                                   : NV_PGRAPH_CSV1_A_T0_T;
    PG_SET_MASK(reg, mask, kelvin_map_texgen(parameter, 1));
}

DEF_METHOD(NV097, SET_TEXGEN_R)
{
    int slot = (method - NV097_SET_TEXGEN_R) / 16;
    unsigned int reg = (slot < 2) ? NV_PGRAPH_CSV1_A
                                  : NV_PGRAPH_CSV1_B;
    unsigned int mask = (slot % 2) ? NV_PGRAPH_CSV1_A_T1_R
                                   : NV_PGRAPH_CSV1_A_T0_R;
    PG_SET_MASK(reg, mask, kelvin_map_texgen(parameter, 2));
}

DEF_METHOD(NV097, SET_TEXGEN_Q)
{
    int slot = (method - NV097_SET_TEXGEN_Q) / 16;
    unsigned int reg = (slot < 2) ? NV_PGRAPH_CSV1_A
                                  : NV_PGRAPH_CSV1_B;
    unsigned int mask = (slot % 2) ? NV_PGRAPH_CSV1_A_T1_Q
                                   : NV_PGRAPH_CSV1_A_T0_Q;
    PG_SET_MASK(reg, mask, kelvin_map_texgen(parameter, 3));
}

DEF_METHOD_INC(NV097, SET_TEXTURE_MATRIX_ENABLE)
{
    int slot = (method - NV097_SET_TEXTURE_MATRIX_ENABLE) / 4;
    if (pg->texture_matrix_enable[slot] != parameter) {
        pg->shader_state_gen++;
        pg->non_dynamic_reg_gen++;
        pg->any_reg_gen++;
    }
    pg->texture_matrix_enable[slot] = parameter;
}

DEF_METHOD(NV097, SET_POINT_SIZE)
{
    if (parameter > NV097_SET_POINT_SIZE_V_MAX) {
        return;
    }

    pgraph_reg_w(pg, NV_PGRAPH_POINTSIZE, parameter);
}

DEF_METHOD_INC(NV097, SET_PROJECTION_MATRIX)
{
    int slot = (method - NV097_SET_PROJECTION_MATRIX) / 4;
    // pg->projection_matrix[slot] = *(float*)&parameter;
    unsigned int row = NV_IGRAPH_XF_XFCTX_PMAT0 + slot/4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[row][slot%4]);
    pg->vsh_constants[row][slot%4] = parameter;
    pg->vsh_constants_dirty[row] = true;
}

DEF_METHOD_INC(NV097, SET_MODEL_VIEW_MATRIX)
{
    int slot = (method - NV097_SET_MODEL_VIEW_MATRIX) / 4;
    unsigned int matnum = slot / 16;
    unsigned int entry = slot % 16;
    unsigned int row = NV_IGRAPH_XF_XFCTX_MMAT0 + matnum*8 + entry/4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[row][entry % 4]);
    pg->vsh_constants[row][entry % 4] = parameter;
    pg->vsh_constants_dirty[row] = true;
}

DEF_METHOD_INC(NV097, SET_INVERSE_MODEL_VIEW_MATRIX)
{
    int slot = (method - NV097_SET_INVERSE_MODEL_VIEW_MATRIX) / 4;
    unsigned int matnum = slot / 16;
    unsigned int entry = slot % 16;
    unsigned int row = NV_IGRAPH_XF_XFCTX_IMMAT0 + matnum*8 + entry/4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[row][entry % 4]);
    pg->vsh_constants[row][entry % 4] = parameter;
    pg->vsh_constants_dirty[row] = true;
}

DEF_METHOD_INC(NV097, SET_COMPOSITE_MATRIX)
{
    int slot = (method - NV097_SET_COMPOSITE_MATRIX) / 4;
    unsigned int row = NV_IGRAPH_XF_XFCTX_CMAT0 + slot/4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[row][slot%4]);
    pg->vsh_constants[row][slot%4] = parameter;
    pg->vsh_constants_dirty[row] = true;
}

DEF_METHOD_INC(NV097, SET_TEXTURE_MATRIX)
{
    int slot = (method - NV097_SET_TEXTURE_MATRIX) / 4;
    unsigned int tex = slot / 16;
    unsigned int entry = slot % 16;
    unsigned int row = NV_IGRAPH_XF_XFCTX_T0MAT + tex*8 + entry/4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[row][entry%4]);
    pg->vsh_constants[row][entry%4] = parameter;
    pg->vsh_constants_dirty[row] = true;
}

DEF_METHOD_INC(NV097, SET_FOG_PARAMS)
{
    int slot = (method - NV097_SET_FOG_PARAMS) / 4;
    if (slot < 2) {
        pgraph_reg_w(pg, NV_PGRAPH_FOGPARAM0 + slot*4, parameter);
    } else {
        /* FIXME: No idea where slot = 2 is */
    }

    pg->ltctxa_any_dirty |= (parameter != pg->ltctxa[NV_IGRAPH_XF_LTCTXA_FOG_K][slot]);
    pg->ltctxa[NV_IGRAPH_XF_LTCTXA_FOG_K][slot] = parameter;
    pg->ltctxa_dirty[NV_IGRAPH_XF_LTCTXA_FOG_K] = true;
}

/* Handles NV097_SET_TEXGEN_PLANE_S,T,R,Q */
DEF_METHOD_INC(NV097, SET_TEXGEN_PLANE_S)
{
    int slot = (method - NV097_SET_TEXGEN_PLANE_S) / 4;
    unsigned int tex = slot / 16;
    unsigned int entry = slot % 16;
    unsigned int row = NV_IGRAPH_XF_XFCTX_TG0MAT + tex*8 + entry/4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[row][entry%4]);
    pg->vsh_constants[row][entry%4] = parameter;
    pg->vsh_constants_dirty[row] = true;
}

DEF_METHOD(NV097, SET_TEXGEN_VIEW_MODEL)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_D, NV_PGRAPH_CSV0_D_TEXGEN_REF,
             parameter);
}

DEF_METHOD_INC(NV097, SET_FOG_PLANE)
{
    int slot = (method - NV097_SET_FOG_PLANE) / 4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[NV_IGRAPH_XF_XFCTX_FOG][slot]);
    pg->vsh_constants[NV_IGRAPH_XF_XFCTX_FOG][slot] = parameter;
    pg->vsh_constants_dirty[NV_IGRAPH_XF_XFCTX_FOG] = true;
}

struct CurveCoefficients {
  float a;
  float b;
  float c;
};

static const struct CurveCoefficients curve_coefficients[] = {
  {1.000108475163, -9.838607076280, 54.829089549713},
  {1.199164441703, -3.292603784852, 7.799987995214},
  {8.653441252033, 29.189473787191, 43.586027561823},
  {-531.307758450301, 117.398468683934, 113.155490738338},
  {-4.662713151292, 1.221108944572, 1.217360986939},
  {-124.435242105211, 35.401219563514, 35.408114377045},
  {10672560.259502287954, 21565843.555823743343, 10894794.336297152564},
  {-51973801.463933646679, -104199997.554352939129, -52225454.356278456748},
  {972270.324080004124, 2025882.096547174733, 1054898.052467488218},
};

static const float kCoefficient0StepPoints[] = {
  -0.022553957999, // power = 1.25
  -0.421539008617, // power = 4.00
  -0.678715527058, // power = 9.00
  -0.838916420937, // power = 20.00
  -0.961754500866, // power = 90.00
  -0.990773200989, // power = 375.00
  -0.994858562946, // power = 650.00
  -0.996561050415, // power = 1000.00
  -0.999547004700, // power = 1250.00
};

static float reconstruct_quadratic(float c0, const struct CurveCoefficients *coefficients) {
  return coefficients->a + coefficients->b * c0 + coefficients->c * c0 * c0;
}

static float reconstruct_saturation_growth_rate(float c0, const struct CurveCoefficients *coefficients) {
  return (coefficients->a * c0) / (coefficients->b + coefficients->c * c0);
}

static float (* const reconstruct_func_map[])(float, const struct CurveCoefficients *) = {
  reconstruct_quadratic, // 1.0..1.25 max error 0.01 %
  reconstruct_quadratic, // 1.25..4.0 max error 2.2 %
  reconstruct_quadratic, // 4.0..9.0 max error 2.3 %
  reconstruct_saturation_growth_rate, // 9.0..20.0 max error 1.4 %
  reconstruct_saturation_growth_rate, // 20.0..90.0 max error 2.1 %
  reconstruct_saturation_growth_rate, // 90.0..375.0 max error 2.8%
  reconstruct_quadratic, // 375..650 max error 1.0 %
  reconstruct_quadratic, // 650..1000 max error 1.7%
  reconstruct_quadratic, // 1000..1250 max error 1.0%
};

static float reconstruct_specular_power(const float *params) {
  // See https://github.com/dracc/xgu/blob/db3172d8c983629f0dc971092981846da22438ae/xgux.h#L279

  // Values < 1.0 will result in a positive c1 and (c2 - c0 * 2) will be very
  // close to the original value.
  if (params[1] > 0.0f && params[2] < 1.0f) {
    return params[2] - (params[0] * 2.0f);
  }

  float c0 = params[0];
  float c3 = params[3];
  // FIXME: This handling is not correct, but is distinct without crashing.
  // It does not appear possible for a DirectX-generated value to be positive,
  // so while this differs from hardware behavior, it may be irrelevant in
  // practice.
  if (c0 > 0.0f || c3 > 0.0f) {
    return 0.0001f;
  }

  float reconstructed_power = 0.f;
  for (uint32_t i = 0; i < sizeof(kCoefficient0StepPoints) / sizeof(kCoefficient0StepPoints[0]); ++i) {
    if (c0 > kCoefficient0StepPoints[i]) {
      reconstructed_power = reconstruct_func_map[i](c0, &curve_coefficients[i]);
      break;
    }
  }

  float reconstructed_half_power = 0.f;
  for (uint32_t i = 0; i < sizeof(kCoefficient0StepPoints) / sizeof(kCoefficient0StepPoints[0]); ++i) {
    if (c3 > kCoefficient0StepPoints[i]) {
      reconstructed_half_power = reconstruct_func_map[i](c3, &curve_coefficients[i]);
      break;
    }
  }

  // The range can be extended beyond 1250 by using the half power params. This
  // will only work for DirectX generated values, arbitrary params could
  // erroneously trigger this.
  //
  // There are some very low power (~1) values that have inverted powers, but
  // they are easily identified by comparatively high c0 parameters.
  if (reconstructed_power == 0.f || (reconstructed_half_power > reconstructed_power && c0 < -0.1f)) {
    return reconstructed_half_power * 2.f;
  }

  return reconstructed_power;
}

DEF_METHOD_INC(NV097, SET_SPECULAR_PARAMS)
{
    int slot = (method - NV097_SET_SPECULAR_PARAMS) / 4;
    pg->specular_params[slot] = *(float *)&parameter;
    if (slot == 5) {
        float new_power = reconstruct_specular_power(pg->specular_params);
        if (pg->specular_power != new_power) {
            pg->shader_state_gen++;
            pg->non_dynamic_reg_gen++;
            pg->any_reg_gen++;
        }
        pg->specular_power = new_power;
    }
}

DEF_METHOD_INC(NV097, SET_SCENE_AMBIENT_COLOR)
{
    int slot = (method - NV097_SET_SCENE_AMBIENT_COLOR) / 4;
    // ??
    pg->ltctxa_any_dirty |= (parameter != pg->ltctxa[NV_IGRAPH_XF_LTCTXA_FR_AMB][slot]);
    pg->ltctxa[NV_IGRAPH_XF_LTCTXA_FR_AMB][slot] = parameter;
    pg->ltctxa_dirty[NV_IGRAPH_XF_LTCTXA_FR_AMB] = true;
}

DEF_METHOD_INC(NV097, SET_VIEWPORT_OFFSET)
{
    int slot = (method - NV097_SET_VIEWPORT_OFFSET) / 4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[NV_IGRAPH_XF_XFCTX_VPOFF][slot]);
    pg->vsh_constants[NV_IGRAPH_XF_XFCTX_VPOFF][slot] = parameter;
    pg->vsh_constants_dirty[NV_IGRAPH_XF_XFCTX_VPOFF] = true;
}

DEF_METHOD_INC(NV097, SET_POINT_PARAMS)
{
    int slot = (method - NV097_SET_POINT_PARAMS) / 4;
    float new_val = *(float *)&parameter;
    if (pg->point_params[slot] != new_val) {
        pg->shader_state_gen++;
        pg->non_dynamic_reg_gen++;
        pg->any_reg_gen++;
    }
    pg->point_params[slot] = new_val;
}

DEF_METHOD_INC(NV097, SET_EYE_POSITION)
{
    int slot = (method - NV097_SET_EYE_POSITION) / 4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[NV_IGRAPH_XF_XFCTX_EYEP][slot]);
    pg->vsh_constants[NV_IGRAPH_XF_XFCTX_EYEP][slot] = parameter;
    pg->vsh_constants_dirty[NV_IGRAPH_XF_XFCTX_EYEP] = true;
}

DEF_METHOD_INC(NV097, SET_COMBINER_FACTOR0)
{
    int slot = (method - NV097_SET_COMBINER_FACTOR0) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_COMBINEFACTOR0 + slot*4, parameter);
}

DEF_METHOD_INC(NV097, SET_COMBINER_FACTOR1)
{
    int slot = (method - NV097_SET_COMBINER_FACTOR1) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_COMBINEFACTOR1 + slot*4, parameter);
}

DEF_METHOD_INC(NV097, SET_COMBINER_ALPHA_OCW)
{
    int slot = (method - NV097_SET_COMBINER_ALPHA_OCW) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_COMBINEALPHAO0 + slot*4, parameter);
}

DEF_METHOD_INC(NV097, SET_COMBINER_COLOR_ICW)
{
    int slot = (method - NV097_SET_COMBINER_COLOR_ICW) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_COMBINECOLORI0 + slot*4, parameter);
}

DEF_METHOD_INC(NV097, SET_COLOR_KEY_COLOR)
{
    int slot = (method - NV097_SET_COLOR_KEY_COLOR) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_COLORKEYCOLOR0 + slot * 4, parameter);
}

DEF_METHOD_INC(NV097, SET_VIEWPORT_SCALE)
{
    int slot = (method - NV097_SET_VIEWPORT_SCALE) / 4;
    pg->vsh_constants_any_dirty |= (parameter != pg->vsh_constants[NV_IGRAPH_XF_XFCTX_VPSCL][slot]);
    pg->vsh_constants[NV_IGRAPH_XF_XFCTX_VPSCL][slot] = parameter;
    pg->vsh_constants_dirty[NV_IGRAPH_XF_XFCTX_VPSCL] = true;
}

DEF_METHOD_INC(NV097, SET_TRANSFORM_PROGRAM)
{
    int slot = (method - NV097_SET_TRANSFORM_PROGRAM) / 4;

    int program_load = PG_GET_MASK(NV_PGRAPH_CHEOPS_OFFSET,
                                NV_PGRAPH_CHEOPS_OFFSET_PROG_LD_PTR);

    assert(program_load < NV2A_MAX_TRANSFORM_PROGRAM_LENGTH);
    pg->program_data[program_load][slot%4] = parameter;
    pg->program_data_dirty = true;
    pg->vsh_program_data_gen++;

    if (slot % 4 == 3) {
        PG_SET_MASK(NV_PGRAPH_CHEOPS_OFFSET,
                 NV_PGRAPH_CHEOPS_OFFSET_PROG_LD_PTR, program_load+1);
    }
}

/* Telemetry: how many SET_TRANSFORM_CONSTANT slot writes pgraph saw, and how
 * many were redundant (parameter equal to current value). Read by
 * xbox_hle_log_stats() to cross-check the XBE-entry probes — if pgraph sees
 * thousands/s while the entry probes see only a handful, LTCG inlined the
 * FIFO writes at draw sites that bypass the named functions. */
uint64_t pgraph_vsh_const_writes_total;
uint64_t pgraph_vsh_const_writes_redundant;

DEF_METHOD_INC(NV097, SET_TRANSFORM_CONSTANT)
{
    int slot = (method - NV097_SET_TRANSFORM_CONSTANT) / 4;
    int const_load = PG_GET_MASK(NV_PGRAPH_CHEOPS_OFFSET,
                              NV_PGRAPH_CHEOPS_OFFSET_CONST_LD_PTR);

    assert(const_load < NV2A_VERTEXSHADER_CONSTANTS);
    // VertexShaderConstant *constant = &pg->constants[const_load];
    pgraph_vsh_const_writes_total++;
    bool changed = (parameter != pg->vsh_constants[const_load][slot%4]);
    if (!changed) pgraph_vsh_const_writes_redundant++;
    pg->vsh_constants_dirty[const_load] |= changed;
    if (changed) {
        pg->vsh_constants_any_dirty = true;
    }
    pg->vsh_constants[const_load][slot%4] = parameter;

    if (slot % 4 == 3) {
        PG_SET_MASK(NV_PGRAPH_CHEOPS_OFFSET,
                 NV_PGRAPH_CHEOPS_OFFSET_CONST_LD_PTR, const_load+1);
    }
}

DEF_METHOD_INC(NV097, SET_VERTEX3F)
{
    int slot = (method - NV097_SET_VERTEX3F) / 4;
    VertexAttribute *attribute =
        &pg->vertex_attributes[NV2A_VERTEX_ATTR_POSITION];
    pgraph_allocate_inline_buffer_vertices(pg, NV2A_VERTEX_ATTR_POSITION);
    attribute->inline_value[slot] = *(float*)&parameter;
    attribute->inline_value[3] = 1.0f;
    /* any_reg_gen for draw-queue equivalence; uniform_inputs_gen for
     * the per-binding uniform fast-skip in pgraph_vk_update_shader_uniforms. */
    pg->any_reg_gen++;
    pg->uniform_inputs_gen++;
    if (slot == 2) {
        pgraph_finish_inline_buffer_vertex(pg);
    }
}

/* Handles NV097_SET_BACK_LIGHT_* */
DEF_METHOD_INC(NV097, SET_BACK_LIGHT_AMBIENT_COLOR)
{
    int slot = (method - NV097_SET_BACK_LIGHT_AMBIENT_COLOR) / 4;
    unsigned int part = NV097_SET_BACK_LIGHT_AMBIENT_COLOR / 4 + slot % 16;
    slot /= 16; /* [Light index] */
    assert(slot < 8);
    switch(part * 4) {
    case NV097_SET_BACK_LIGHT_AMBIENT_COLOR ...
            NV097_SET_BACK_LIGHT_AMBIENT_COLOR + 8:
        part -= NV097_SET_BACK_LIGHT_AMBIENT_COLOR / 4;
        pg->ltctxb_any_dirty |= (parameter != pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_BAMB + slot*6][part]);
        pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_BAMB + slot*6][part] = parameter;
        pg->ltctxb_dirty[NV_IGRAPH_XF_LTCTXB_L0_BAMB + slot*6] = true;
        break;
    case NV097_SET_BACK_LIGHT_DIFFUSE_COLOR ...
            NV097_SET_BACK_LIGHT_DIFFUSE_COLOR + 8:
        part -= NV097_SET_BACK_LIGHT_DIFFUSE_COLOR / 4;
        pg->ltctxb_any_dirty |= (parameter != pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_BDIF + slot*6][part]);
        pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_BDIF + slot*6][part] = parameter;
        pg->ltctxb_dirty[NV_IGRAPH_XF_LTCTXB_L0_BDIF + slot*6] = true;
        break;
    case NV097_SET_BACK_LIGHT_SPECULAR_COLOR ...
            NV097_SET_BACK_LIGHT_SPECULAR_COLOR + 8:
        part -= NV097_SET_BACK_LIGHT_SPECULAR_COLOR / 4;
        pg->ltctxb_any_dirty |= (parameter != pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_BSPC + slot*6][part]);
        pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_BSPC + slot*6][part] = parameter;
        pg->ltctxb_dirty[NV_IGRAPH_XF_LTCTXB_L0_BSPC + slot*6] = true;
        break;
    default:
        assert(false);
        break;
    }
}

/* Handles all the light source props except for NV097_SET_BACK_LIGHT_* */
DEF_METHOD_INC(NV097, SET_LIGHT_AMBIENT_COLOR)
{
    int slot = (method - NV097_SET_LIGHT_AMBIENT_COLOR) / 4;
    unsigned int part = NV097_SET_LIGHT_AMBIENT_COLOR / 4 + slot % 32;
    slot /= 32; /* [Light index] */
    assert(slot < 8);
    switch(part * 4) {
    case NV097_SET_LIGHT_AMBIENT_COLOR ...
            NV097_SET_LIGHT_AMBIENT_COLOR + 8:
        part -= NV097_SET_LIGHT_AMBIENT_COLOR / 4;
        pg->ltctxb_any_dirty |= (parameter != pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_AMB + slot*6][part]);
        pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_AMB + slot*6][part] = parameter;
        pg->ltctxb_dirty[NV_IGRAPH_XF_LTCTXB_L0_AMB + slot*6] = true;
        break;
    case NV097_SET_LIGHT_DIFFUSE_COLOR ...
           NV097_SET_LIGHT_DIFFUSE_COLOR + 8:
        part -= NV097_SET_LIGHT_DIFFUSE_COLOR / 4;
        pg->ltctxb_any_dirty |= (parameter != pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_DIF + slot*6][part]);
        pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_DIF + slot*6][part] = parameter;
        pg->ltctxb_dirty[NV_IGRAPH_XF_LTCTXB_L0_DIF + slot*6] = true;
        break;
    case NV097_SET_LIGHT_SPECULAR_COLOR ...
            NV097_SET_LIGHT_SPECULAR_COLOR + 8:
        part -= NV097_SET_LIGHT_SPECULAR_COLOR / 4;
        pg->ltctxb_any_dirty |= (parameter != pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_SPC + slot*6][part]);
        pg->ltctxb[NV_IGRAPH_XF_LTCTXB_L0_SPC + slot*6][part] = parameter;
        pg->ltctxb_dirty[NV_IGRAPH_XF_LTCTXB_L0_SPC + slot*6] = true;
        break;
    case NV097_SET_LIGHT_LOCAL_RANGE:
        pg->ltc1_any_dirty |= (parameter != pg->ltc1[NV_IGRAPH_XF_LTC1_r0 + slot][0]);
        pg->ltc1[NV_IGRAPH_XF_LTC1_r0 + slot][0] = parameter;
        pg->ltc1_dirty[NV_IGRAPH_XF_LTC1_r0 + slot] = true;
        break;
    case NV097_SET_LIGHT_INFINITE_HALF_VECTOR ...
            NV097_SET_LIGHT_INFINITE_HALF_VECTOR + 8:
        part -= NV097_SET_LIGHT_INFINITE_HALF_VECTOR / 4;
        pg->light_infinite_half_vector[slot][part] = *(float*)&parameter;
        break;
    case NV097_SET_LIGHT_INFINITE_DIRECTION ...
            NV097_SET_LIGHT_INFINITE_DIRECTION + 8:
        part -= NV097_SET_LIGHT_INFINITE_DIRECTION / 4;
        pg->light_infinite_direction[slot][part] = *(float*)&parameter;
        break;
    case NV097_SET_LIGHT_SPOT_FALLOFF ...
            NV097_SET_LIGHT_SPOT_FALLOFF + 8:
        part -= NV097_SET_LIGHT_SPOT_FALLOFF / 4;
        pg->ltctxa_any_dirty |= (parameter != pg->ltctxa[NV_IGRAPH_XF_LTCTXA_L0_K + slot*2][part]);
        pg->ltctxa[NV_IGRAPH_XF_LTCTXA_L0_K + slot*2][part] = parameter;
        pg->ltctxa_dirty[NV_IGRAPH_XF_LTCTXA_L0_K + slot*2] = true;
        break;
    case NV097_SET_LIGHT_SPOT_DIRECTION ...
            NV097_SET_LIGHT_SPOT_DIRECTION + 12:
        part -= NV097_SET_LIGHT_SPOT_DIRECTION / 4;
        pg->ltctxa_any_dirty |= (parameter != pg->ltctxa[NV_IGRAPH_XF_LTCTXA_L0_SPT + slot*2][part]);
        pg->ltctxa[NV_IGRAPH_XF_LTCTXA_L0_SPT + slot*2][part] = parameter;
        pg->ltctxa_dirty[NV_IGRAPH_XF_LTCTXA_L0_SPT + slot*2] = true;
        break;
    case NV097_SET_LIGHT_LOCAL_POSITION ...
            NV097_SET_LIGHT_LOCAL_POSITION + 8:
        part -= NV097_SET_LIGHT_LOCAL_POSITION / 4;
        pg->light_local_position[slot][part] = *(float*)&parameter;
        break;
    case NV097_SET_LIGHT_LOCAL_ATTENUATION ...
            NV097_SET_LIGHT_LOCAL_ATTENUATION + 8:
        part -= NV097_SET_LIGHT_LOCAL_ATTENUATION / 4;
        pg->light_local_attenuation[slot][part] = *(float*)&parameter;
        break;
    default:
        assert(false);
        break;
    }
}

DEF_METHOD_INC(NV097, SET_VERTEX4F)
{
    int slot = (method - NV097_SET_VERTEX4F) / 4;
    VertexAttribute *attribute =
        &pg->vertex_attributes[NV2A_VERTEX_ATTR_POSITION];
    pgraph_allocate_inline_buffer_vertices(pg, NV2A_VERTEX_ATTR_POSITION);
    attribute->inline_value[slot] = *(float*)&parameter;
    pg->any_reg_gen++;
    pg->uniform_inputs_gen++;
    if (slot == 3) {
        pgraph_finish_inline_buffer_vertex(pg);
    }
}

DEF_METHOD(NV097, SET_FOG_COORD)
{
    VertexAttribute *attribute = &pg->vertex_attributes[NV2A_VERTEX_ATTR_FOG];
    pgraph_allocate_inline_buffer_vertices(pg, NV2A_VERTEX_ATTR_FOG);
    attribute->inline_value[0] = *(float*)&parameter;
    attribute->inline_value[1] = attribute->inline_value[0];
    attribute->inline_value[2] = attribute->inline_value[0];
    attribute->inline_value[3] = attribute->inline_value[0];
    pg->any_reg_gen++;
    pg->uniform_inputs_gen++;
}

DEF_METHOD(NV097, SET_WEIGHT1F)
{
    VertexAttribute *attribute = &pg->vertex_attributes[NV2A_VERTEX_ATTR_WEIGHT];
    pgraph_allocate_inline_buffer_vertices(pg, NV2A_VERTEX_ATTR_WEIGHT);
    attribute->inline_value[0] = *(float*)&parameter;
    attribute->inline_value[1] = 0.f;
    attribute->inline_value[2] = 0.f;
    attribute->inline_value[3] = 1.f;
    pg->any_reg_gen++;
    pg->uniform_inputs_gen++;
}

DEF_METHOD_INC(NV097, SET_NORMAL3S)
{
    int slot = (method - NV097_SET_NORMAL3S) / 4;
    unsigned int part = slot % 2;
    VertexAttribute *attribute =
        &pg->vertex_attributes[NV2A_VERTEX_ATTR_NORMAL];
    pgraph_allocate_inline_buffer_vertices(pg, NV2A_VERTEX_ATTR_NORMAL);
    int16_t val = parameter & 0xFFFF;
    attribute->inline_value[part * 2 + 0] = MAX(-1.0f, (float)val / 32767.0f);
    val = parameter >> 16;
    attribute->inline_value[part * 2 + 1] = MAX(-1.0f, (float)val / 32767.0f);
    pg->any_reg_gen++;
    pg->uniform_inputs_gen++;
}

#define SET_VERTEX_ATTRIBUTE_4S(command, attr_index)                     \
    do {                                                                   \
        int slot = (method - (command)) / 4;                               \
        unsigned int part = slot % 2;                                      \
        VertexAttribute *attribute = &pg->vertex_attributes[(attr_index)]; \
        pgraph_allocate_inline_buffer_vertices(pg, (attr_index));          \
        attribute->inline_value[part * 2 + 0] =                            \
            (float)(int16_t)(parameter & 0xFFFF);                          \
        attribute->inline_value[part * 2 + 1] =                            \
            (float)(int16_t)(parameter >> 16);                             \
        pg->any_reg_gen++;                                                 \
        pg->uniform_inputs_gen++;                                          \
    } while (0)

DEF_METHOD_INC(NV097, SET_TEXCOORD0_4S)
{
    SET_VERTEX_ATTRIBUTE_4S(NV097_SET_TEXCOORD0_4S, NV2A_VERTEX_ATTR_TEXTURE0);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD1_4S)
{
    SET_VERTEX_ATTRIBUTE_4S(NV097_SET_TEXCOORD1_4S, NV2A_VERTEX_ATTR_TEXTURE1);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD2_4S)
{
    SET_VERTEX_ATTRIBUTE_4S(NV097_SET_TEXCOORD2_4S, NV2A_VERTEX_ATTR_TEXTURE2);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD3_4S)
{
    SET_VERTEX_ATTRIBUTE_4S(NV097_SET_TEXCOORD3_4S, NV2A_VERTEX_ATTR_TEXTURE3);
}

#undef SET_VERTEX_ATTRIBUTE_4S

#define SET_VERTEX_ATRIBUTE_TEX_2S(attr_index)                             \
    do {                                                                   \
        VertexAttribute *attribute = &pg->vertex_attributes[(attr_index)]; \
        pgraph_allocate_inline_buffer_vertices(pg, (attr_index));          \
        attribute->inline_value[0] = (float)(int16_t)(parameter & 0xFFFF); \
        attribute->inline_value[1] = (float)(int16_t)(parameter >> 16);    \
        attribute->inline_value[2] = 0.0f;                                 \
        attribute->inline_value[3] = 1.0f;                                 \
        pg->any_reg_gen++;                                                 \
        pg->uniform_inputs_gen++;                                          \
    } while (0)

DEF_METHOD_INC(NV097, SET_TEXCOORD0_2S)
{
    SET_VERTEX_ATRIBUTE_TEX_2S(NV2A_VERTEX_ATTR_TEXTURE0);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD1_2S)
{
    SET_VERTEX_ATRIBUTE_TEX_2S(NV2A_VERTEX_ATTR_TEXTURE1);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD2_2S)
{
    SET_VERTEX_ATRIBUTE_TEX_2S(NV2A_VERTEX_ATTR_TEXTURE2);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD3_2S)
{
    SET_VERTEX_ATRIBUTE_TEX_2S(NV2A_VERTEX_ATTR_TEXTURE3);
}

#undef SET_VERTEX_ATRIBUTE_TEX_2S

#define SET_VERTEX_COLOR_3F(command, attr_index)                           \
    do {                                                                   \
        int slot = (method - (command)) / 4;                               \
        VertexAttribute *attribute = &pg->vertex_attributes[(attr_index)]; \
        pgraph_allocate_inline_buffer_vertices(pg, (attr_index));          \
        attribute->inline_value[slot] = *(float*)&parameter;               \
        attribute->inline_value[3] = 1.0f;                                 \
        pg->any_reg_gen++;                                                 \
        pg->uniform_inputs_gen++;                                          \
    } while (0)

DEF_METHOD_INC(NV097, SET_DIFFUSE_COLOR3F)
{
    SET_VERTEX_COLOR_3F(NV097_SET_DIFFUSE_COLOR3F, NV2A_VERTEX_ATTR_DIFFUSE);
}

DEF_METHOD_INC(NV097, SET_SPECULAR_COLOR3F)
{
    SET_VERTEX_COLOR_3F(NV097_SET_SPECULAR_COLOR3F, NV2A_VERTEX_ATTR_SPECULAR);
}

#undef SET_VERTEX_COLOR_3F

#define SET_VERTEX_ATTRIBUTE_F(command, attr_index)                        \
    do {                                                                   \
        int slot = (method - (command)) / 4;                               \
        VertexAttribute *attribute = &pg->vertex_attributes[(attr_index)]; \
        pgraph_allocate_inline_buffer_vertices(pg, (attr_index));          \
        attribute->inline_value[slot] = *(float*)&parameter;               \
        pg->any_reg_gen++;                                                 \
        pg->uniform_inputs_gen++;                                          \
    } while (0)

DEF_METHOD_INC(NV097, SET_NORMAL3F)
{
    SET_VERTEX_ATTRIBUTE_F(NV097_SET_NORMAL3F, NV2A_VERTEX_ATTR_NORMAL);
}

DEF_METHOD_INC(NV097, SET_DIFFUSE_COLOR4F)
{
    SET_VERTEX_ATTRIBUTE_F(NV097_SET_DIFFUSE_COLOR4F, NV2A_VERTEX_ATTR_DIFFUSE);
}

DEF_METHOD_INC(NV097, SET_SPECULAR_COLOR4F)
{
    SET_VERTEX_ATTRIBUTE_F(NV097_SET_SPECULAR_COLOR4F,
                           NV2A_VERTEX_ATTR_SPECULAR);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD0_4F)
{
    SET_VERTEX_ATTRIBUTE_F(NV097_SET_TEXCOORD0_4F, NV2A_VERTEX_ATTR_TEXTURE0);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD1_4F)
{
    SET_VERTEX_ATTRIBUTE_F(NV097_SET_TEXCOORD1_4F, NV2A_VERTEX_ATTR_TEXTURE1);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD2_4F)
{
    SET_VERTEX_ATTRIBUTE_F(NV097_SET_TEXCOORD2_4F, NV2A_VERTEX_ATTR_TEXTURE2);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD3_4F)
{
    SET_VERTEX_ATTRIBUTE_F(NV097_SET_TEXCOORD3_4F, NV2A_VERTEX_ATTR_TEXTURE3);
}

DEF_METHOD_INC(NV097, SET_WEIGHT4F)
{
    SET_VERTEX_ATTRIBUTE_F(NV097_SET_WEIGHT4F, NV2A_VERTEX_ATTR_WEIGHT);
}

#undef SET_VERTEX_ATTRIBUTE_F

DEF_METHOD_INC(NV097, SET_WEIGHT2F)
{
    int slot = (method - NV097_SET_WEIGHT2F) / 4;
    VertexAttribute *attribute =
        &pg->vertex_attributes[NV2A_VERTEX_ATTR_WEIGHT];
    pgraph_allocate_inline_buffer_vertices(pg, NV2A_VERTEX_ATTR_WEIGHT);
    attribute->inline_value[slot] = *(float*)&parameter;
    attribute->inline_value[2] = 0.0f;
    attribute->inline_value[3] = 1.0f;
    pg->any_reg_gen++;
    pg->uniform_inputs_gen++;
}

DEF_METHOD_INC(NV097, SET_WEIGHT3F)
{
    int slot = (method - NV097_SET_WEIGHT3F) / 4;
    VertexAttribute *attribute =
        &pg->vertex_attributes[NV2A_VERTEX_ATTR_WEIGHT];
    pgraph_allocate_inline_buffer_vertices(pg, NV2A_VERTEX_ATTR_WEIGHT);
    attribute->inline_value[slot] = *(float*)&parameter;
    attribute->inline_value[3] = 1.0f;
    pg->any_reg_gen++;
    pg->uniform_inputs_gen++;
}

#define SET_VERTEX_ATRIBUTE_TEX_2F(command, attr_index)                    \
    do {                                                                   \
        int slot = (method - (command)) / 4;                               \
        VertexAttribute *attribute = &pg->vertex_attributes[(attr_index)]; \
        pgraph_allocate_inline_buffer_vertices(pg, (attr_index));          \
        attribute->inline_value[slot] = *(float*)&parameter;               \
        attribute->inline_value[2] = 0.0f;                                 \
        attribute->inline_value[3] = 1.0f;                                 \
        pg->any_reg_gen++;                                                 \
        pg->uniform_inputs_gen++;                                          \
    } while (0)

DEF_METHOD_INC(NV097, SET_TEXCOORD0_2F)
{
    SET_VERTEX_ATRIBUTE_TEX_2F(NV097_SET_TEXCOORD0_2F,
                               NV2A_VERTEX_ATTR_TEXTURE0);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD1_2F)
{
    SET_VERTEX_ATRIBUTE_TEX_2F(NV097_SET_TEXCOORD1_2F,
                               NV2A_VERTEX_ATTR_TEXTURE1);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD2_2F)
{
    SET_VERTEX_ATRIBUTE_TEX_2F(NV097_SET_TEXCOORD2_2F,
                               NV2A_VERTEX_ATTR_TEXTURE2);
}

DEF_METHOD_INC(NV097, SET_TEXCOORD3_2F)
{
    SET_VERTEX_ATRIBUTE_TEX_2F(NV097_SET_TEXCOORD3_2F,
                               NV2A_VERTEX_ATTR_TEXTURE3);
}

#undef SET_VERTEX_ATRIBUTE_TEX_2F

#define SET_VERTEX_ATTRIBUTE_4UB(command, attr_index)                       \
    do {                                                                   \
        VertexAttribute *attribute = &pg->vertex_attributes[(attr_index)]; \
        pgraph_allocate_inline_buffer_vertices(pg, (attr_index));          \
        attribute->inline_value[0] = (parameter & 0xFF) / 255.0f;          \
        attribute->inline_value[1] = ((parameter >> 8) & 0xFF) / 255.0f;   \
        attribute->inline_value[2] = ((parameter >> 16) & 0xFF) / 255.0f;  \
        attribute->inline_value[3] = ((parameter >> 24) & 0xFF) / 255.0f;  \
        pg->any_reg_gen++;                                                 \
        pg->uniform_inputs_gen++;                                          \
    } while (0)

DEF_METHOD_INC(NV097, SET_DIFFUSE_COLOR4UB)
{
    SET_VERTEX_ATTRIBUTE_4UB(NV097_SET_DIFFUSE_COLOR4UB,
                             NV2A_VERTEX_ATTR_DIFFUSE);
}

DEF_METHOD_INC(NV097, SET_SPECULAR_COLOR4UB)
{
    SET_VERTEX_ATTRIBUTE_4UB(NV097_SET_SPECULAR_COLOR4UB,
                             NV2A_VERTEX_ATTR_SPECULAR);
}

#undef SET_VERTEX_ATTRIBUTE_4UB

DEF_METHOD_INC(NV097, SET_VERTEX_DATA_ARRAY_FORMAT)
{
    int slot = (method - NV097_SET_VERTEX_DATA_ARRAY_FORMAT) / 4;
    VertexAttribute *attr = &pg->vertex_attributes[slot];
    attr->format = GET_MASK(parameter, NV097_SET_VERTEX_DATA_ARRAY_FORMAT_TYPE);
    attr->count = GET_MASK(parameter, NV097_SET_VERTEX_DATA_ARRAY_FORMAT_SIZE);
    attr->stride = GET_MASK(parameter,
                            NV097_SET_VERTEX_DATA_ARRAY_FORMAT_STRIDE);

    NV2A_DPRINTF("vertex data array format=%d, count=%d, stride=%d\n",
                 attr->format, attr->count, attr->stride);

    switch (attr->format) {
    case NV097_SET_VERTEX_DATA_ARRAY_FORMAT_TYPE_UB_D3D:
        attr->size = 1;
        assert(attr->count == 4);
        break;
    case NV097_SET_VERTEX_DATA_ARRAY_FORMAT_TYPE_UB_OGL:
        attr->size = 1;
        break;
    case NV097_SET_VERTEX_DATA_ARRAY_FORMAT_TYPE_S1:
        attr->size = 2;
        break;
    case NV097_SET_VERTEX_DATA_ARRAY_FORMAT_TYPE_F:
        attr->size = 4;
        break;
    case NV097_SET_VERTEX_DATA_ARRAY_FORMAT_TYPE_S32K:
        attr->size = 2;
        break;
    case NV097_SET_VERTEX_DATA_ARRAY_FORMAT_TYPE_CMP:
        /* 3 signed, normalized components packed in 32-bits. (11,11,10) */
        attr->size = 4;
        assert(attr->count == 1);
        break;
    default:
        fprintf(stderr, "Unknown vertex type: 0x%x\n", attr->format);
        assert(false);
        break;
    }

    if (attr->format == NV097_SET_VERTEX_DATA_ARRAY_FORMAT_TYPE_CMP) {
        pg->compressed_attrs |= (1 << slot);
    } else {
        pg->compressed_attrs &= ~(1 << slot);
    }

    pg->vertex_attr_gen++;
}

DEF_METHOD_INC(NV097, SET_VERTEX_DATA_ARRAY_OFFSET)
{
    int slot = (method - NV097_SET_VERTEX_DATA_ARRAY_OFFSET) / 4;

    pg->vertex_attributes[slot].dma_select = parameter & 0x80000000;
    pg->vertex_attributes[slot].offset = parameter & 0x7fffffff;

    pg->vertex_attr_gen++;
}

DEF_METHOD(NV097, SET_LOGIC_OP_ENABLE)
{
    PG_SET_MASK(NV_PGRAPH_BLEND, NV_PGRAPH_BLEND_LOGICOP_ENABLE,
             parameter);
}

DEF_METHOD(NV097, SET_LOGIC_OP)
{
    PG_SET_MASK(NV_PGRAPH_BLEND, NV_PGRAPH_BLEND_LOGICOP,
             parameter & 0xF);
}

DEF_METHOD(NV097, CLEAR_REPORT_VALUE)
{
    d->pgraph.renderer->ops.clear_report_value(d);
}

DEF_METHOD(NV097, SET_ZPASS_PIXEL_COUNT_ENABLE)
{
    pg->zpass_pixel_count_enable = parameter;
}

DEF_METHOD(NV097, GET_REPORT)
{
    uint8_t type = GET_MASK(parameter, NV097_GET_REPORT_TYPE);
    assert(type == NV097_GET_REPORT_TYPE_ZPASS_PIXEL_CNT);

    d->pgraph.renderer->ops.get_report(d, parameter);
}

DEF_METHOD_INC(NV097, SET_EYE_DIRECTION)
{
    int slot = (method - NV097_SET_EYE_DIRECTION) / 4;
    pg->ltctxa_any_dirty |= (parameter != pg->ltctxa[NV_IGRAPH_XF_LTCTXA_EYED][slot]);
    pg->ltctxa[NV_IGRAPH_XF_LTCTXA_EYED][slot] = parameter;
    pg->ltctxa_dirty[NV_IGRAPH_XF_LTCTXA_EYED] = true;
}

DEF_METHOD(NV097, SET_BEGIN_END)
{
    if (parameter == NV097_SET_BEGIN_END_OP_END) {
        if (pg->primitive_mode == PRIM_TYPE_INVALID) {
            NV2A_DPRINTF("End without Begin!\n");
            pgraph_reset_inline_buffers(pg);
            return;
        }
        nv2a_profile_inc_counter(NV2A_PROF_BEGIN_ENDS);
        d->pgraph.renderer->ops.draw_end(d);
        pgraph_reset_inline_buffers(pg);
        pg->primitive_mode = PRIM_TYPE_INVALID;
    } else {
        if (pg->primitive_mode != PRIM_TYPE_INVALID) {
            NV2A_DPRINTF("Begin without End!\n");
            return;
        }
        assert(parameter <= NV097_SET_BEGIN_END_OP_POLYGON);
        pg->primitive_mode = parameter;
        pgraph_reset_inline_buffers(pg);
        d->pgraph.renderer->ops.draw_begin(d);
    }
}

DEF_METHOD(NV097, SET_TEXTURE_OFFSET)
{
    int slot = (method - NV097_SET_TEXTURE_OFFSET) / 64;
    unsigned int reg = NV_PGRAPH_TEXOFFSET0 + slot * 4;
    bool changed = (parameter != pgraph_reg_r(pg, reg));
    pg->texture_dirty[slot] |= changed;
    pgraph_reg_w(pg, reg, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_FORMAT)
{
    int slot = (method - NV097_SET_TEXTURE_FORMAT) / 64;

    bool dma_select =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_CONTEXT_DMA) == 2;
    bool cubemap =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_CUBEMAP_ENABLE);
    unsigned int border_source =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_BORDER_SOURCE);
    unsigned int dimensionality =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_DIMENSIONALITY);
    unsigned int color_format =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_COLOR);
    unsigned int levels =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_MIPMAP_LEVELS);
    unsigned int log_width =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_BASE_SIZE_U);
    unsigned int log_height =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_BASE_SIZE_V);
    unsigned int log_depth =
        GET_MASK(parameter, NV097_SET_TEXTURE_FORMAT_BASE_SIZE_P);

    unsigned int reg = NV_PGRAPH_TEXFMT0 + slot * 4;
    uint32_t prev = pgraph_reg_r(pg, reg);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_CONTEXT_DMA, dma_select);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_CUBEMAPENABLE, cubemap);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_BORDER_SOURCE, border_source);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_DIMENSIONALITY, dimensionality);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_COLOR, color_format);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_MIPMAP_LEVELS, levels);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_BASE_SIZE_U, log_width);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_BASE_SIZE_V, log_height);
    PG_SET_MASK(reg, NV_PGRAPH_TEXFMT0_BASE_SIZE_P, log_depth);

    bool fmt_changed = (pgraph_reg_r(pg, reg) != prev);
    pg->texture_dirty[slot] |= fmt_changed;
}

DEF_METHOD(NV097, SET_TEXTURE_CONTROL0)
{
    int slot = (method - NV097_SET_TEXTURE_CONTROL0) / 64;
    unsigned int reg = NV_PGRAPH_TEXCTL0_0 + slot * 4;
    bool changed = (parameter != pgraph_reg_r(pg, reg));
    pg->texture_dirty[slot] |= changed;
    pgraph_reg_w(pg, reg, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_CONTROL1)
{
    int slot = (method - NV097_SET_TEXTURE_CONTROL1) / 64;
    unsigned int reg = NV_PGRAPH_TEXCTL1_0 + slot * 4;
    bool changed = (parameter != pgraph_reg_r(pg, reg));
    pg->texture_dirty[slot] |= changed;
    pgraph_reg_w(pg, reg, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_FILTER)
{
    int slot = (method - NV097_SET_TEXTURE_FILTER) / 64;
    unsigned int reg = NV_PGRAPH_TEXFILTER0 + slot * 4;
    bool changed = (parameter != pgraph_reg_r(pg, reg));
    pg->texture_dirty[slot] |= changed;
    pgraph_reg_w(pg, reg, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_IMAGE_RECT)
{
    int slot = (method - NV097_SET_TEXTURE_IMAGE_RECT) / 64;
    unsigned int reg = NV_PGRAPH_TEXIMAGERECT0 + slot * 4;
    bool changed = (parameter != pgraph_reg_r(pg, reg));
    pg->texture_dirty[slot] |= changed;
    pgraph_reg_w(pg, reg, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_PALETTE)
{
    int slot = (method - NV097_SET_TEXTURE_PALETTE) / 64;

    bool dma_select =
        GET_MASK(parameter, NV097_SET_TEXTURE_PALETTE_CONTEXT_DMA) == 1;
    unsigned int length =
        GET_MASK(parameter, NV097_SET_TEXTURE_PALETTE_LENGTH);
    unsigned int offset =
        GET_MASK(parameter, NV097_SET_TEXTURE_PALETTE_OFFSET);

    unsigned int reg = NV_PGRAPH_TEXPALETTE0 + slot * 4;
    uint32_t prev = pgraph_reg_r(pg, reg);
    PG_SET_MASK(reg, NV_PGRAPH_TEXPALETTE0_CONTEXT_DMA, dma_select);
    PG_SET_MASK(reg, NV_PGRAPH_TEXPALETTE0_LENGTH, length);
    PG_SET_MASK(reg, NV_PGRAPH_TEXPALETTE0_OFFSET, offset);

    bool pal_changed = (pgraph_reg_r(pg, reg) != prev);
    pg->texture_dirty[slot] |= pal_changed;
}

DEF_METHOD(NV097, SET_TEXTURE_BORDER_COLOR)
{
    int slot = (method - NV097_SET_TEXTURE_BORDER_COLOR) / 64;
    pgraph_reg_w(pg, NV_PGRAPH_BORDERCOLOR0 + slot * 4, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_SET_BUMP_ENV_MAT)
{
    int slot = (method - NV097_SET_TEXTURE_SET_BUMP_ENV_MAT) / 4;
    if (slot < 16) {
        /* discard */
        return;
    }

    slot -= 16;
    const int swizzle[4] = { NV_PGRAPH_BUMPMAT00, NV_PGRAPH_BUMPMAT01,
                             NV_PGRAPH_BUMPMAT11, NV_PGRAPH_BUMPMAT10 };
    pgraph_reg_w(pg, swizzle[slot % 4] + slot / 4, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_SET_BUMP_ENV_SCALE)
{
    int slot = (method - NV097_SET_TEXTURE_SET_BUMP_ENV_SCALE) / 64;
    if (slot == 0) {
        /* discard */
        return;
    }

    slot--;
    pgraph_reg_w(pg, NV_PGRAPH_BUMPSCALE1 + slot * 4, parameter);
}

DEF_METHOD(NV097, SET_TEXTURE_SET_BUMP_ENV_OFFSET)
{
    int slot = (method - NV097_SET_TEXTURE_SET_BUMP_ENV_OFFSET) / 64;
    if (slot == 0) {
        /* discard */
        return;
    }

    slot--;
    pgraph_reg_w(pg, NV_PGRAPH_BUMPOFFSET1 + slot * 4, parameter);
}

static void pgraph_expand_draw_arrays(NV2AState *d)
{
    PGRAPHState *pg = &d->pgraph;
    uint32_t start = pg->draw_arrays_start[pg->draw_arrays_length - 1];
    uint32_t count = pg->draw_arrays_count[pg->draw_arrays_length - 1];

    /* Render any previously squashed DRAW_ARRAYS calls. This case would be
     * triggered if a set of BEGIN+DA+END triplets is followed by the
     * BEGIN+DA+ARRAY_ELEMENT+... chain that caused this expansion. */
    if (pg->draw_arrays_length > 1) {
        d->pgraph.renderer->ops.flush_draw(d);
        pgraph_reset_inline_buffers(pg);
    }
    assert((pg->inline_elements_length + count) < NV2A_MAX_BATCH_LENGTH);
    for (unsigned int i = 0; i < count; i++) {
        pg->inline_elements[pg->inline_elements_length++] = start + i;
    }

    pgraph_reset_draw_arrays(pg);
}

void pgraph_check_within_begin_end_block(PGRAPHState *pg)
{
    if (pg->primitive_mode == PRIM_TYPE_INVALID) {
        NV2A_DPRINTF("Vertex data being sent outside of begin/end block!\n");
    }
}

DEF_METHOD_NON_INC(NV097, ARRAY_ELEMENT16)
{
    pgraph_check_within_begin_end_block(pg);

    if (pg->draw_arrays_length) {
        pgraph_expand_draw_arrays(d);
    }

    assert(pg->inline_elements_length < NV2A_MAX_BATCH_LENGTH);
    pg->inline_elements[pg->inline_elements_length++] = parameter & 0xFFFF;
    pg->inline_elements[pg->inline_elements_length++] = parameter >> 16;
}

DEF_METHOD_NON_INC(NV097, ARRAY_ELEMENT32)
{
    pgraph_check_within_begin_end_block(pg);

    if (pg->draw_arrays_length) {
        pgraph_expand_draw_arrays(d);
    }

    assert(pg->inline_elements_length < NV2A_MAX_BATCH_LENGTH);
    pg->inline_elements[pg->inline_elements_length++] = parameter;
}

DEF_METHOD(NV097, DRAW_ARRAYS)
{
    pgraph_check_within_begin_end_block(pg);

    int32_t start = GET_MASK(parameter, NV097_DRAW_ARRAYS_START_INDEX);
    int32_t count = GET_MASK(parameter, NV097_DRAW_ARRAYS_COUNT) + 1;

    if (pg->inline_elements_length) {
        /* FIXME: HW throws an exception if the start index is > 0xFFFF. This
         * would prevent this assert from firing for any reasonable choice of
         * NV2A_MAX_BATCH_LENGTH (which must be larger to accommodate
         * NV097_INLINE_ARRAY anyway)
         */
        assert((pg->inline_elements_length + count) < NV2A_MAX_BATCH_LENGTH);
        assert(!pg->draw_arrays_prevent_connect);

        for (unsigned int i = 0; i < count; i++) {
            pg->inline_elements[pg->inline_elements_length++] = start + i;
        }
        return;
    }

    pg->draw_arrays_min_start = MIN(pg->draw_arrays_min_start, start);
    pg->draw_arrays_max_count = MAX(pg->draw_arrays_max_count, start + count);

    assert(pg->draw_arrays_length < ARRAY_SIZE(pg->draw_arrays_start));

    /* Attempt to connect contiguous primitives */
    if (!pg->draw_arrays_prevent_connect && pg->draw_arrays_length > 0) {
        unsigned int last_start =
            pg->draw_arrays_start[pg->draw_arrays_length - 1];
        int32_t *last_count =
            &pg->draw_arrays_count[pg->draw_arrays_length - 1];
        if (start == (last_start + *last_count)) {
            *last_count += count;
            return;
        }
    }

    pg->draw_arrays_start[pg->draw_arrays_length] = start;
    pg->draw_arrays_count[pg->draw_arrays_length] = count;
    pg->draw_arrays_length++;
    pg->draw_arrays_prevent_connect = false;
}

DEF_METHOD_NON_INC(NV097, INLINE_ARRAY)
{
    pgraph_check_within_begin_end_block(pg);
    assert(pg->inline_array_length < NV2A_MAX_BATCH_LENGTH);
    pg->inline_array[pg->inline_array_length++] = parameter;
}

DEF_METHOD_INC(NV097, SET_EYE_VECTOR)
{
    int slot = (method - NV097_SET_EYE_VECTOR) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_EYEVEC0 + slot * 4, parameter);
}

DEF_METHOD_INC(NV097, SET_VERTEX_DATA2F_M)
{
    int slot = (method - NV097_SET_VERTEX_DATA2F_M) / 4;
    unsigned int part = slot % 2;
    slot /= 2;
    VertexAttribute *attribute = &pg->vertex_attributes[slot];
    pgraph_allocate_inline_buffer_vertices(pg, slot);
    attribute->inline_value[part] = *(float*)&parameter;
    /* FIXME: Should these really be set to 0.0 and 1.0 ? Conditions? */
    attribute->inline_value[2] = 0.0;
    attribute->inline_value[3] = 1.0;
    if ((slot == 0) && (part == 1)) {
        pgraph_finish_inline_buffer_vertex(pg);
    }
}

DEF_METHOD_INC(NV097, SET_VERTEX_DATA4F_M)
{
    int slot = (method - NV097_SET_VERTEX_DATA4F_M) / 4;
    unsigned int part = slot % 4;
    slot /= 4;
    VertexAttribute *attribute = &pg->vertex_attributes[slot];
    pgraph_allocate_inline_buffer_vertices(pg, slot);
    attribute->inline_value[part] = *(float*)&parameter;
    if ((slot == 0) && (part == 3)) {
        pgraph_finish_inline_buffer_vertex(pg);
    }
}

DEF_METHOD_INC(NV097, SET_VERTEX_DATA2S)
{
    int slot = (method - NV097_SET_VERTEX_DATA2S) / 4;
    VertexAttribute *attribute = &pg->vertex_attributes[slot];
    pgraph_allocate_inline_buffer_vertices(pg, slot);
    attribute->inline_value[0] = (float)(int16_t)(parameter & 0xFFFF);
    attribute->inline_value[1] = (float)(int16_t)(parameter >> 16);
    attribute->inline_value[2] = 0.0;
    attribute->inline_value[3] = 1.0;
    if (slot == 0) {
        pgraph_finish_inline_buffer_vertex(pg);
    }
}

DEF_METHOD_INC(NV097, SET_VERTEX_DATA4UB)
{
    int slot = (method - NV097_SET_VERTEX_DATA4UB) / 4;
    VertexAttribute *attribute = &pg->vertex_attributes[slot];
    pgraph_allocate_inline_buffer_vertices(pg, slot);
    attribute->inline_value[0] = (parameter & 0xFF) / 255.0;
    attribute->inline_value[1] = ((parameter >> 8) & 0xFF) / 255.0;
    attribute->inline_value[2] = ((parameter >> 16) & 0xFF) / 255.0;
    attribute->inline_value[3] = ((parameter >> 24) & 0xFF) / 255.0;
    if (slot == 0) {
        pgraph_finish_inline_buffer_vertex(pg);
    }
}

DEF_METHOD_INC(NV097, SET_VERTEX_DATA4S_M)
{
    int slot = (method - NV097_SET_VERTEX_DATA4S_M) / 4;
    unsigned int part = slot % 2;
    slot /= 2;
    VertexAttribute *attribute = &pg->vertex_attributes[slot];
    pgraph_allocate_inline_buffer_vertices(pg, slot);

    attribute->inline_value[part * 2 + 0] = (float)(int16_t)(parameter & 0xFFFF);
    attribute->inline_value[part * 2 + 1] = (float)(int16_t)(parameter >> 16);
    if ((slot == 0) && (part == 1)) {
        pgraph_finish_inline_buffer_vertex(pg);
    }
}

DEF_METHOD(NV097, SET_SEMAPHORE_OFFSET)
{
    pgraph_reg_w(pg, NV_PGRAPH_SEMAPHOREOFFSET, parameter);
}

DEF_METHOD(NV097, BACK_END_WRITE_SEMAPHORE_RELEASE)
{
    d->pgraph.renderer->ops.surface_update(d, false, true, true);

    //qemu_mutex_unlock(&d->pgraph.lock);
    //bql_lock();

    uint32_t semaphore_offset = pgraph_reg_r(pg, NV_PGRAPH_SEMAPHOREOFFSET);

    hwaddr semaphore_dma_len;
    uint8_t *semaphore_data = (uint8_t*)nv_dma_map(d, pg->dma_semaphore,
                                                   &semaphore_dma_len);
    assert(semaphore_offset < semaphore_dma_len);
    semaphore_data += semaphore_offset;

    stl_le_p((uint32_t*)semaphore_data, parameter);

    //qemu_mutex_lock(&d->pgraph.lock);
    //bql_unlock();
}

DEF_METHOD(NV097, SET_ZMIN_MAX_CONTROL)
{
    switch (GET_MASK(parameter, NV097_SET_ZMIN_MAX_CONTROL_ZCLAMP_EN)) {
    case NV097_SET_ZMIN_MAX_CONTROL_ZCLAMP_EN_CULL:
        PG_SET_MASK(NV_PGRAPH_ZCOMPRESSOCCLUDE,
                 NV_PGRAPH_ZCOMPRESSOCCLUDE_ZCLAMP_EN,
                 NV_PGRAPH_ZCOMPRESSOCCLUDE_ZCLAMP_EN_CULL);
        break;
    case NV097_SET_ZMIN_MAX_CONTROL_ZCLAMP_EN_CLAMP:
        PG_SET_MASK(NV_PGRAPH_ZCOMPRESSOCCLUDE,
                 NV_PGRAPH_ZCOMPRESSOCCLUDE_ZCLAMP_EN,
                 NV_PGRAPH_ZCOMPRESSOCCLUDE_ZCLAMP_EN_CLAMP);
        break;
    default:
        /* FIXME: Should raise NV_PGRAPH_NSOURCE_DATA_ERROR_PENDING */
        assert(!"Invalid zclamp value");
        break;
    }
}

DEF_METHOD(NV097, SET_ANTI_ALIASING_CONTROL)
{
    PG_SET_MASK(NV_PGRAPH_ANTIALIASING, NV_PGRAPH_ANTIALIASING_ENABLE,
             GET_MASK(parameter, NV097_SET_ANTI_ALIASING_CONTROL_ENABLE));
    // FIXME: Handle the remaining bits (observed values 0xFFFF0000, 0xFFFF0001)
}

DEF_METHOD(NV097, SET_ZSTENCIL_CLEAR_VALUE)
{
    pgraph_reg_w(pg, NV_PGRAPH_ZSTENCILCLEARVALUE, parameter);
}

DEF_METHOD(NV097, SET_COLOR_CLEAR_VALUE)
{
    pgraph_reg_w(pg, NV_PGRAPH_COLORCLEARVALUE, parameter);
}

DEF_METHOD(NV097, CLEAR_SURFACE)
{
    d->pgraph.renderer->ops.clear_surface(d, parameter);
}

DEF_METHOD(NV097, SET_CLEAR_RECT_HORIZONTAL)
{
    pgraph_reg_w(pg, NV_PGRAPH_CLEARRECTX, parameter);
}

DEF_METHOD(NV097, SET_CLEAR_RECT_VERTICAL)
{
    pgraph_reg_w(pg, NV_PGRAPH_CLEARRECTY, parameter);
}

DEF_METHOD_INC(NV097, SET_SPECULAR_FOG_FACTOR)
{
    int slot = (method - NV097_SET_SPECULAR_FOG_FACTOR) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_SPECFOGFACTOR0 + slot*4, parameter);
}

DEF_METHOD_INC(NV097, SET_SPECULAR_PARAMS_BACK)
{
    int slot = (method - NV097_SET_SPECULAR_PARAMS_BACK) / 4;
    pg->specular_params_back[slot] = *(float *)&parameter;
    if (slot == 5) {
        float new_power = reconstruct_specular_power(pg->specular_params_back);
        if (pg->specular_power_back != new_power) {
            pg->shader_state_gen++;
            pg->non_dynamic_reg_gen++;
            pg->any_reg_gen++;
        }
        pg->specular_power_back = new_power;
    }
}

DEF_METHOD(NV097, SET_SHADER_CLIP_PLANE_MODE)
{
    pgraph_reg_w(pg, NV_PGRAPH_SHADERCLIPMODE, parameter);
}

DEF_METHOD_INC(NV097, SET_COMBINER_COLOR_OCW)
{
    int slot = (method - NV097_SET_COMBINER_COLOR_OCW) / 4;
    pgraph_reg_w(pg, NV_PGRAPH_COMBINECOLORO0 + slot*4, parameter);
}

DEF_METHOD(NV097, SET_COMBINER_CONTROL)
{
    pgraph_reg_w(pg, NV_PGRAPH_COMBINECTL, parameter);
}

DEF_METHOD(NV097, SET_SHADOW_ZSLOPE_THRESHOLD)
{
    pgraph_reg_w(pg, NV_PGRAPH_SHADOWZSLOPETHRESHOLD, parameter);
    assert(parameter == 0x7F800000); /* FIXME: Unimplemented */
}

DEF_METHOD(NV097, SET_SHADOW_DEPTH_FUNC)
{
    PG_SET_MASK(NV_PGRAPH_SHADOWCTL, NV_PGRAPH_SHADOWCTL_SHADOW_ZFUNC,
             parameter);
}

DEF_METHOD(NV097, SET_SHADER_STAGE_PROGRAM)
{
    pgraph_reg_w(pg, NV_PGRAPH_SHADERPROG, parameter);
}

DEF_METHOD(NV097, SET_DOT_RGBMAPPING)
{
    PG_SET_MASK(NV_PGRAPH_SHADERCTL, 0xFFF,
             GET_MASK(parameter, 0xFFF));
}

DEF_METHOD(NV097, SET_SHADER_OTHER_STAGE_INPUT)
{
    PG_SET_MASK(NV_PGRAPH_SHADERCTL, 0xFFFF000,
             GET_MASK(parameter, 0xFFFF000));
}

DEF_METHOD_INC(NV097, SET_TRANSFORM_DATA)
{
    int slot = (method - NV097_SET_TRANSFORM_DATA) / 4;
    pg->vertex_state_shader_v0[slot] = parameter;
}

DEF_METHOD(NV097, LAUNCH_TRANSFORM_PROGRAM)
{
    unsigned int program_start = parameter;
    assert(program_start < NV2A_MAX_TRANSFORM_PROGRAM_LENGTH);

    /* Invalidate cache when program data has been uploaded */
    if (pg->vsh_program_cache_gen != pg->vsh_program_data_gen) {
        for (int i = 0; i < NV2A_MAX_TRANSFORM_PROGRAM_LENGTH; i++) {
            if (pg->vsh_program_cache_valid[i]) {
                nv2a_vsh_program_destroy(&pg->vsh_program_cache[i]);
                pg->vsh_program_cache_valid[i] = false;
            }
        }
        pg->vsh_program_cache_gen = pg->vsh_program_data_gen;
    }

    /* Use cached parsed program or parse and cache */
    Nv2aVshProgram *program = &pg->vsh_program_cache[program_start];
    if (!pg->vsh_program_cache_valid[program_start]) {
        Nv2aVshParseResult result = nv2a_vsh_parse_program(
                program,
                pg->program_data[program_start],
                NV2A_MAX_TRANSFORM_PROGRAM_LENGTH - program_start);
        assert(result == NV2AVPR_SUCCESS);
        pg->vsh_program_cache_valid[program_start] = true;
    }

    Nv2aVshCPUXVSSExecutionState state_linkage;
    Nv2aVshExecutionState state = nv2a_vsh_emu_initialize_xss_execution_state(
            &state_linkage, (float*)pg->vsh_constants);
    memcpy(state_linkage.input_regs, pg->vertex_state_shader_v0, sizeof(pg->vertex_state_shader_v0));

    nv2a_vsh_emu_execute_track_context_writes(&state, program, pg->vsh_constants_dirty);
    for (int i = 0; i < NV2A_VERTEXSHADER_CONSTANTS; i++) {
        if (pg->vsh_constants_dirty[i]) {
            pg->vsh_constants_any_dirty = true;
            break;
        }
    }
}

DEF_METHOD(NV097, SET_TRANSFORM_EXECUTION_MODE)
{
    PG_SET_MASK(NV_PGRAPH_CSV0_D, NV_PGRAPH_CSV0_D_MODE,
             GET_MASK(parameter,
                      NV097_SET_TRANSFORM_EXECUTION_MODE_MODE));
    PG_SET_MASK(NV_PGRAPH_CSV0_D, NV_PGRAPH_CSV0_D_RANGE_MODE,
             GET_MASK(parameter,
                      NV097_SET_TRANSFORM_EXECUTION_MODE_RANGE_MODE));
}

DEF_METHOD(NV097, SET_TRANSFORM_PROGRAM_CXT_WRITE_EN)
{
    pg->enable_vertex_program_write = parameter;
}

DEF_METHOD(NV097, SET_TRANSFORM_PROGRAM_LOAD)
{
    assert(parameter < NV2A_MAX_TRANSFORM_PROGRAM_LENGTH);
    PG_SET_MASK(NV_PGRAPH_CHEOPS_OFFSET,
             NV_PGRAPH_CHEOPS_OFFSET_PROG_LD_PTR, parameter);
}

DEF_METHOD(NV097, SET_TRANSFORM_PROGRAM_START)
{
    assert(parameter < NV2A_MAX_TRANSFORM_PROGRAM_LENGTH);
    PG_SET_MASK(NV_PGRAPH_CSV0_C,
             NV_PGRAPH_CSV0_C_CHEOPS_PROGRAM_START, parameter);
}

DEF_METHOD(NV097, SET_TRANSFORM_CONSTANT_LOAD)
{
    assert(parameter < NV2A_VERTEXSHADER_CONSTANTS);
    PG_SET_MASK(NV_PGRAPH_CHEOPS_OFFSET,
             NV_PGRAPH_CHEOPS_OFFSET_CONST_LD_PTR, parameter);
}

void pgraph_get_clear_color(PGRAPHState *pg, float rgba[4])
{
    uint32_t clear_color = pgraph_reg_r(pg, NV_PGRAPH_COLORCLEARVALUE);

    float *r = &rgba[0], *g = &rgba[1], *b = &rgba[2], *a = &rgba[3];

    /* Handle RGB */
    switch(pg->surface_shape.color_format) {
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_X1R5G5B5_Z1R5G5B5:
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_X1R5G5B5_O1R5G5B5:
        *r = ((clear_color >> 10) & 0x1F) / 31.0f;
        *g = ((clear_color >> 5) & 0x1F) / 31.0f;
        *b = (clear_color & 0x1F) / 31.0f;
        break;
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_R5G6B5:
        *r = ((clear_color >> 11) & 0x1F) / 31.0f;
        *g = ((clear_color >> 5) & 0x3F) / 63.0f;
        *b = (clear_color & 0x1F) / 31.0f;
        break;
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_X8R8G8B8_Z8R8G8B8:
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_X8R8G8B8_O8R8G8B8:
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_X1A7R8G8B8_Z1A7R8G8B8:
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_X1A7R8G8B8_O1A7R8G8B8:
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_A8R8G8B8:
        *r = ((clear_color >> 16) & 0xFF) / 255.0f;
        *g = ((clear_color >> 8) & 0xFF) / 255.0f;
        *b = (clear_color & 0xFF) / 255.0f;
        break;
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_B8:
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_G8B8:
        /* Xbox D3D doesn't support clearing those */
    default:
        *r = 1.0f;
        *g = 0.0f;
        *b = 1.0f;
        fprintf(stderr, "CLEAR_SURFACE for color_format 0x%x unsupported",
                pg->surface_shape.color_format);
        assert(!"CLEAR_SURFACE not supported for selected surface format");
        break;
    }

    /* Handle alpha */
    switch(pg->surface_shape.color_format) {
    /* FIXME: CLEAR_SURFACE seems to work like memset, so maybe we
     *        also have to clear non-alpha bits with alpha value?
     *        As GL doesn't own those pixels we'd have to do this on
     *        our own in xbox memory.
     */
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_X1A7R8G8B8_Z1A7R8G8B8:
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_X1A7R8G8B8_O1A7R8G8B8:
        *a = ((clear_color >> 24) & 0x7F) / 127.0f;
        assert(!"CLEAR_SURFACE handling for LE_X1A7R8G8B8_Z1A7R8G8B8 and LE_X1A7R8G8B8_O1A7R8G8B8 is untested"); /* Untested */
        break;
    case NV097_SET_SURFACE_FORMAT_COLOR_LE_A8R8G8B8:
        *a = ((clear_color >> 24) & 0xFF) / 255.0f;
        break;
    default:
        *a = 1.0f;
        break;
    }
}

void pgraph_get_clear_depth_stencil_value(PGRAPHState *pg, float *depth,
                                          int *stencil)
{
    uint32_t clear_zstencil =
        pgraph_reg_r(pg, NV_PGRAPH_ZSTENCILCLEARVALUE);
    *stencil = 0;
    *depth = 1.0;

    switch (pg->surface_shape.zeta_format) {
    case NV097_SET_SURFACE_FORMAT_ZETA_Z16: {
        uint16_t z = clear_zstencil & 0xFFFF;
        /* FIXME: Remove bit for stencil clear? */
        if (pg->surface_shape.z_format) {
            *depth = convert_f16_to_float(z) / f16_max;
        } else {
            *depth = z / (float)0xFFFF;
        }
        break;
    }
    case NV097_SET_SURFACE_FORMAT_ZETA_Z24S8: {
        *stencil = clear_zstencil & 0xFF;
        uint32_t z = clear_zstencil >> 8;
        if (pg->surface_shape.z_format) {
            *depth = convert_f24_to_float(z) / f24_max;
        } else {
            *depth = z / (float)0xFFFFFF;
        }
        break;
    }
    default:
        fprintf(stderr, "Unknown zeta surface format: 0x%x\n",
                pg->surface_shape.zeta_format);
        assert(false);
        break;
    }
}

void pgraph_write_zpass_pixel_cnt_report(NV2AState *d, uint32_t parameter,
                                         uint32_t result)
{
    PGRAPHState *pg = &d->pgraph;

    uint64_t timestamp = 0x0011223344556677; /* FIXME: Update timestamp?! */
    uint32_t done = 0; // FIXME: Check

    hwaddr report_dma_len;
    uint8_t *report_data =
        (uint8_t *)nv_dma_map(d, pg->dma_report, &report_dma_len);

    hwaddr offset = GET_MASK(parameter, NV097_GET_REPORT_OFFSET);
    assert(offset < report_dma_len);
    report_data += offset;

    stq_le_p((uint64_t *)&report_data[0], timestamp);
    stl_le_p((uint32_t *)&report_data[8], result);
    stl_le_p((uint32_t *)&report_data[12], done);

    NV2A_DPRINTF("Report result %d @%" HWADDR_PRIx, result, offset);
}

static void do_wait_for_renderer_switch(CPUState *cpu, run_on_cpu_data data)
{
    NV2AState *d = (NV2AState *)data.host_ptr;

    qemu_mutex_lock(&d->pfifo.lock);
    d->pgraph.renderer_switch_phase = PGRAPH_RENDERER_SWITCH_PHASE_CPU_WAITING;
    pfifo_kick(d);
    qemu_mutex_unlock(&d->pfifo.lock);
    qemu_event_wait(&d->pgraph.renderer_switch_complete);
}

void pgraph_process_pending(NV2AState *d)
{
    PGRAPHState *pg = &d->pgraph;
    pg->renderer->ops.process_pending(d);

    if (g_config.display.renderer != pg->renderer->type &&
        pg->renderer_switch_phase == PGRAPH_RENDERER_SWITCH_PHASE_IDLE) {
        pg->renderer_switch_phase = PGRAPH_RENDERER_SWITCH_PHASE_STARTED;
        qemu_event_reset(&pg->renderer_switch_complete);
        async_safe_run_on_cpu(qemu_get_cpu(0), do_wait_for_renderer_switch,
                              RUN_ON_CPU_HOST_PTR(d));
    }

    if (pg->renderer_switch_phase == PGRAPH_RENDERER_SWITCH_PHASE_CPU_WAITING) {
        qemu_mutex_lock(&d->pgraph.renderer_lock);
        qemu_mutex_unlock(&d->pfifo.lock);
        qemu_mutex_lock(&d->pgraph.lock);

        if (pg->renderer) {
            qemu_event_reset(&pg->flush_complete);
            pg->flush_pending = true;

            qemu_mutex_lock(&d->pfifo.lock);
            qemu_mutex_unlock(&d->pgraph.lock);

            pg->renderer->ops.process_pending(d);

            qemu_mutex_unlock(&d->pfifo.lock);
            qemu_mutex_lock(&d->pgraph.lock);
            while (pg->framebuffer_in_use) {
                qemu_cond_wait(&d->pgraph.framebuffer_released,
                               &d->pgraph.renderer_lock);
            }

            if (pg->renderer->ops.finalize) {
                pg->renderer->ops.finalize(d);
            }
        }

        init_renderer(pg);

        qemu_mutex_unlock(&d->pgraph.renderer_lock);
        qemu_mutex_unlock(&d->pgraph.lock);
        qemu_mutex_lock(&d->pfifo.lock);

        pg->renderer_switch_phase = PGRAPH_RENDERER_SWITCH_PHASE_IDLE;
        qemu_event_set(&pg->renderer_switch_complete);
    }
}

void pgraph_process_pending_reports(NV2AState *d)
{
    PGRAPHState *pg = &d->pgraph;
    pg->renderer->ops.process_pending_reports(d);
}

void pgraph_pre_savevm_trigger(NV2AState *d)
{
    PGRAPHState *pg = &d->pgraph;
    pg->renderer->ops.pre_savevm_trigger(d);
}

void pgraph_pre_savevm_wait(NV2AState *d)
{
    PGRAPHState *pg = &d->pgraph;
    pg->renderer->ops.pre_savevm_wait(d);
}

void pgraph_pre_shutdown_trigger(NV2AState *d)
{
    PGRAPHState *pg = &d->pgraph;
    pg->renderer->ops.pre_shutdown_trigger(d);
}

void pgraph_pre_shutdown_wait(NV2AState *d)
{
    PGRAPHState *pg = &d->pgraph;
    pg->renderer->ops.pre_shutdown_wait(d);
}
