###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       265157   # Number of WRITE/WRITEP commands
num_reads_done                 =      1862729   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1491062   # Number of read row buffer hits
num_read_cmds                  =      1862721   # Number of READ/READP commands
num_writes_done                =       265192   # Number of read requests issued
num_write_row_hits             =       187659   # Number of write row buffer hits
num_act_cmds                   =       453424   # Number of ACT commands
num_pre_cmds                   =       453395   # Number of PRE commands
num_ondemand_pres              =       426606   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641493   # Cyles of rank active rank.0
rank_active_cycles.1           =      9546056   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358507   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       453944   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2020779   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        46741   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13272   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9185   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7666   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5368   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3830   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2926   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2222   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1632   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14366   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           33   # Write cmd latency (cycles)
write_latency[20-39]           =           90   # Write cmd latency (cycles)
write_latency[40-59]           =          119   # Write cmd latency (cycles)
write_latency[60-79]           =          192   # Write cmd latency (cycles)
write_latency[80-99]           =          327   # Write cmd latency (cycles)
write_latency[100-119]         =          441   # Write cmd latency (cycles)
write_latency[120-139]         =          644   # Write cmd latency (cycles)
write_latency[140-159]         =          830   # Write cmd latency (cycles)
write_latency[160-179]         =         1056   # Write cmd latency (cycles)
write_latency[180-199]         =         1313   # Write cmd latency (cycles)
write_latency[200-]            =       260112   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       328487   # Read request latency (cycles)
read_latency[40-59]            =       149790   # Read request latency (cycles)
read_latency[60-79]            =       152271   # Read request latency (cycles)
read_latency[80-99]            =       107942   # Read request latency (cycles)
read_latency[100-119]          =        91165   # Read request latency (cycles)
read_latency[120-139]          =        81713   # Read request latency (cycles)
read_latency[140-159]          =        68671   # Read request latency (cycles)
read_latency[160-179]          =        60269   # Read request latency (cycles)
read_latency[180-199]          =        53357   # Read request latency (cycles)
read_latency[200-]             =       769050   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.32366e+09   # Write energy
read_energy                    =  7.51049e+09   # Read energy
act_energy                     =  1.24057e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72083e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.17893e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01629e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95674e+09   # Active standby energy rank.1
average_read_latency           =      299.405   # Average read request latency (cycles)
average_interarrival           =      4.69928   # Average request interarrival latency (cycles)
total_energy                   =  2.31424e+10   # Total energy (pJ)
average_power                  =      2314.24   # Average power (mW)
average_bandwidth              =      18.1583   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       261164   # Number of WRITE/WRITEP commands
num_reads_done                 =      1882121   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1469504   # Number of read row buffer hits
num_read_cmds                  =      1882112   # Number of READ/READP commands
num_writes_done                =       261178   # Number of read requests issued
num_write_row_hits             =       185860   # Number of write row buffer hits
num_act_cmds                   =       492370   # Number of ACT commands
num_pre_cmds                   =       492344   # Number of PRE commands
num_ondemand_pres              =       466262   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9609927   # Cyles of rank active rank.0
rank_active_cycles.1           =      9586668   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       390073   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       413332   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2035499   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        48099   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13210   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9192   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7680   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5357   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3686   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2804   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2174   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1600   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14109   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =           82   # Write cmd latency (cycles)
write_latency[40-59]           =           84   # Write cmd latency (cycles)
write_latency[60-79]           =          162   # Write cmd latency (cycles)
write_latency[80-99]           =          293   # Write cmd latency (cycles)
write_latency[100-119]         =          468   # Write cmd latency (cycles)
write_latency[120-139]         =          651   # Write cmd latency (cycles)
write_latency[140-159]         =          898   # Write cmd latency (cycles)
write_latency[160-179]         =         1056   # Write cmd latency (cycles)
write_latency[180-199]         =         1428   # Write cmd latency (cycles)
write_latency[200-]            =       256025   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       313348   # Read request latency (cycles)
read_latency[40-59]            =       145336   # Read request latency (cycles)
read_latency[60-79]            =       159504   # Read request latency (cycles)
read_latency[80-99]            =       111766   # Read request latency (cycles)
read_latency[100-119]          =        94297   # Read request latency (cycles)
read_latency[120-139]          =        84224   # Read request latency (cycles)
read_latency[140-159]          =        70605   # Read request latency (cycles)
read_latency[160-179]          =        61355   # Read request latency (cycles)
read_latency[180-199]          =        54319   # Read request latency (cycles)
read_latency[200-]             =       787356   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.30373e+09   # Write energy
read_energy                    =  7.58868e+09   # Read energy
act_energy                     =  1.34712e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.87235e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.98399e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99659e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98208e+09   # Active standby energy rank.1
average_read_latency           =      317.418   # Average read request latency (cycles)
average_interarrival           =      4.66546   # Average request interarrival latency (cycles)
total_energy                   =  2.33085e+10   # Total energy (pJ)
average_power                  =      2330.85   # Average power (mW)
average_bandwidth              =      18.2895   # Average bandwidth
