INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sources_1/new/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sources_1/new/four_bit_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sources_1/new/two_one_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_one_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sources_1/new/four_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sim_1/imports/lab5/two_one_mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_one_mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/four_bit_alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/lab5.srcs/sim_1/imports/lab5/four_bit_mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/add_sub_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'NUM_TESTS' redefined [/home/cedar/Documents/School/TAMU/2021/Autumn/ECEN 248/Laboratory Material/Lab 5/lab5/add_sub_tb.v:3]
INFO: [VRFC 10-311] analyzing module add_sub_tb
