module JK_FlipFlop (
    input J,         // Input J
    input K,         // Input K
    input CLK,       // Clock signal
    output reg Q,    // Output Q
    output reg Q_bar // Complement of Q
);

    // Always block triggered on the positive edge of the clock
    always @(posedge CLK) begin
        case ({J, K})
            2'b00: Q <= Q;           // No change
            2'b01: Q <= 1'b0;        // Reset
            2'b10: Q <= 1'b1;        // Set
            2'b11: Q <= ~Q;          // Toggle
        endcase
        Q_bar <= ~Q;                 // Complement of Q
    end

endmodule
