============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Fri May 10 08:47:38 2019

   Run on =     JSB-C
============================================================
RUN-1002 : start command "open_project LCDTest.al"
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1003 : finish command "open_project LCDTest.al" in  2.458912s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (1.9%)

RUN-1004 : used memory is 30 MB, reserved memory is 13 MB, peak memory is 30 MB
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top TOP" in  1.302038s wall, 0.156001s user + 0.062400s system = 0.218401s CPU (16.8%)

RUN-1004 : used memory is 91 MB, reserved memory is 69 MB, peak memory is 91 MB
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 499/4 useful/useless nets, 373/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 472/5 useful/useless nets, 346/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 472/0 useful/useless nets, 346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 512/7 useful/useless nets, 387/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 511/0 useful/useless nets, 386/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 632/0 useful/useless nets, 507/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 631/0 useful/useless nets, 506/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1054/0 useful/useless nets, 929/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-3001 : Logic optimization runtime opt =   0.59 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 327 instances into 178 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 900/0 useful/useless nets, 775/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 178 LUT to BLE ...
SYN-4008 : Packed 178 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 64 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 178/415 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  568   out of  19600    2.90%
#reg                  114   out of  19600    0.58%
#le                   568
  #lut only           454   out of    568   79.93%
  #reg only             0   out of    568    0.00%
  #lut&reg            114   out of    568   20.07%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |568   |568   |114   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  3.412477s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (13.3%)

RUN-1004 : used memory is 105 MB, reserved memory is 80 MB, peak memory is 107 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 327 instances
RUN-1001 : 162 mslices, 123 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 540 nets
RUN-1001 : 394 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 285 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1860, tnet num: 538, tinst num: 325, tnode num: 2122, tedge num: 3073.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.732691s wall, 0.078001s user + 0.046800s system = 0.124801s CPU (17.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 140095
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 85552.4, overlap = 2.25
PHY-3002 : Step(2): len = 60434, overlap = 2.25
PHY-3002 : Step(3): len = 40836.6, overlap = 4.5
PHY-3002 : Step(4): len = 31214, overlap = 4.5
PHY-3002 : Step(5): len = 24645.5, overlap = 4.5
PHY-3002 : Step(6): len = 20451.3, overlap = 4.5
PHY-3002 : Step(7): len = 19015.3, overlap = 4.5
PHY-3002 : Step(8): len = 16356.1, overlap = 4.5
PHY-3002 : Step(9): len = 15708.8, overlap = 4.5
PHY-3002 : Step(10): len = 14701.3, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000365789
PHY-3002 : Step(11): len = 14805.8, overlap = 2.25
PHY-3002 : Step(12): len = 14698.1, overlap = 2.25
PHY-3002 : Step(13): len = 14392.7, overlap = 2.25
PHY-3002 : Step(14): len = 14386.5, overlap = 2.25
PHY-3002 : Step(15): len = 13912.8, overlap = 0
PHY-3002 : Step(16): len = 13584.2, overlap = 2.5
PHY-3002 : Step(17): len = 13436, overlap = 5
PHY-3002 : Step(18): len = 13346.5, overlap = 2.5
PHY-3002 : Step(19): len = 13202.5, overlap = 2.75
PHY-3002 : Step(20): len = 12903.2, overlap = 2.75
PHY-3002 : Step(21): len = 12641.2, overlap = 4.75
PHY-3002 : Step(22): len = 12150.1, overlap = 4.5
PHY-3002 : Step(23): len = 11900.1, overlap = 4
PHY-3002 : Step(24): len = 11711.7, overlap = 4.25
PHY-3002 : Step(25): len = 11545.3, overlap = 4
PHY-3002 : Step(26): len = 11498.6, overlap = 6
PHY-3002 : Step(27): len = 11278.3, overlap = 3.75
PHY-3002 : Step(28): len = 11032.8, overlap = 3.75
PHY-3002 : Step(29): len = 10896.9, overlap = 3.5
PHY-3002 : Step(30): len = 10873.5, overlap = 3.5
PHY-3002 : Step(31): len = 10657.1, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000731578
PHY-3002 : Step(32): len = 10744.6, overlap = 3.5
PHY-3002 : Step(33): len = 10744.6, overlap = 3.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00146316
PHY-3002 : Step(34): len = 10719.3, overlap = 5.75
PHY-3002 : Step(35): len = 10719.3, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005111s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.02653e-06
PHY-3002 : Step(36): len = 11297.2, overlap = 6
PHY-3002 : Step(37): len = 11282.2, overlap = 6.25
PHY-3002 : Step(38): len = 11239.6, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.05306e-06
PHY-3002 : Step(39): len = 11167.1, overlap = 6.25
PHY-3002 : Step(40): len = 11137.9, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.61061e-05
PHY-3002 : Step(41): len = 11127.5, overlap = 6.25
PHY-3002 : Step(42): len = 11127.5, overlap = 6.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72189e-05
PHY-3002 : Step(43): len = 11116.5, overlap = 13
PHY-3002 : Step(44): len = 11116.5, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.44378e-05
PHY-3002 : Step(45): len = 11278.8, overlap = 13
PHY-3002 : Step(46): len = 11355.4, overlap = 12.5
PHY-3002 : Step(47): len = 11619.3, overlap = 10.75
PHY-3002 : Step(48): len = 11890.5, overlap = 10.5
PHY-3002 : Step(49): len = 12168.5, overlap = 8.25
PHY-3002 : Step(50): len = 12392.3, overlap = 6.75
PHY-3002 : Step(51): len = 12447.8, overlap = 7.5
PHY-3002 : Step(52): len = 12496.2, overlap = 7.25
PHY-3002 : Step(53): len = 12449.9, overlap = 6.25
PHY-3002 : Step(54): len = 12332.8, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.88755e-05
PHY-3002 : Step(55): len = 12566.9, overlap = 7
PHY-3002 : Step(56): len = 12632.1, overlap = 6.25
PHY-3002 : Step(57): len = 12691.1, overlap = 6.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000137751
PHY-3002 : Step(58): len = 13434.4, overlap = 5.75
PHY-3002 : Step(59): len = 13434.4, overlap = 5.75
PHY-3002 : Step(60): len = 13385.8, overlap = 6.25
PHY-3002 : Step(61): len = 13406.6, overlap = 6.25
PHY-3002 : Step(62): len = 13477.9, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016248s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00127545
PHY-3002 : Step(63): len = 17425.6, overlap = 3.75
PHY-3002 : Step(64): len = 17031.8, overlap = 4.75
PHY-3002 : Step(65): len = 17060.3, overlap = 4.75
PHY-3002 : Step(66): len = 16965.4, overlap = 5
PHY-3002 : Step(67): len = 16904.1, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0023775
PHY-3002 : Step(68): len = 17030.8, overlap = 5.25
PHY-3002 : Step(69): len = 17022.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.004755
PHY-3002 : Step(70): len = 17085.4, overlap = 5.75
PHY-3002 : Step(71): len = 17061.1, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010673s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (146.2%)

PHY-3001 : Legalized: Len = 17903, Over = 0
PHY-3001 : Final: Len = 17903, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.278229s wall, 1.809612s user + 0.686404s system = 2.496016s CPU (109.6%)

RUN-1004 : used memory is 130 MB, reserved memory is 104 MB, peak memory is 130 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 180 to 157
PHY-1001 : Pin misalignment score is improved from 157 to 156
PHY-1001 : Pin misalignment score is improved from 156 to 156
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : Pin misalignment score is improved from 156 to 156
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.507882s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (43.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 162 mslices, 123 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 540 nets
RUN-1001 : 394 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20800, over cnt = 33(0%), over = 40, worst = 3
PHY-1002 : len = 20952, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 20920, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 21080, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1860, tnet num: 538, tinst num: 325, tnode num: 2122, tedge num: 3073.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.277410s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (101.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.103827s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (120.2%)

PHY-1002 : len = 10216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.849244s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (99.2%)

PHY-1002 : len = 23568, over cnt = 32(0%), over = 33, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.229876s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (108.6%)

PHY-1002 : len = 23384, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.135608s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (92.0%)

PHY-1002 : len = 23368, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.065815s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (94.8%)

PHY-1002 : len = 23344, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.047993s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.5%)

PHY-1002 : len = 23344, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.043362s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (72.0%)

PHY-1002 : len = 23320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.602786s wall, 0.748805s user + 0.031200s system = 0.780005s CPU (129.4%)

PHY-1002 : len = 54688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54688
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.270086s wall, 8.736056s user + 0.421203s system = 9.157259s CPU (98.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.173375s wall, 9.328860s user + 0.452403s system = 9.781263s CPU (96.1%)

RUN-1004 : used memory is 254 MB, reserved memory is 236 MB, peak memory is 585 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  568   out of  19600    2.90%
#reg                  114   out of  19600    0.58%
#le                   568
  #lut only           454   out of    568   79.93%
  #reg only             0   out of    568    0.00%
  #lut&reg            114   out of    568   20.07%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 540, pip num: 3974
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 675 valid insts, and 14369 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.520559s wall, 5.772037s user + 0.109201s system = 5.881238s CPU (233.3%)

RUN-1004 : used memory is 261 MB, reserved memory is 241 MB, peak memory is 585 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.919560s wall, 1.778411s user + 0.046800s system = 1.825212s CPU (95.1%)

RUN-1004 : used memory is 375 MB, reserved memory is 348 MB, peak memory is 585 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.968393s wall, 0.639604s user + 0.187201s system = 0.826805s CPU (11.9%)

RUN-1004 : used memory is 400 MB, reserved memory is 372 MB, peak memory is 585 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.690771s wall, 2.511616s user + 0.296402s system = 2.808018s CPU (29.0%)

RUN-1004 : used memory is 275 MB, reserved memory is 252 MB, peak memory is 585 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 39 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 501/4 useful/useless nets, 375/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 474/6 useful/useless nets, 348/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 474/0 useful/useless nets, 348/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          194
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                37
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |80     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 514/7 useful/useless nets, 389/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 513/0 useful/useless nets, 388/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 634/0 useful/useless nets, 509/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 633/0 useful/useless nets, 508/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1056/0 useful/useless nets, 931/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 173 (3.08), #lev = 3 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 173 (3.01), #lev = 3 (2.56)
SYN-2581 : Mapping with K=4, #lut = 173 (3.01), #lev = 3 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 329 instances into 179 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 901/0 useful/useless nets, 776/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 179 LUT to BLE ...
SYN-4008 : Packed 179 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 179/416 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  114   out of  19600    0.58%
#le                   569
  #lut only           455   out of    569   79.96%
  #reg only             0   out of    569    0.00%
  #lut&reg            114   out of    569   20.04%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |569   |569   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 327 instances
RUN-1001 : 162 mslices, 123 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 396 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 285 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1864, tnet num: 539, tinst num: 325, tnode num: 2126, tedge num: 3079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062504s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (149.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 139954
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(72): len = 90684.4, overlap = 4.5
PHY-3002 : Step(73): len = 65627, overlap = 2.25
PHY-3002 : Step(74): len = 47364.8, overlap = 4.5
PHY-3002 : Step(75): len = 37239.6, overlap = 4.5
PHY-3002 : Step(76): len = 30613.5, overlap = 4.5
PHY-3002 : Step(77): len = 26418.6, overlap = 4.5
PHY-3002 : Step(78): len = 21047.1, overlap = 4.5
PHY-3002 : Step(79): len = 18021.8, overlap = 4.5
PHY-3002 : Step(80): len = 15843.7, overlap = 4.5
PHY-3002 : Step(81): len = 14533.6, overlap = 4.5
PHY-3002 : Step(82): len = 14104.5, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000195498
PHY-3002 : Step(83): len = 13834.2, overlap = 4.5
PHY-3002 : Step(84): len = 13448.3, overlap = 2.25
PHY-3002 : Step(85): len = 13414.2, overlap = 2.25
PHY-3002 : Step(86): len = 13155.4, overlap = 4.5
PHY-3002 : Step(87): len = 13124, overlap = 4.5
PHY-3002 : Step(88): len = 12915.3, overlap = 0
PHY-3002 : Step(89): len = 12757, overlap = 0
PHY-3002 : Step(90): len = 12463.7, overlap = 3
PHY-3002 : Step(91): len = 12479.1, overlap = 6
PHY-3002 : Step(92): len = 12074.7, overlap = 1.75
PHY-3002 : Step(93): len = 11845.2, overlap = 2
PHY-3002 : Step(94): len = 11729, overlap = 1.75
PHY-3002 : Step(95): len = 11452.8, overlap = 2
PHY-3002 : Step(96): len = 11430.5, overlap = 1.5
PHY-3002 : Step(97): len = 11423.6, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005605s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65597e-05
PHY-3002 : Step(98): len = 11472.6, overlap = 4.5
PHY-3002 : Step(99): len = 11472.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31193e-05
PHY-3002 : Step(100): len = 11564.3, overlap = 4
PHY-3002 : Step(101): len = 11564.3, overlap = 4
PHY-3002 : Step(102): len = 11510.3, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106239
PHY-3002 : Step(103): len = 11706.8, overlap = 4.5
PHY-3002 : Step(104): len = 11706.8, overlap = 4.5
PHY-3002 : Step(105): len = 11638.5, overlap = 4.5
PHY-3002 : Step(106): len = 11653.3, overlap = 4.5
PHY-3002 : Step(107): len = 11676.7, overlap = 4.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.04734e-05
PHY-3002 : Step(108): len = 11645, overlap = 9
PHY-3002 : Step(109): len = 11700.2, overlap = 9
PHY-3002 : Step(110): len = 11752.9, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09468e-05
PHY-3002 : Step(111): len = 11856.9, overlap = 9.5
PHY-3002 : Step(112): len = 11962.3, overlap = 9.5
PHY-3002 : Step(113): len = 12196.9, overlap = 8.5
PHY-3002 : Step(114): len = 12191.9, overlap = 5.75
PHY-3002 : Step(115): len = 12211.4, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.18936e-05
PHY-3002 : Step(116): len = 12395.5, overlap = 4.5
PHY-3002 : Step(117): len = 12522.1, overlap = 4.5
PHY-3002 : Step(118): len = 13773.4, overlap = 3.25
PHY-3002 : Step(119): len = 14174.9, overlap = 4
PHY-3002 : Step(120): len = 13565.9, overlap = 3.5
PHY-3002 : Step(121): len = 13421.4, overlap = 3.75
PHY-3002 : Step(122): len = 13312.3, overlap = 4.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000163787
PHY-3002 : Step(123): len = 14113.8, overlap = 3.5
PHY-3002 : Step(124): len = 14293, overlap = 3.5
PHY-3002 : Step(125): len = 14591.8, overlap = 3.5
PHY-3002 : Step(126): len = 14731.7, overlap = 3.5
PHY-3002 : Step(127): len = 15234.7, overlap = 2.75
PHY-3002 : Step(128): len = 15542.2, overlap = 3.25
PHY-3002 : Step(129): len = 14931.9, overlap = 3.5
PHY-3002 : Step(130): len = 14531, overlap = 5.5
PHY-3002 : Step(131): len = 14266.9, overlap = 6
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000327574
PHY-3002 : Step(132): len = 14963.6, overlap = 5.25
PHY-3002 : Step(133): len = 15547.6, overlap = 3
PHY-3002 : Step(134): len = 15547.6, overlap = 3
PHY-3002 : Step(135): len = 15378.7, overlap = 3.25
PHY-3002 : Step(136): len = 15334.7, overlap = 3.5
PHY-3002 : Step(137): len = 15303.6, overlap = 3.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000572636
PHY-3002 : Step(138): len = 15838.5, overlap = 3.5
PHY-3002 : Step(139): len = 16009.4, overlap = 3.25
PHY-3002 : Step(140): len = 16009.4, overlap = 3.25
PHY-3002 : Step(141): len = 15960.1, overlap = 3
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00114527
PHY-3002 : Step(142): len = 16409.1, overlap = 2.25
PHY-3002 : Step(143): len = 16515.8, overlap = 2.25
PHY-3002 : Step(144): len = 16591.3, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021356s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(145): len = 17403.9, overlap = 5
PHY-3002 : Step(146): len = 16471.9, overlap = 8.25
PHY-3002 : Step(147): len = 16211.6, overlap = 10.5
PHY-3002 : Step(148): len = 15890.3, overlap = 11.25
PHY-3002 : Step(149): len = 15780.5, overlap = 12
PHY-3002 : Step(150): len = 15705.9, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013522
PHY-3002 : Step(151): len = 15660.9, overlap = 12
PHY-3002 : Step(152): len = 15721.7, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000265589
PHY-3002 : Step(153): len = 15893.9, overlap = 9.75
PHY-3002 : Step(154): len = 15997.7, overlap = 9.25
PHY-3002 : Step(155): len = 16269.9, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006423s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18299.2, Over = 0
PHY-3001 : Final: Len = 18299.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.321406s wall, 1.716011s user + 0.655204s system = 2.371215s CPU (179.4%)

RUN-1004 : used memory is 270 MB, reserved memory is 248 MB, peak memory is 585 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 178 to 156
PHY-1001 : Pin misalignment score is improved from 156 to 156
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 156 to 156
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.132835s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (94.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 162 mslices, 123 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 396 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 22624, over cnt = 44(0%), over = 58, worst = 4
PHY-1002 : len = 22848, over cnt = 23(0%), over = 25, worst = 2
PHY-1002 : len = 22960, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 23184, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1864, tnet num: 539, tinst num: 325, tnode num: 2126, tedge num: 3079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.251345s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (117.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.090520s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (120.6%)

PHY-1002 : len = 10576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.590813s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (103.0%)

PHY-1002 : len = 24600, over cnt = 43(0%), over = 44, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.234104s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (100.0%)

PHY-1002 : len = 24144, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.144043s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (97.5%)

PHY-1002 : len = 24000, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.060891s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (102.5%)

PHY-1002 : len = 23960, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.037842s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (164.9%)

PHY-1002 : len = 23960, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.026384s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (118.3%)

PHY-1002 : len = 23968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.592249s wall, 0.733205s user + 0.062400s system = 0.795605s CPU (134.3%)

PHY-1002 : len = 58336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58336
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.127374s wall, 3.853225s user + 0.514803s system = 4.368028s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.613409s wall, 4.399228s user + 0.592804s system = 4.992032s CPU (108.2%)

RUN-1004 : used memory is 285 MB, reserved memory is 260 MB, peak memory is 621 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  114   out of  19600    0.58%
#le                   569
  #lut only           455   out of    569   79.96%
  #reg only             0   out of    569    0.00%
  #lut&reg            114   out of    569   20.04%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 541, pip num: 4059
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 738 valid insts, and 14539 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.295013s wall, 5.974838s user + 0.031200s system = 6.006038s CPU (261.7%)

RUN-1004 : used memory is 293 MB, reserved memory is 268 MB, peak memory is 621 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.765173s wall, 1.731611s user + 0.031200s system = 1.762811s CPU (99.9%)

RUN-1004 : used memory is 388 MB, reserved memory is 361 MB, peak memory is 621 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.793906s wall, 0.483603s user + 0.109201s system = 0.592804s CPU (8.7%)

RUN-1004 : used memory is 415 MB, reserved memory is 387 MB, peak memory is 621 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.347046s wall, 2.355615s user + 0.156001s system = 2.511616s CPU (26.9%)

RUN-1004 : used memory is 285 MB, reserved memory is 257 MB, peak memory is 621 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.832447s wall, 1.778411s user + 0.062400s system = 1.840812s CPU (100.5%)

RUN-1004 : used memory is 390 MB, reserved memory is 362 MB, peak memory is 621 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.877150s wall, 0.748805s user + 0.109201s system = 0.858005s CPU (12.5%)

RUN-1004 : used memory is 415 MB, reserved memory is 387 MB, peak memory is 621 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.499612s wall, 2.698817s user + 0.202801s system = 2.901619s CPU (30.5%)

RUN-1004 : used memory is 285 MB, reserved memory is 258 MB, peak memory is 621 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 499/4 useful/useless nets, 373/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 472/5 useful/useless nets, 346/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 472/0 useful/useless nets, 346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 512/7 useful/useless nets, 387/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 511/0 useful/useless nets, 386/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 632/0 useful/useless nets, 507/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 631/0 useful/useless nets, 506/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1054/0 useful/useless nets, 929/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 327 instances into 178 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 900/0 useful/useless nets, 775/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 178 LUT to BLE ...
SYN-4008 : Packed 178 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 64 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 178/415 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  568   out of  19600    2.90%
#reg                  114   out of  19600    0.58%
#le                   568
  #lut only           454   out of    568   79.93%
  #reg only             0   out of    568    0.00%
  #lut&reg            114   out of    568   20.07%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |568   |568   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 327 instances
RUN-1001 : 162 mslices, 123 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 540 nets
RUN-1001 : 394 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 285 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1860, tnet num: 538, tinst num: 325, tnode num: 2122, tedge num: 3073.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.055899s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (139.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 140095
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(156): len = 85552.4, overlap = 2.25
PHY-3002 : Step(157): len = 60434, overlap = 2.25
PHY-3002 : Step(158): len = 40836.6, overlap = 4.5
PHY-3002 : Step(159): len = 31214, overlap = 4.5
PHY-3002 : Step(160): len = 24645.5, overlap = 4.5
PHY-3002 : Step(161): len = 20451.3, overlap = 4.5
PHY-3002 : Step(162): len = 19015.3, overlap = 4.5
PHY-3002 : Step(163): len = 16356.1, overlap = 4.5
PHY-3002 : Step(164): len = 15708.8, overlap = 4.5
PHY-3002 : Step(165): len = 14701.3, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000365789
PHY-3002 : Step(166): len = 14805.8, overlap = 2.25
PHY-3002 : Step(167): len = 14698.1, overlap = 2.25
PHY-3002 : Step(168): len = 14392.7, overlap = 2.25
PHY-3002 : Step(169): len = 14386.5, overlap = 2.25
PHY-3002 : Step(170): len = 13912.8, overlap = 0
PHY-3002 : Step(171): len = 13584.2, overlap = 2.5
PHY-3002 : Step(172): len = 13436, overlap = 5
PHY-3002 : Step(173): len = 13346.5, overlap = 2.5
PHY-3002 : Step(174): len = 13202.5, overlap = 2.75
PHY-3002 : Step(175): len = 12903.2, overlap = 2.75
PHY-3002 : Step(176): len = 12641.2, overlap = 4.75
PHY-3002 : Step(177): len = 12150.1, overlap = 4.5
PHY-3002 : Step(178): len = 11900.1, overlap = 4
PHY-3002 : Step(179): len = 11711.7, overlap = 4.25
PHY-3002 : Step(180): len = 11545.3, overlap = 4
PHY-3002 : Step(181): len = 11498.6, overlap = 6
PHY-3002 : Step(182): len = 11278.3, overlap = 3.75
PHY-3002 : Step(183): len = 11032.8, overlap = 3.75
PHY-3002 : Step(184): len = 10896.9, overlap = 3.5
PHY-3002 : Step(185): len = 10873.5, overlap = 3.5
PHY-3002 : Step(186): len = 10657.1, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000731578
PHY-3002 : Step(187): len = 10744.6, overlap = 3.5
PHY-3002 : Step(188): len = 10744.6, overlap = 3.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00146316
PHY-3002 : Step(189): len = 10719.3, overlap = 5.75
PHY-3002 : Step(190): len = 10719.3, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005256s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.02653e-06
PHY-3002 : Step(191): len = 11297.2, overlap = 6
PHY-3002 : Step(192): len = 11282.2, overlap = 6.25
PHY-3002 : Step(193): len = 11239.6, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.05306e-06
PHY-3002 : Step(194): len = 11167.1, overlap = 6.25
PHY-3002 : Step(195): len = 11137.9, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.61061e-05
PHY-3002 : Step(196): len = 11127.5, overlap = 6.25
PHY-3002 : Step(197): len = 11127.5, overlap = 6.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72189e-05
PHY-3002 : Step(198): len = 11116.5, overlap = 13
PHY-3002 : Step(199): len = 11116.5, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.44378e-05
PHY-3002 : Step(200): len = 11278.8, overlap = 13
PHY-3002 : Step(201): len = 11355.4, overlap = 12.5
PHY-3002 : Step(202): len = 11619.3, overlap = 10.75
PHY-3002 : Step(203): len = 11890.5, overlap = 10.5
PHY-3002 : Step(204): len = 12168.5, overlap = 8.25
PHY-3002 : Step(205): len = 12392.3, overlap = 6.75
PHY-3002 : Step(206): len = 12447.8, overlap = 7.5
PHY-3002 : Step(207): len = 12496.2, overlap = 7.25
PHY-3002 : Step(208): len = 12449.9, overlap = 6.25
PHY-3002 : Step(209): len = 12332.8, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.88755e-05
PHY-3002 : Step(210): len = 12566.9, overlap = 7
PHY-3002 : Step(211): len = 12632.1, overlap = 6.25
PHY-3002 : Step(212): len = 12691.1, overlap = 6.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000137751
PHY-3002 : Step(213): len = 13434.4, overlap = 5.75
PHY-3002 : Step(214): len = 13434.4, overlap = 5.75
PHY-3002 : Step(215): len = 13385.8, overlap = 6.25
PHY-3002 : Step(216): len = 13406.6, overlap = 6.25
PHY-3002 : Step(217): len = 13477.9, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017866s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (261.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00127545
PHY-3002 : Step(218): len = 17425.6, overlap = 3.75
PHY-3002 : Step(219): len = 17031.8, overlap = 4.75
PHY-3002 : Step(220): len = 17060.3, overlap = 4.75
PHY-3002 : Step(221): len = 16965.4, overlap = 5
PHY-3002 : Step(222): len = 16904.1, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0023775
PHY-3002 : Step(223): len = 17030.8, overlap = 5.25
PHY-3002 : Step(224): len = 17022.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.004755
PHY-3002 : Step(225): len = 17085.4, overlap = 5.75
PHY-3002 : Step(226): len = 17061.1, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007391s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17903, Over = 0
PHY-3001 : Final: Len = 17903, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.193604s wall, 2.168414s user + 0.343202s system = 2.511616s CPU (210.4%)

RUN-1004 : used memory is 279 MB, reserved memory is 260 MB, peak memory is 621 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 180 to 157
PHY-1001 : Pin misalignment score is improved from 157 to 156
PHY-1001 : Pin misalignment score is improved from 156 to 156
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : Pin misalignment score is improved from 156 to 156
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.174880s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (98.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 162 mslices, 123 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 540 nets
RUN-1001 : 394 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20800, over cnt = 33(0%), over = 40, worst = 3
PHY-1002 : len = 20952, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 20920, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 21080, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1860, tnet num: 538, tinst num: 325, tnode num: 2122, tedge num: 3073.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.178553s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (113.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.088292s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (106.0%)

PHY-1002 : len = 10216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.573512s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.6%)

PHY-1002 : len = 23568, over cnt = 32(0%), over = 33, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.204834s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (99.0%)

PHY-1002 : len = 23384, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.095147s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (98.4%)

PHY-1002 : len = 23368, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.059386s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (105.1%)

PHY-1002 : len = 23344, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.049950s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (93.7%)

PHY-1002 : len = 23344, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.041718s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (74.8%)

PHY-1002 : len = 23320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.556564s wall, 0.717605s user + 0.031200s system = 0.748805s CPU (134.5%)

PHY-1002 : len = 54688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54688
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.854898s wall, 3.822024s user + 0.265202s system = 4.087226s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.288615s wall, 4.274427s user + 0.296402s system = 4.570829s CPU (106.6%)

RUN-1004 : used memory is 286 MB, reserved memory is 261 MB, peak memory is 625 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  568   out of  19600    2.90%
#reg                  114   out of  19600    0.58%
#le                   568
  #lut only           454   out of    568   79.93%
  #reg only             0   out of    568    0.00%
  #lut&reg            114   out of    568   20.07%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 540, pip num: 3974
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 675 valid insts, and 14369 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.242483s wall, 5.662836s user + 0.093601s system = 5.756437s CPU (256.7%)

RUN-1004 : used memory is 294 MB, reserved memory is 270 MB, peak memory is 625 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.792318s wall, 1.747211s user + 0.046800s system = 1.794012s CPU (100.1%)

RUN-1004 : used memory is 392 MB, reserved memory is 366 MB, peak memory is 625 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.751950s wall, 0.468003s user + 0.093601s system = 0.561604s CPU (8.3%)

RUN-1004 : used memory is 420 MB, reserved memory is 392 MB, peak memory is 625 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.256737s wall, 2.308815s user + 0.156001s system = 2.464816s CPU (26.6%)

RUN-1004 : used memory is 288 MB, reserved memory is 260 MB, peak memory is 625 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 465/4 useful/useless nets, 339/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 434/5 useful/useless nets, 308/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 434/0 useful/useless nets, 308/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          167
  #and                 13
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ               6
#MACRO_MUX            114

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |53     |114    |24     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 474/7 useful/useless nets, 349/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 473/0 useful/useless nets, 348/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 594/0 useful/useless nets, 469/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 593/0 useful/useless nets, 468/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 897/0 useful/useless nets, 772/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 167 (3.05), #lev = 3 (2.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 167 (2.98), #lev = 3 (2.54)
SYN-2581 : Mapping with K=4, #lut = 167 (2.98), #lev = 3 (2.54)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 296 instances into 173 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 769/0 useful/useless nets, 644/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 198 adder to BLE ...
SYN-4008 : Packed 198 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 173 LUT to BLE ...
SYN-4008 : Packed 173 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 173/347 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  437   out of  19600    2.23%
#reg                  114   out of  19600    0.58%
#le                   437
  #lut only           323   out of    437   73.91%
  #reg only             0   out of    437    0.00%
  #lut&reg            114   out of    437   26.09%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |437   |437   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 261 instances
RUN-1001 : 109 mslices, 110 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 472 nets
RUN-1001 : 333 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 259 instances, 219 slices, 16 macros(132 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1603, tnet num: 470, tinst num: 259, tnode num: 1867, tedge num: 2694.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 144 clock pins, and constraint 264 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048718s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (160.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 124555
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(227): len = 70040.2, overlap = 4.5
PHY-3002 : Step(228): len = 43725, overlap = 4.5
PHY-3002 : Step(229): len = 29131, overlap = 4.5
PHY-3002 : Step(230): len = 23339.5, overlap = 4.5
PHY-3002 : Step(231): len = 21177, overlap = 4.5
PHY-3002 : Step(232): len = 19493.7, overlap = 4.5
PHY-3002 : Step(233): len = 17688.4, overlap = 4.5
PHY-3002 : Step(234): len = 16380.9, overlap = 4.5
PHY-3002 : Step(235): len = 16209, overlap = 4.5
PHY-3002 : Step(236): len = 15383.2, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000481331
PHY-3002 : Step(237): len = 15202.7, overlap = 0
PHY-3002 : Step(238): len = 14833.3, overlap = 0
PHY-3002 : Step(239): len = 14744.3, overlap = 0
PHY-3002 : Step(240): len = 13566.7, overlap = 0
PHY-3002 : Step(241): len = 12481.9, overlap = 1.25
PHY-3002 : Step(242): len = 11430.3, overlap = 1.75
PHY-3002 : Step(243): len = 10768.7, overlap = 2.25
PHY-3002 : Step(244): len = 10564.2, overlap = 6.75
PHY-3002 : Step(245): len = 10294.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007066s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (441.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.23822e-05
PHY-3002 : Step(246): len = 11195.4, overlap = 6.75
PHY-3002 : Step(247): len = 11202.8, overlap = 6.75
PHY-3002 : Step(248): len = 11079.8, overlap = 6.75
PHY-3002 : Step(249): len = 11079.8, overlap = 6.75
PHY-3002 : Step(250): len = 10995.2, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47645e-05
PHY-3002 : Step(251): len = 10948.5, overlap = 6.75
PHY-3002 : Step(252): len = 10959.3, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.95289e-05
PHY-3002 : Step(253): len = 10926.9, overlap = 6.5
PHY-3002 : Step(254): len = 10926.9, overlap = 6.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50545e-05
PHY-3002 : Step(255): len = 11019.5, overlap = 9.75
PHY-3002 : Step(256): len = 11070.2, overlap = 9.75
PHY-3002 : Step(257): len = 11051.1, overlap = 6.25
PHY-3002 : Step(258): len = 11130.5, overlap = 6.75
PHY-3002 : Step(259): len = 11039.1, overlap = 7
PHY-3002 : Step(260): len = 10951, overlap = 7.5
PHY-3002 : Step(261): len = 10951, overlap = 7.5
PHY-3002 : Step(262): len = 10885.3, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01091e-05
PHY-3002 : Step(263): len = 11004.8, overlap = 7.25
PHY-3002 : Step(264): len = 11004.8, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02181e-05
PHY-3002 : Step(265): len = 11196.8, overlap = 5.25
PHY-3002 : Step(266): len = 11296.4, overlap = 5
PHY-3002 : Step(267): len = 11389.8, overlap = 4.5
PHY-3002 : Step(268): len = 11455, overlap = 3.75
PHY-3002 : Step(269): len = 11478, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025410s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000950613
PHY-3002 : Step(270): len = 15601.1, overlap = 1.5
PHY-3002 : Step(271): len = 14884.9, overlap = 4.25
PHY-3002 : Step(272): len = 14730.2, overlap = 4.25
PHY-3002 : Step(273): len = 14605, overlap = 4.75
PHY-3002 : Step(274): len = 14393.9, overlap = 5.75
PHY-3002 : Step(275): len = 14230, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00171102
PHY-3002 : Step(276): len = 14426.3, overlap = 5.75
PHY-3002 : Step(277): len = 14476.5, overlap = 5.25
PHY-3002 : Step(278): len = 14479.5, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00342205
PHY-3002 : Step(279): len = 14565.1, overlap = 5.5
PHY-3002 : Step(280): len = 14565.1, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008870s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (175.9%)

PHY-3001 : Legalized: Len = 15993.4, Over = 0
PHY-3001 : Final: Len = 15993.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.197733s wall, 1.528810s user + 0.374402s system = 1.903212s CPU (158.9%)

RUN-1004 : used memory is 278 MB, reserved memory is 253 MB, peak memory is 625 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 153 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.079605s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (58.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 261 instances
RUN-1001 : 109 mslices, 110 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 472 nets
RUN-1001 : 333 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 17864, over cnt = 35(0%), over = 44, worst = 3
PHY-1002 : len = 18016, over cnt = 8(0%), over = 12, worst = 3
PHY-1002 : len = 18048, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 18208, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1603, tnet num: 470, tinst num: 259, tnode num: 1867, tedge num: 2694.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 144 clock pins, and constraint 264 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.175451s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (133.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.101851s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (107.2%)

PHY-1002 : len = 11024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 14% nets.
PHY-1001 :  0.550288s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.2%)

PHY-1002 : len = 20672, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.078812s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (99.0%)

PHY-1002 : len = 20568, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.024915s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (125.2%)

PHY-1002 : len = 20568, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.040412s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (115.8%)

PHY-1002 : len = 20560, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.029288s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (106.5%)

PHY-1002 : len = 20560, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.029543s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (105.6%)

PHY-1002 : len = 20560, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.025221s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.9%)

PHY-1002 : len = 20560, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.020091s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.6%)

PHY-1002 : len = 20576, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.016268s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (191.8%)

PHY-1002 : len = 20576, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.016321s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.6%)

PHY-1002 : len = 20576, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.014172s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.1%)

PHY-1002 : len = 20592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 :  0.608900s wall, 0.702005s user + 0.031200s system = 0.733205s CPU (120.4%)

PHY-1002 : len = 50584, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50584
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.823780s wall, 3.681624s user + 0.327602s system = 4.009226s CPU (104.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.159260s wall, 4.040426s user + 0.358802s system = 4.399228s CPU (105.8%)

RUN-1004 : used memory is 284 MB, reserved memory is 259 MB, peak memory is 625 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  437   out of  19600    2.23%
#reg                  114   out of  19600    0.58%
#le                   437
  #lut only           323   out of    437   73.91%
  #reg only             0   out of    437    0.00%
  #lut&reg            114   out of    437   26.09%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 261
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 472, pip num: 3459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 658 valid insts, and 12081 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.164231s wall, 5.382034s user + 0.062400s system = 5.444435s CPU (251.6%)

RUN-1004 : used memory is 294 MB, reserved memory is 270 MB, peak memory is 625 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.795344s wall, 1.747211s user + 0.062400s system = 1.809612s CPU (100.8%)

RUN-1004 : used memory is 391 MB, reserved memory is 365 MB, peak memory is 625 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.688038s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (7.2%)

RUN-1004 : used memory is 419 MB, reserved memory is 391 MB, peak memory is 625 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.233077s wall, 2.324415s user + 0.124801s system = 2.449216s CPU (26.5%)

RUN-1004 : used memory is 287 MB, reserved memory is 258 MB, peak memory is 625 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.768982s wall, 1.731611s user + 0.031200s system = 1.762811s CPU (99.7%)

RUN-1004 : used memory is 392 MB, reserved memory is 364 MB, peak memory is 625 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.951660s wall, 0.624004s user + 0.124801s system = 0.748805s CPU (10.8%)

RUN-1004 : used memory is 417 MB, reserved memory is 388 MB, peak memory is 625 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.471002s wall, 2.511616s user + 0.234002s system = 2.745618s CPU (29.0%)

RUN-1004 : used memory is 287 MB, reserved memory is 259 MB, peak memory is 625 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 462/10 useful/useless nets, 336/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 431/5 useful/useless nets, 305/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 431/0 useful/useless nets, 305/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          166
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ               5
#MACRO_MUX            113

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |52     |114    |23     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 471/7 useful/useless nets, 346/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 470/0 useful/useless nets, 345/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 590/0 useful/useless nets, 465/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 590/0 useful/useless nets, 465/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 894/0 useful/useless nets, 769/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 167 (3.05), #lev = 3 (2.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 167 (2.98), #lev = 3 (2.54)
SYN-2581 : Mapping with K=4, #lut = 167 (2.98), #lev = 3 (2.54)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 293 instances into 173 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 769/0 useful/useless nets, 644/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 198 adder to BLE ...
SYN-4008 : Packed 198 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 173 LUT to BLE ...
SYN-4008 : Packed 173 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 173/347 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  437   out of  19600    2.23%
#reg                  114   out of  19600    0.58%
#le                   437
  #lut only           323   out of    437   73.91%
  #reg only             0   out of    437    0.00%
  #lut&reg            114   out of    437   26.09%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |437   |437   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 261 instances
RUN-1001 : 109 mslices, 110 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 472 nets
RUN-1001 : 333 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 259 instances, 219 slices, 16 macros(132 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1603, tnet num: 470, tinst num: 259, tnode num: 1867, tedge num: 2694.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 144 clock pins, and constraint 264 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.051234s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (121.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 123917
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(281): len = 70310.2, overlap = 4.5
PHY-3002 : Step(282): len = 43562.4, overlap = 4.5
PHY-3002 : Step(283): len = 29414.1, overlap = 4.5
PHY-3002 : Step(284): len = 23608.3, overlap = 4.5
PHY-3002 : Step(285): len = 21491.2, overlap = 4.5
PHY-3002 : Step(286): len = 19818, overlap = 4.5
PHY-3002 : Step(287): len = 17576.7, overlap = 4.5
PHY-3002 : Step(288): len = 16278.2, overlap = 4.5
PHY-3002 : Step(289): len = 16068.4, overlap = 4.5
PHY-3002 : Step(290): len = 15215.9, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00125969
PHY-3002 : Step(291): len = 15000.5, overlap = 0
PHY-3002 : Step(292): len = 14647.5, overlap = 0
PHY-3002 : Step(293): len = 14610.5, overlap = 0
PHY-3002 : Step(294): len = 13709.6, overlap = 0
PHY-3002 : Step(295): len = 13116.4, overlap = 0
PHY-3002 : Step(296): len = 12215.5, overlap = 1
PHY-3002 : Step(297): len = 11193.4, overlap = 2.5
PHY-3002 : Step(298): len = 10807, overlap = 4.75
PHY-3002 : Step(299): len = 10466.5, overlap = 7
PHY-3002 : Step(300): len = 10474.3, overlap = 6.75
PHY-3002 : Step(301): len = 10321, overlap = 7
PHY-3002 : Step(302): len = 10273.4, overlap = 7
PHY-3002 : Step(303): len = 10309.4, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30747e-05
PHY-3002 : Step(304): len = 11065.9, overlap = 7.25
PHY-3002 : Step(305): len = 11073.7, overlap = 7.25
PHY-3002 : Step(306): len = 11007.6, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.61494e-05
PHY-3002 : Step(307): len = 10830.9, overlap = 7.5
PHY-3002 : Step(308): len = 10858.7, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.22987e-05
PHY-3002 : Step(309): len = 10818.6, overlap = 7.25
PHY-3002 : Step(310): len = 10818.6, overlap = 7.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.76647e-05
PHY-3002 : Step(311): len = 10919.4, overlap = 10
PHY-3002 : Step(312): len = 10919.4, overlap = 10
PHY-3002 : Step(313): len = 10838.6, overlap = 9.25
PHY-3002 : Step(314): len = 10903.3, overlap = 9
PHY-3002 : Step(315): len = 10999.3, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.53294e-05
PHY-3002 : Step(316): len = 11008.5, overlap = 8
PHY-3002 : Step(317): len = 11116, overlap = 6.75
PHY-3002 : Step(318): len = 11490.7, overlap = 4.5
PHY-3002 : Step(319): len = 11308.8, overlap = 4.25
PHY-3002 : Step(320): len = 11313.8, overlap = 4.5
PHY-3002 : Step(321): len = 11235, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.06589e-05
PHY-3002 : Step(322): len = 11386.7, overlap = 5.5
PHY-3002 : Step(323): len = 11595.2, overlap = 5.5
PHY-3002 : Step(324): len = 11716.4, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000141318
PHY-3002 : Step(325): len = 12215.8, overlap = 3.75
PHY-3002 : Step(326): len = 12505.6, overlap = 3.25
PHY-3002 : Step(327): len = 12841.1, overlap = 3.5
PHY-3002 : Step(328): len = 12527.7, overlap = 2.75
PHY-3002 : Step(329): len = 12309.5, overlap = 4
PHY-3002 : Step(330): len = 12171.9, overlap = 5.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000279709
PHY-3002 : Step(331): len = 12649.8, overlap = 6
PHY-3002 : Step(332): len = 12868.4, overlap = 4.75
PHY-3002 : Step(333): len = 13016.1, overlap = 4.75
PHY-3002 : Step(334): len = 13208.8, overlap = 4.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000559417
PHY-3002 : Step(335): len = 13428.6, overlap = 4.75
PHY-3002 : Step(336): len = 13881.2, overlap = 3.75
PHY-3002 : Step(337): len = 13946.4, overlap = 3.5
PHY-3002 : Step(338): len = 13945.5, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023378s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.986592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(339): len = 14779.3, overlap = 4.75
PHY-3002 : Step(340): len = 13790.9, overlap = 7
PHY-3002 : Step(341): len = 13557.1, overlap = 9.75
PHY-3002 : Step(342): len = 13448.6, overlap = 10.25
PHY-3002 : Step(343): len = 13426.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.23644e-05
PHY-3002 : Step(344): len = 13309.9, overlap = 11
PHY-3002 : Step(345): len = 13309.9, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.47288e-05
PHY-3002 : Step(346): len = 13313.9, overlap = 11.25
PHY-3002 : Step(347): len = 13340.6, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007817s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (199.6%)

PHY-3001 : Legalized: Len = 16229.4, Over = 0
PHY-3001 : Final: Len = 16229.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.131668s wall, 1.575610s user + 0.421203s system = 1.996813s CPU (176.4%)

RUN-1004 : used memory is 294 MB, reserved memory is 279 MB, peak memory is 625 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 155 to 140
PHY-1001 : Pin misalignment score is improved from 140 to 140
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 140 to 140
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.076339s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (81.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 261 instances
RUN-1001 : 109 mslices, 110 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 472 nets
RUN-1001 : 333 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18128, over cnt = 31(0%), over = 41, worst = 5
PHY-1002 : len = 18272, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 18272, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 18448, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1603, tnet num: 470, tinst num: 259, tnode num: 1867, tedge num: 2694.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 144 clock pins, and constraint 264 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.175944s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (115.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.100422s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (124.3%)

PHY-1002 : len = 11072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.575443s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.3%)

PHY-1002 : len = 21568, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.141586s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (99.2%)

PHY-1002 : len = 21232, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.087040s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (71.7%)

PHY-1002 : len = 21192, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.037307s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (167.3%)

PHY-1002 : len = 21176, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.022702s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (137.4%)

PHY-1002 : len = 21176, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.017203s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.7%)

PHY-1002 : len = 21176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 :  0.562824s wall, 0.655204s user + 0.046800s system = 0.702005s CPU (124.7%)

PHY-1002 : len = 50312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50312
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.876124s wall, 3.712824s user + 0.327602s system = 4.040426s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.211996s wall, 4.071626s user + 0.374402s system = 4.446028s CPU (105.6%)

RUN-1004 : used memory is 288 MB, reserved memory is 264 MB, peak memory is 628 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  437   out of  19600    2.23%
#reg                  114   out of  19600    0.58%
#le                   437
  #lut only           323   out of    437   73.91%
  #reg only             0   out of    437    0.00%
  #lut&reg            114   out of    437   26.09%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 261
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 472, pip num: 3487
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 661 valid insts, and 12135 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.226005s wall, 5.304034s user + 0.062400s system = 5.366434s CPU (241.1%)

RUN-1004 : used memory is 297 MB, reserved memory is 273 MB, peak memory is 628 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.758904s wall, 1.700411s user + 0.031200s system = 1.731611s CPU (98.4%)

RUN-1004 : used memory is 395 MB, reserved memory is 369 MB, peak memory is 628 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.836738s wall, 0.468003s user + 0.124801s system = 0.592804s CPU (8.7%)

RUN-1004 : used memory is 424 MB, reserved memory is 397 MB, peak memory is 628 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.350377s wall, 2.277615s user + 0.187201s system = 2.464816s CPU (26.4%)

RUN-1004 : used memory is 290 MB, reserved memory is 261 MB, peak memory is 628 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 498/4 useful/useless nets, 372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 471/5 useful/useless nets, 345/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 471/0 useful/useless nets, 345/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 511/7 useful/useless nets, 386/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 510/0 useful/useless nets, 385/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 631/0 useful/useless nets, 506/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 630/0 useful/useless nets, 505/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1036/0 useful/useless nets, 911/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 327 instances into 178 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 882/0 useful/useless nets, 757/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 178 LUT to BLE ...
SYN-4008 : Packed 178 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 64 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 178/406 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  550   out of  19600    2.81%
#reg                  114   out of  19600    0.58%
#le                   550
  #lut only           436   out of    550   79.27%
  #reg only             0   out of    550    0.00%
  #lut&reg            114   out of    550   20.73%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |550   |550   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 531 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 275 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1827, tnet num: 529, tinst num: 315, tnode num: 2089, tedge num: 3025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.058256s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (133.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 139449
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(348): len = 86170.6, overlap = 4.5
PHY-3002 : Step(349): len = 60343.4, overlap = 4.5
PHY-3002 : Step(350): len = 40696.9, overlap = 4.5
PHY-3002 : Step(351): len = 30992.6, overlap = 4.5
PHY-3002 : Step(352): len = 25190.1, overlap = 4.5
PHY-3002 : Step(353): len = 21462, overlap = 5.25
PHY-3002 : Step(354): len = 18502.4, overlap = 4.5
PHY-3002 : Step(355): len = 17011.5, overlap = 4.5
PHY-3002 : Step(356): len = 15560.2, overlap = 4.5
PHY-3002 : Step(357): len = 14650.7, overlap = 4.5
PHY-3002 : Step(358): len = 14149.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000179565
PHY-3002 : Step(359): len = 14130.2, overlap = 4.5
PHY-3002 : Step(360): len = 13783.8, overlap = 2.25
PHY-3002 : Step(361): len = 13697, overlap = 2.25
PHY-3002 : Step(362): len = 13433.2, overlap = 4.5
PHY-3002 : Step(363): len = 13313, overlap = 4.5
PHY-3002 : Step(364): len = 13169.1, overlap = 4.5
PHY-3002 : Step(365): len = 12809.7, overlap = 0
PHY-3002 : Step(366): len = 12623.8, overlap = 4.5
PHY-3002 : Step(367): len = 12358.4, overlap = 4.5
PHY-3002 : Step(368): len = 11951.2, overlap = 0
PHY-3002 : Step(369): len = 11652.5, overlap = 2.25
PHY-3002 : Step(370): len = 11586.5, overlap = 4.5
PHY-3002 : Step(371): len = 11323.3, overlap = 4.5
PHY-3002 : Step(372): len = 11041.1, overlap = 0
PHY-3002 : Step(373): len = 10915.7, overlap = 0
PHY-3002 : Step(374): len = 10854.3, overlap = 2.25
PHY-3002 : Step(375): len = 10887.7, overlap = 2.25
PHY-3002 : Step(376): len = 10753.6, overlap = 4.75
PHY-3002 : Step(377): len = 10518, overlap = 0.25
PHY-3002 : Step(378): len = 10434.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.22831e-06
PHY-3002 : Step(379): len = 10528, overlap = 5.75
PHY-3002 : Step(380): len = 10528, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.45662e-06
PHY-3002 : Step(381): len = 10509.8, overlap = 5.75
PHY-3002 : Step(382): len = 10509.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.91324e-06
PHY-3002 : Step(383): len = 10494.4, overlap = 6
PHY-3002 : Step(384): len = 10494.4, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.12206e-06
PHY-3002 : Step(385): len = 10503.5, overlap = 12
PHY-3002 : Step(386): len = 10503.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02441e-05
PHY-3002 : Step(387): len = 10562.2, overlap = 11.25
PHY-3002 : Step(388): len = 10562.2, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69615e-05
PHY-3002 : Step(389): len = 10645.5, overlap = 10.75
PHY-3002 : Step(390): len = 10674.5, overlap = 10.75
PHY-3002 : Step(391): len = 10948.3, overlap = 10.5
PHY-3002 : Step(392): len = 11090, overlap = 9.5
PHY-3002 : Step(393): len = 11132.5, overlap = 8.5
PHY-3002 : Step(394): len = 11286, overlap = 7.75
PHY-3002 : Step(395): len = 11344.1, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016138s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000522164
PHY-3002 : Step(396): len = 17838.7, overlap = 2.75
PHY-3002 : Step(397): len = 17116.5, overlap = 5
PHY-3002 : Step(398): len = 17113.3, overlap = 5.5
PHY-3002 : Step(399): len = 17126.9, overlap = 6
PHY-3002 : Step(400): len = 17044.5, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104433
PHY-3002 : Step(401): len = 17257.4, overlap = 5.5
PHY-3002 : Step(402): len = 17353.4, overlap = 5
PHY-3002 : Step(403): len = 17384.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00208866
PHY-3002 : Step(404): len = 17425.1, overlap = 5
PHY-3002 : Step(405): len = 17425.9, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007519s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18229.2, Over = 0
PHY-3001 : Final: Len = 18229.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.042987s wall, 1.575610s user + 0.343202s system = 1.918812s CPU (184.0%)

RUN-1004 : used memory is 296 MB, reserved memory is 278 MB, peak memory is 628 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 176 to 155
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.141141s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (110.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 531 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21408, over cnt = 51(0%), over = 65, worst = 3
PHY-1002 : len = 21496, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 21488, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 21720, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1827, tnet num: 529, tinst num: 315, tnode num: 2089, tedge num: 3025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.200039s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (124.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.089024s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (87.6%)

PHY-1002 : len = 9904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.578762s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (99.7%)

PHY-1002 : len = 23384, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.116368s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (93.8%)

PHY-1002 : len = 23224, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.040246s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (77.5%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016738s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.2%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.019910s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (156.7%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 23208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.579968s wall, 0.686404s user + 0.031200s system = 0.717605s CPU (123.7%)

PHY-1002 : len = 54528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54528
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.774849s wall, 3.650423s user + 0.280802s system = 3.931225s CPU (104.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.201452s wall, 4.118426s user + 0.312002s system = 4.430428s CPU (105.4%)

RUN-1004 : used memory is 290 MB, reserved memory is 265 MB, peak memory is 632 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  550   out of  19600    2.81%
#reg                  114   out of  19600    0.58%
#le                   550
  #lut only           436   out of    550   79.27%
  #reg only             0   out of    550    0.00%
  #lut&reg            114   out of    550   20.73%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 531, pip num: 3977
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 675 valid insts, and 14219 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.422532s wall, 5.694037s user + 0.062400s system = 5.756437s CPU (237.6%)

RUN-1004 : used memory is 299 MB, reserved memory is 274 MB, peak memory is 632 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.779358s wall, 1.762811s user + 0.015600s system = 1.778411s CPU (99.9%)

RUN-1004 : used memory is 400 MB, reserved memory is 374 MB, peak memory is 632 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.846581s wall, 0.483603s user + 0.171601s system = 0.655204s CPU (9.6%)

RUN-1004 : used memory is 427 MB, reserved memory is 400 MB, peak memory is 632 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.366416s wall, 2.371215s user + 0.234002s system = 2.605217s CPU (27.8%)

RUN-1004 : used memory is 292 MB, reserved memory is 265 MB, peak memory is 632 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 498/4 useful/useless nets, 372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 471/5 useful/useless nets, 345/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 471/0 useful/useless nets, 345/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 511/7 useful/useless nets, 386/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 510/0 useful/useless nets, 385/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 631/0 useful/useless nets, 506/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 630/0 useful/useless nets, 505/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1036/0 useful/useless nets, 911/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 327 instances into 178 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 882/0 useful/useless nets, 757/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 178 LUT to BLE ...
SYN-4008 : Packed 178 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 64 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 178/406 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  550   out of  19600    2.81%
#reg                  114   out of  19600    0.58%
#le                   550
  #lut only           436   out of    550   79.27%
  #reg only             0   out of    550    0.00%
  #lut&reg            114   out of    550   20.73%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |550   |550   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 531 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 275 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1827, tnet num: 529, tinst num: 315, tnode num: 2089, tedge num: 3025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.051473s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (90.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 139449
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(406): len = 86170.6, overlap = 4.5
PHY-3002 : Step(407): len = 60343.4, overlap = 4.5
PHY-3002 : Step(408): len = 40696.9, overlap = 4.5
PHY-3002 : Step(409): len = 30992.6, overlap = 4.5
PHY-3002 : Step(410): len = 25190.1, overlap = 4.5
PHY-3002 : Step(411): len = 21462, overlap = 5.25
PHY-3002 : Step(412): len = 18502.4, overlap = 4.5
PHY-3002 : Step(413): len = 17011.5, overlap = 4.5
PHY-3002 : Step(414): len = 15560.2, overlap = 4.5
PHY-3002 : Step(415): len = 14650.7, overlap = 4.5
PHY-3002 : Step(416): len = 14149.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000179565
PHY-3002 : Step(417): len = 14130.2, overlap = 4.5
PHY-3002 : Step(418): len = 13783.8, overlap = 2.25
PHY-3002 : Step(419): len = 13697, overlap = 2.25
PHY-3002 : Step(420): len = 13433.2, overlap = 4.5
PHY-3002 : Step(421): len = 13313, overlap = 4.5
PHY-3002 : Step(422): len = 13169.1, overlap = 4.5
PHY-3002 : Step(423): len = 12809.7, overlap = 0
PHY-3002 : Step(424): len = 12623.8, overlap = 4.5
PHY-3002 : Step(425): len = 12358.4, overlap = 4.5
PHY-3002 : Step(426): len = 11951.2, overlap = 0
PHY-3002 : Step(427): len = 11652.5, overlap = 2.25
PHY-3002 : Step(428): len = 11586.5, overlap = 4.5
PHY-3002 : Step(429): len = 11323.3, overlap = 4.5
PHY-3002 : Step(430): len = 11041.1, overlap = 0
PHY-3002 : Step(431): len = 10915.7, overlap = 0
PHY-3002 : Step(432): len = 10854.3, overlap = 2.25
PHY-3002 : Step(433): len = 10887.7, overlap = 2.25
PHY-3002 : Step(434): len = 10753.6, overlap = 4.75
PHY-3002 : Step(435): len = 10518, overlap = 0.25
PHY-3002 : Step(436): len = 10434.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005939s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (262.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.22831e-06
PHY-3002 : Step(437): len = 10528, overlap = 5.75
PHY-3002 : Step(438): len = 10528, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.45662e-06
PHY-3002 : Step(439): len = 10509.8, overlap = 5.75
PHY-3002 : Step(440): len = 10509.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.91324e-06
PHY-3002 : Step(441): len = 10494.4, overlap = 6
PHY-3002 : Step(442): len = 10494.4, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.12206e-06
PHY-3002 : Step(443): len = 10503.5, overlap = 12
PHY-3002 : Step(444): len = 10503.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02441e-05
PHY-3002 : Step(445): len = 10562.2, overlap = 11.25
PHY-3002 : Step(446): len = 10562.2, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69615e-05
PHY-3002 : Step(447): len = 10645.5, overlap = 10.75
PHY-3002 : Step(448): len = 10674.5, overlap = 10.75
PHY-3002 : Step(449): len = 10948.3, overlap = 10.5
PHY-3002 : Step(450): len = 11090, overlap = 9.5
PHY-3002 : Step(451): len = 11132.5, overlap = 8.5
PHY-3002 : Step(452): len = 11286, overlap = 7.75
PHY-3002 : Step(453): len = 11344.1, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016377s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000522164
PHY-3002 : Step(454): len = 17838.7, overlap = 2.75
PHY-3002 : Step(455): len = 17116.5, overlap = 5
PHY-3002 : Step(456): len = 17113.3, overlap = 5.5
PHY-3002 : Step(457): len = 17126.9, overlap = 6
PHY-3002 : Step(458): len = 17044.5, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104433
PHY-3002 : Step(459): len = 17257.4, overlap = 5.5
PHY-3002 : Step(460): len = 17353.4, overlap = 5
PHY-3002 : Step(461): len = 17384.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00208866
PHY-3002 : Step(462): len = 17425.1, overlap = 5
PHY-3002 : Step(463): len = 17425.9, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007919s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (197.0%)

PHY-3001 : Legalized: Len = 18229.2, Over = 0
PHY-3001 : Final: Len = 18229.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 176 to 155
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.131459s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (106.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 531 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21408, over cnt = 51(0%), over = 65, worst = 3
PHY-1002 : len = 21496, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 21488, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 21720, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1827, tnet num: 529, tinst num: 315, tnode num: 2089, tedge num: 3025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.195655s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (111.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.094574s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (115.5%)

PHY-1002 : len = 9904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.570398s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (103.9%)

PHY-1002 : len = 23384, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.113409s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (96.3%)

PHY-1002 : len = 23224, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.041811s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (74.6%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016335s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.5%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.016960s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.0%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.012042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 23208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.574449s wall, 0.780005s user + 0.031200s system = 0.811205s CPU (141.2%)

PHY-1002 : len = 54528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54528
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.634346s wall, 3.666024s user + 0.358802s system = 4.024826s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 531, pip num: 3977
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 675 valid insts, and 14219 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 498/4 useful/useless nets, 372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 470/6 useful/useless nets, 344/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 470/0 useful/useless nets, 344/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          191
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |77     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 510/7 useful/useless nets, 385/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 509/0 useful/useless nets, 384/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 630/0 useful/useless nets, 505/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 629/0 useful/useless nets, 504/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1035/0 useful/useless nets, 910/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.57)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.57)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 326 instances into 177 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 881/0 useful/useless nets, 756/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 63 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 177/405 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  549   out of  19600    2.80%
#reg                  114   out of  19600    0.58%
#le                   549
  #lut only           435   out of    549   79.23%
  #reg only             0   out of    549    0.00%
  #lut&reg            114   out of    549   20.77%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |549   |549   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 530 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 275 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1825, tnet num: 528, tinst num: 315, tnode num: 2087, tedge num: 3023.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 528 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.090495s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (137.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 140217
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(464): len = 86643, overlap = 2.25
PHY-3002 : Step(465): len = 61444.8, overlap = 0
PHY-3002 : Step(466): len = 40599.5, overlap = 4.5
PHY-3002 : Step(467): len = 31130.6, overlap = 4.5
PHY-3002 : Step(468): len = 25186.7, overlap = 4.5
PHY-3002 : Step(469): len = 21533.5, overlap = 5
PHY-3002 : Step(470): len = 18566.3, overlap = 4.5
PHY-3002 : Step(471): len = 17006.7, overlap = 4.5
PHY-3002 : Step(472): len = 15220.3, overlap = 5.25
PHY-3002 : Step(473): len = 14199.6, overlap = 5.75
PHY-3002 : Step(474): len = 13305.3, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000155403
PHY-3002 : Step(475): len = 13242.9, overlap = 5
PHY-3002 : Step(476): len = 13009.3, overlap = 2.75
PHY-3002 : Step(477): len = 12952.3, overlap = 3
PHY-3002 : Step(478): len = 12692.8, overlap = 2.75
PHY-3002 : Step(479): len = 12565.9, overlap = 4.5
PHY-3002 : Step(480): len = 12233.2, overlap = 2.25
PHY-3002 : Step(481): len = 12047.3, overlap = 0
PHY-3002 : Step(482): len = 11845.7, overlap = 2.25
PHY-3002 : Step(483): len = 11639.8, overlap = 4.5
PHY-3002 : Step(484): len = 11531.4, overlap = 4.5
PHY-3002 : Step(485): len = 11175.9, overlap = 0
PHY-3002 : Step(486): len = 11004.5, overlap = 0
PHY-3002 : Step(487): len = 10931.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009197s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (169.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.81629e-05
PHY-3002 : Step(488): len = 10983.1, overlap = 3.25
PHY-3002 : Step(489): len = 10983.1, overlap = 3.25
PHY-3002 : Step(490): len = 10927.9, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.63258e-05
PHY-3002 : Step(491): len = 10937, overlap = 3.25
PHY-3002 : Step(492): len = 10937, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.26517e-05
PHY-3002 : Step(493): len = 10946, overlap = 3.25
PHY-3002 : Step(494): len = 10946, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.07166e-05
PHY-3002 : Step(495): len = 11027, overlap = 9.75
PHY-3002 : Step(496): len = 11027, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.14332e-05
PHY-3002 : Step(497): len = 11163, overlap = 10
PHY-3002 : Step(498): len = 11203.9, overlap = 10
PHY-3002 : Step(499): len = 11304.5, overlap = 9.25
PHY-3002 : Step(500): len = 11376.8, overlap = 8.25
PHY-3002 : Step(501): len = 11407.8, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.28663e-05
PHY-3002 : Step(502): len = 11539.9, overlap = 7.25
PHY-3002 : Step(503): len = 11621.5, overlap = 7
PHY-3002 : Step(504): len = 12035.7, overlap = 5.75
PHY-3002 : Step(505): len = 12295.1, overlap = 5
PHY-3002 : Step(506): len = 12453.8, overlap = 6.5
PHY-3002 : Step(507): len = 12651, overlap = 6.75
PHY-3002 : Step(508): len = 12670.6, overlap = 6.75
PHY-3002 : Step(509): len = 12651.9, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017642s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.200455
PHY-3002 : Step(510): len = 18410.9, overlap = 0
PHY-3002 : Step(511): len = 17959.6, overlap = 1.5
PHY-3002 : Step(512): len = 17973.1, overlap = 1.75
PHY-3002 : Step(513): len = 17926.1, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010930s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18113, Over = 0
PHY-3001 : Final: Len = 18113, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.093366s wall, 1.513210s user + 0.327602s system = 1.840812s CPU (168.4%)

RUN-1004 : used memory is 309 MB, reserved memory is 297 MB, peak memory is 633 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 180 to 157
PHY-1001 : Pin misalignment score is improved from 157 to 158
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 158 to 158
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.144496s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (97.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 530 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21368, over cnt = 43(0%), over = 59, worst = 4
PHY-1002 : len = 21536, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 21584, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 21768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21768, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1825, tnet num: 528, tinst num: 315, tnode num: 2087, tedge num: 3023.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 528 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.200049s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (109.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.088778s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.4%)

PHY-1002 : len = 10440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.613189s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (101.8%)

PHY-1002 : len = 22920, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.175099s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (98.0%)

PHY-1002 : len = 22696, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.077017s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (101.3%)

PHY-1002 : len = 22624, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016046s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.2%)

PHY-1002 : len = 22624, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.023800s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (131.1%)

PHY-1002 : len = 22624, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.022642s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (137.8%)

PHY-1002 : len = 22624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.018505s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.3%)

PHY-1002 : len = 22624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.017582s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.7%)

PHY-1002 : len = 22624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.018625s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.8%)

PHY-1002 : len = 22624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.021798s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.6%)

PHY-1002 : len = 22624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.016749s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (279.4%)

PHY-1002 : len = 22632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.588413s wall, 0.717605s user + 0.031200s system = 0.748805s CPU (127.3%)

PHY-1002 : len = 54424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54424
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.912396s wall, 3.728424s user + 0.358802s system = 4.087226s CPU (104.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.348207s wall, 4.165227s user + 0.374402s system = 4.539629s CPU (104.4%)

RUN-1004 : used memory is 311 MB, reserved memory is 296 MB, peak memory is 637 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  549   out of  19600    2.80%
#reg                  114   out of  19600    0.58%
#le                   549
  #lut only           435   out of    549   79.23%
  #reg only             0   out of    549    0.00%
  #lut&reg            114   out of    549   20.77%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 530, pip num: 3955
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 699 valid insts, and 14153 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.532176s wall, 6.130839s user + 0.046800s system = 6.177640s CPU (244.0%)

RUN-1004 : used memory is 319 MB, reserved memory is 302 MB, peak memory is 637 MB
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
GUI-1001 : Download success!
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 498/4 useful/useless nets, 372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 471/5 useful/useless nets, 345/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 471/0 useful/useless nets, 345/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 511/7 useful/useless nets, 386/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 510/0 useful/useless nets, 385/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 631/0 useful/useless nets, 506/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 630/0 useful/useless nets, 505/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1036/0 useful/useless nets, 911/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 327 instances into 178 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 882/0 useful/useless nets, 757/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 178 LUT to BLE ...
SYN-4008 : Packed 178 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 64 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 178/406 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  550   out of  19600    2.81%
#reg                  114   out of  19600    0.58%
#le                   550
  #lut only           436   out of    550   79.27%
  #reg only             0   out of    550    0.00%
  #lut&reg            114   out of    550   20.73%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |550   |550   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 531 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 275 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1827, tnet num: 529, tinst num: 315, tnode num: 2089, tedge num: 3025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070868s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (110.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 139449
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(514): len = 86170.6, overlap = 4.5
PHY-3002 : Step(515): len = 60343.4, overlap = 4.5
PHY-3002 : Step(516): len = 40696.9, overlap = 4.5
PHY-3002 : Step(517): len = 30992.6, overlap = 4.5
PHY-3002 : Step(518): len = 25190.1, overlap = 4.5
PHY-3002 : Step(519): len = 21462, overlap = 5.25
PHY-3002 : Step(520): len = 18502.4, overlap = 4.5
PHY-3002 : Step(521): len = 17011.5, overlap = 4.5
PHY-3002 : Step(522): len = 15560.2, overlap = 4.5
PHY-3002 : Step(523): len = 14650.7, overlap = 4.5
PHY-3002 : Step(524): len = 14149.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000179565
PHY-3002 : Step(525): len = 14130.2, overlap = 4.5
PHY-3002 : Step(526): len = 13783.8, overlap = 2.25
PHY-3002 : Step(527): len = 13697, overlap = 2.25
PHY-3002 : Step(528): len = 13433.2, overlap = 4.5
PHY-3002 : Step(529): len = 13313, overlap = 4.5
PHY-3002 : Step(530): len = 13169.1, overlap = 4.5
PHY-3002 : Step(531): len = 12809.7, overlap = 0
PHY-3002 : Step(532): len = 12623.8, overlap = 4.5
PHY-3002 : Step(533): len = 12358.4, overlap = 4.5
PHY-3002 : Step(534): len = 11951.2, overlap = 0
PHY-3002 : Step(535): len = 11652.5, overlap = 2.25
PHY-3002 : Step(536): len = 11586.5, overlap = 4.5
PHY-3002 : Step(537): len = 11323.3, overlap = 4.5
PHY-3002 : Step(538): len = 11041.1, overlap = 0
PHY-3002 : Step(539): len = 10915.7, overlap = 0
PHY-3002 : Step(540): len = 10854.3, overlap = 2.25
PHY-3002 : Step(541): len = 10887.7, overlap = 2.25
PHY-3002 : Step(542): len = 10753.6, overlap = 4.75
PHY-3002 : Step(543): len = 10518, overlap = 0.25
PHY-3002 : Step(544): len = 10434.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005545s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.22831e-06
PHY-3002 : Step(545): len = 10528, overlap = 5.75
PHY-3002 : Step(546): len = 10528, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.45662e-06
PHY-3002 : Step(547): len = 10509.8, overlap = 5.75
PHY-3002 : Step(548): len = 10509.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.91324e-06
PHY-3002 : Step(549): len = 10494.4, overlap = 6
PHY-3002 : Step(550): len = 10494.4, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.12206e-06
PHY-3002 : Step(551): len = 10503.5, overlap = 12
PHY-3002 : Step(552): len = 10503.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02441e-05
PHY-3002 : Step(553): len = 10562.2, overlap = 11.25
PHY-3002 : Step(554): len = 10562.2, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69615e-05
PHY-3002 : Step(555): len = 10645.5, overlap = 10.75
PHY-3002 : Step(556): len = 10674.5, overlap = 10.75
PHY-3002 : Step(557): len = 10948.3, overlap = 10.5
PHY-3002 : Step(558): len = 11090, overlap = 9.5
PHY-3002 : Step(559): len = 11132.5, overlap = 8.5
PHY-3002 : Step(560): len = 11286, overlap = 7.75
PHY-3002 : Step(561): len = 11344.1, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017291s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000522164
PHY-3002 : Step(562): len = 17838.7, overlap = 2.75
PHY-3002 : Step(563): len = 17116.5, overlap = 5
PHY-3002 : Step(564): len = 17113.3, overlap = 5.5
PHY-3002 : Step(565): len = 17126.9, overlap = 6
PHY-3002 : Step(566): len = 17044.5, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104433
PHY-3002 : Step(567): len = 17257.4, overlap = 5.5
PHY-3002 : Step(568): len = 17353.4, overlap = 5
PHY-3002 : Step(569): len = 17384.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00208866
PHY-3002 : Step(570): len = 17425.1, overlap = 5
PHY-3002 : Step(571): len = 17425.9, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009449s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (165.1%)

PHY-3001 : Legalized: Len = 18229.2, Over = 0
PHY-3001 : Final: Len = 18229.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.141884s wall, 1.731611s user + 0.280802s system = 2.012413s CPU (176.2%)

RUN-1004 : used memory is 423 MB, reserved memory is 399 MB, peak memory is 637 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 176 to 155
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.140510s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (122.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 531 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21408, over cnt = 51(0%), over = 65, worst = 3
PHY-1002 : len = 21496, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 21488, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 21720, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1827, tnet num: 529, tinst num: 315, tnode num: 2089, tedge num: 3025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.194881s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (120.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.090561s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (137.8%)

PHY-1002 : len = 9904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.595730s wall, 0.592804s user + 0.031200s system = 0.624004s CPU (104.7%)

PHY-1002 : len = 23384, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.125816s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (99.2%)

PHY-1002 : len = 23224, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.040194s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (116.4%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.017053s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.5%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.016886s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.4%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013767s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.3%)

PHY-1002 : len = 23208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.591238s wall, 0.748805s user + 0.078001s system = 0.826805s CPU (139.8%)

PHY-1002 : len = 54528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54528
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
RUN-1003 : finish command "program -cable 0 -spd 6" in  3.339502s wall, 3.478822s user + 0.421203s system = 3.900025s CPU (116.8%)

RUN-1004 : used memory is 620 MB, reserved memory is 600 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  7.034854s wall, 7.129246s user + 0.967206s system = 8.096452s CPU (115.1%)

RUN-1004 : used memory is 606 MB, reserved memory is 590 MB, peak memory is 781 MB
GUI-1001 : Download success!
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.760384s wall, 3.822024s user + 0.468003s system = 4.290027s CPU (114.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.567846s wall, 9.235259s user + 1.170008s system = 10.405267s CPU (108.8%)

RUN-1004 : used memory is 325 MB, reserved memory is 320 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  550   out of  19600    2.81%
#reg                  114   out of  19600    0.58%
#le                   550
  #lut only           436   out of    550   79.27%
  #reg only             0   out of    550    0.00%
  #lut&reg            114   out of    550   20.73%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 531, pip num: 3977
BIT-1003 : Multithreading accelaration with 4 threads.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
BIT-1003 : Generate bitstream completely, there are 675 valid insts, and 14219 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  2.057114s wall, 3.728424s user + 0.046800s system = 3.775224s CPU (183.5%)

RUN-1004 : used memory is 428 MB, reserved memory is 413 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.844070s wall, 0.452403s user + 0.078001s system = 0.530403s CPU (7.7%)

RUN-1004 : used memory is 456 MB, reserved memory is 439 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.641202s wall, 8.096452s user + 0.171601s system = 8.268053s CPU (77.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 304 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 498/4 useful/useless nets, 372/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 471/5 useful/useless nets, 345/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 471/0 useful/useless nets, 345/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 511/7 useful/useless nets, 386/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 510/0 useful/useless nets, 385/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 631/0 useful/useless nets, 506/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 630/0 useful/useless nets, 505/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1036/0 useful/useless nets, 911/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.55)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 327 instances into 178 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 882/0 useful/useless nets, 757/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 178 LUT to BLE ...
SYN-4008 : Packed 178 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 64 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 178/406 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  550   out of  19600    2.81%
#reg                  114   out of  19600    0.58%
#le                   550
  #lut only           436   out of    550   79.27%
  #reg only             0   out of    550    0.00%
  #lut&reg            114   out of    550   20.73%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |550   |550   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 531 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 275 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1827, tnet num: 529, tinst num: 315, tnode num: 2089, tedge num: 3025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.054751s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (114.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 139449
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(572): len = 86170.6, overlap = 4.5
PHY-3002 : Step(573): len = 60343.4, overlap = 4.5
PHY-3002 : Step(574): len = 40696.9, overlap = 4.5
PHY-3002 : Step(575): len = 30992.6, overlap = 4.5
PHY-3002 : Step(576): len = 25190.1, overlap = 4.5
PHY-3002 : Step(577): len = 21462, overlap = 5.25
PHY-3002 : Step(578): len = 18502.4, overlap = 4.5
PHY-3002 : Step(579): len = 17011.5, overlap = 4.5
PHY-3002 : Step(580): len = 15560.2, overlap = 4.5
PHY-3002 : Step(581): len = 14650.7, overlap = 4.5
PHY-3002 : Step(582): len = 14149.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000179565
PHY-3002 : Step(583): len = 14130.2, overlap = 4.5
PHY-3002 : Step(584): len = 13783.8, overlap = 2.25
PHY-3002 : Step(585): len = 13697, overlap = 2.25
PHY-3002 : Step(586): len = 13433.2, overlap = 4.5
PHY-3002 : Step(587): len = 13313, overlap = 4.5
PHY-3002 : Step(588): len = 13169.1, overlap = 4.5
PHY-3002 : Step(589): len = 12809.7, overlap = 0
PHY-3002 : Step(590): len = 12623.8, overlap = 4.5
PHY-3002 : Step(591): len = 12358.4, overlap = 4.5
PHY-3002 : Step(592): len = 11951.2, overlap = 0
PHY-3002 : Step(593): len = 11652.5, overlap = 2.25
PHY-3002 : Step(594): len = 11586.5, overlap = 4.5
PHY-3002 : Step(595): len = 11323.3, overlap = 4.5
PHY-3002 : Step(596): len = 11041.1, overlap = 0
PHY-3002 : Step(597): len = 10915.7, overlap = 0
PHY-3002 : Step(598): len = 10854.3, overlap = 2.25
PHY-3002 : Step(599): len = 10887.7, overlap = 2.25
PHY-3002 : Step(600): len = 10753.6, overlap = 4.75
PHY-3002 : Step(601): len = 10518, overlap = 0.25
PHY-3002 : Step(602): len = 10434.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005413s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (288.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.22831e-06
PHY-3002 : Step(603): len = 10528, overlap = 5.75
PHY-3002 : Step(604): len = 10528, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.45662e-06
PHY-3002 : Step(605): len = 10509.8, overlap = 5.75
PHY-3002 : Step(606): len = 10509.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.91324e-06
PHY-3002 : Step(607): len = 10494.4, overlap = 6
PHY-3002 : Step(608): len = 10494.4, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.12206e-06
PHY-3002 : Step(609): len = 10503.5, overlap = 12
PHY-3002 : Step(610): len = 10503.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02441e-05
PHY-3002 : Step(611): len = 10562.2, overlap = 11.25
PHY-3002 : Step(612): len = 10562.2, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69615e-05
PHY-3002 : Step(613): len = 10645.5, overlap = 10.75
PHY-3002 : Step(614): len = 10674.5, overlap = 10.75
PHY-3002 : Step(615): len = 10948.3, overlap = 10.5
PHY-3002 : Step(616): len = 11090, overlap = 9.5
PHY-3002 : Step(617): len = 11132.5, overlap = 8.5
PHY-3002 : Step(618): len = 11286, overlap = 7.75
PHY-3002 : Step(619): len = 11344.1, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016490s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (189.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000522164
PHY-3002 : Step(620): len = 17838.7, overlap = 2.75
PHY-3002 : Step(621): len = 17116.5, overlap = 5
PHY-3002 : Step(622): len = 17113.3, overlap = 5.5
PHY-3002 : Step(623): len = 17126.9, overlap = 6
PHY-3002 : Step(624): len = 17044.5, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104433
PHY-3002 : Step(625): len = 17257.4, overlap = 5.5
PHY-3002 : Step(626): len = 17353.4, overlap = 5
PHY-3002 : Step(627): len = 17384.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00208866
PHY-3002 : Step(628): len = 17425.1, overlap = 5
PHY-3002 : Step(629): len = 17425.9, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008178s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (190.7%)

PHY-3001 : Legalized: Len = 18229.2, Over = 0
PHY-3001 : Final: Len = 18229.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 176 to 155
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.133187s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (105.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 153 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 531 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21408, over cnt = 51(0%), over = 65, worst = 3
PHY-1002 : len = 21496, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 21488, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 21720, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1827, tnet num: 529, tinst num: 315, tnode num: 2089, tedge num: 3025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 529 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 262 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.190162s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (123.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.092986s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (100.7%)

PHY-1002 : len = 9904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.593986s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (99.8%)

PHY-1002 : len = 23384, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.115584s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (108.0%)

PHY-1002 : len = 23224, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.038102s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (122.8%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016611s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.9%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.016297s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (191.4%)

PHY-1002 : len = 23208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.012944s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (120.5%)

PHY-1002 : len = 23208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.574515s wall, 0.748805s user + 0.046800s system = 0.795605s CPU (138.5%)

PHY-1002 : len = 54528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54528
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.976481s wall, 3.853225s user + 0.421203s system = 4.274427s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.380501s wall, 4.321228s user + 0.436803s system = 4.758031s CPU (108.6%)

RUN-1004 : used memory is 318 MB, reserved memory is 306 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  550   out of  19600    2.81%
#reg                  114   out of  19600    0.58%
#le                   550
  #lut only           436   out of    550   79.27%
  #reg only             0   out of    550    0.00%
  #lut&reg            114   out of    550   20.73%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 531, pip num: 3977
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 675 valid insts, and 14219 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.488433s wall, 5.756437s user + 0.062400s system = 5.818837s CPU (233.8%)

RUN-1004 : used memory is 327 MB, reserved memory is 315 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.778987s wall, 1.747211s user + 0.046800s system = 1.794012s CPU (100.8%)

RUN-1004 : used memory is 428 MB, reserved memory is 414 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.990649s wall, 0.733205s user + 0.124801s system = 0.858005s CPU (12.3%)

RUN-1004 : used memory is 455 MB, reserved memory is 440 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.537700s wall, 2.589617s user + 0.218401s system = 2.808018s CPU (29.4%)

RUN-1004 : used memory is 330 MB, reserved memory is 306 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 499/4 useful/useless nets, 373/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 471/6 useful/useless nets, 345/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 471/0 useful/useless nets, 345/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          191
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |77     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 511/7 useful/useless nets, 386/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 510/0 useful/useless nets, 385/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 631/0 useful/useless nets, 506/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 630/0 useful/useless nets, 505/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1053/0 useful/useless nets, 928/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.57)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.57)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 326 instances into 177 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 899/0 useful/useless nets, 774/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 63 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 177/414 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  567   out of  19600    2.89%
#reg                  114   out of  19600    0.58%
#le                   567
  #lut only           453   out of    567   79.89%
  #reg only             0   out of    567    0.00%
  #lut&reg            114   out of    567   20.11%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |567   |567   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 326 instances
RUN-1001 : 162 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 539 nets
RUN-1001 : 392 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 324 instances, 284 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1856, tnet num: 537, tinst num: 324, tnode num: 2116, tedge num: 3068.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 537 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 140 clock pins, and constraint 260 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070041s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (89.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 135343
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(630): len = 82192, overlap = 4.5
PHY-3002 : Step(631): len = 56580.2, overlap = 2.25
PHY-3002 : Step(632): len = 40085, overlap = 4.5
PHY-3002 : Step(633): len = 29946.2, overlap = 4.5
PHY-3002 : Step(634): len = 24171.1, overlap = 4.5
PHY-3002 : Step(635): len = 20323.3, overlap = 4.5
PHY-3002 : Step(636): len = 18029.1, overlap = 4.5
PHY-3002 : Step(637): len = 16396.6, overlap = 4.5
PHY-3002 : Step(638): len = 14407.7, overlap = 4.5
PHY-3002 : Step(639): len = 13426, overlap = 4.5
PHY-3002 : Step(640): len = 12723.5, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00026454
PHY-3002 : Step(641): len = 12544.6, overlap = 4.5
PHY-3002 : Step(642): len = 12231, overlap = 0
PHY-3002 : Step(643): len = 12227.3, overlap = 0
PHY-3002 : Step(644): len = 11990.7, overlap = 0
PHY-3002 : Step(645): len = 11940, overlap = 4.5
PHY-3002 : Step(646): len = 11919.6, overlap = 4.5
PHY-3002 : Step(647): len = 11638.1, overlap = 0
PHY-3002 : Step(648): len = 11485.6, overlap = 0
PHY-3002 : Step(649): len = 11391.7, overlap = 0
PHY-3002 : Step(650): len = 11003.6, overlap = 0.75
PHY-3002 : Step(651): len = 10850.7, overlap = 1
PHY-3002 : Step(652): len = 10829.1, overlap = 0.75
PHY-3002 : Step(653): len = 10591.6, overlap = 0.75
PHY-3002 : Step(654): len = 10560.9, overlap = 0.5
PHY-3002 : Step(655): len = 10519.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.58818e-05
PHY-3002 : Step(656): len = 10624.7, overlap = 3
PHY-3002 : Step(657): len = 10620.1, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.17636e-05
PHY-3002 : Step(658): len = 10656, overlap = 3
PHY-3002 : Step(659): len = 10656, overlap = 3
PHY-3002 : Step(660): len = 10622.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.35273e-05
PHY-3002 : Step(661): len = 10879.3, overlap = 3.25
PHY-3002 : Step(662): len = 10879.3, overlap = 3.25
PHY-3002 : Step(663): len = 10788.2, overlap = 3.25
PHY-3002 : Step(664): len = 10808.8, overlap = 3.25
PHY-3002 : Step(665): len = 10839.5, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.09813e-05
PHY-3002 : Step(666): len = 10816.7, overlap = 10.5
PHY-3002 : Step(667): len = 10841.8, overlap = 10.25
PHY-3002 : Step(668): len = 10935.2, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101963
PHY-3002 : Step(669): len = 10994, overlap = 11
PHY-3002 : Step(670): len = 11115.3, overlap = 10.75
PHY-3002 : Step(671): len = 11702.7, overlap = 9.75
PHY-3002 : Step(672): len = 12096.9, overlap = 7
PHY-3002 : Step(673): len = 11836.3, overlap = 7.75
PHY-3002 : Step(674): len = 11877.9, overlap = 6.5
PHY-3002 : Step(675): len = 11929.7, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203925
PHY-3002 : Step(676): len = 12575.3, overlap = 5.75
PHY-3002 : Step(677): len = 13147.7, overlap = 5.25
PHY-3002 : Step(678): len = 14467.3, overlap = 4.75
PHY-3002 : Step(679): len = 13858.5, overlap = 5.5
PHY-3002 : Step(680): len = 13746, overlap = 5.5
PHY-3002 : Step(681): len = 13597.5, overlap = 5.5
PHY-3002 : Step(682): len = 13797.4, overlap = 5.5
PHY-3002 : Step(683): len = 13837.4, overlap = 5.5
PHY-3002 : Step(684): len = 13993.7, overlap = 5.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000407851
PHY-3002 : Step(685): len = 14603.4, overlap = 5.5
PHY-3002 : Step(686): len = 14814.5, overlap = 5.25
PHY-3002 : Step(687): len = 15070.2, overlap = 5
PHY-3002 : Step(688): len = 15119.4, overlap = 4.75
PHY-3002 : Step(689): len = 15127.2, overlap = 4.25
PHY-3002 : Step(690): len = 15152.9, overlap = 4.25
PHY-3002 : Step(691): len = 15158.7, overlap = 4
PHY-3002 : Step(692): len = 15040.4, overlap = 4.5
PHY-3002 : Step(693): len = 15040.4, overlap = 4.5
PHY-3002 : Step(694): len = 14943.5, overlap = 4.75
PHY-3002 : Step(695): len = 14943.5, overlap = 4.75
PHY-3002 : Step(696): len = 14889.4, overlap = 5.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000815701
PHY-3002 : Step(697): len = 15229.3, overlap = 4.5
PHY-3002 : Step(698): len = 15251.4, overlap = 4.5
PHY-3002 : Step(699): len = 15504.2, overlap = 4.25
PHY-3002 : Step(700): len = 15595.8, overlap = 3.5
PHY-3002 : Step(701): len = 15628.8, overlap = 3.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0016314
PHY-3002 : Step(702): len = 15672.5, overlap = 3
PHY-3002 : Step(703): len = 15552, overlap = 3.5
PHY-3002 : Step(704): len = 15453.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016492s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (189.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(705): len = 16780.4, overlap = 4.5
PHY-3002 : Step(706): len = 15973.4, overlap = 7
PHY-3002 : Step(707): len = 15380.4, overlap = 9.75
PHY-3002 : Step(708): len = 15138.2, overlap = 10.75
PHY-3002 : Step(709): len = 15054.9, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00016669
PHY-3002 : Step(710): len = 15132.9, overlap = 11
PHY-3002 : Step(711): len = 15163.1, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000333379
PHY-3002 : Step(712): len = 15557, overlap = 7.25
PHY-3002 : Step(713): len = 15626, overlap = 7.25
PHY-3002 : Step(714): len = 15840.8, overlap = 6.5
PHY-3002 : Step(715): len = 15893.8, overlap = 6.5
PHY-3002 : Step(716): len = 15978, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18172.8, Over = 0
PHY-3001 : Final: Len = 18172.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.438009s wall, 2.059213s user + 0.483603s system = 2.542816s CPU (176.8%)

RUN-1004 : used memory is 312 MB, reserved memory is 292 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 169 to 150
PHY-1001 : Pin misalignment score is improved from 150 to 150
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 150 to 150
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.139684s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 326 instances
RUN-1001 : 162 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 539 nets
RUN-1001 : 392 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21864, over cnt = 47(0%), over = 50, worst = 2
PHY-1002 : len = 22048, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 22048, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 22176, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1856, tnet num: 537, tinst num: 324, tnode num: 2116, tedge num: 3068.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 537 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 140 clock pins, and constraint 260 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.187556s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (99.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.087641s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (89.0%)

PHY-1002 : len = 10448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.603674s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (100.8%)

PHY-1002 : len = 24520, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.242082s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (103.1%)

PHY-1002 : len = 24296, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.154063s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (101.3%)

PHY-1002 : len = 24232, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.090996s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (120.0%)

PHY-1002 : len = 24200, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.046873s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (66.6%)

PHY-1002 : len = 24216, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.027742s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (56.2%)

PHY-1002 : len = 24216, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.023511s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (132.7%)

PHY-1002 : len = 24216, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.020776s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (75.1%)

PHY-1002 : len = 24208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.016041s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.3%)

PHY-1002 : len = 24216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.633675s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (135.4%)

PHY-1002 : len = 54896, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54896
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.183898s wall, 4.134027s user + 0.327602s system = 4.461629s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.593752s wall, 4.570829s user + 0.343202s system = 4.914032s CPU (107.0%)

RUN-1004 : used memory is 319 MB, reserved memory is 307 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  567   out of  19600    2.89%
#reg                  114   out of  19600    0.58%
#le                   567
  #lut only           453   out of    567   79.89%
  #reg only             0   out of    567    0.00%
  #lut&reg            114   out of    567   20.11%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 326
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 539, pip num: 3998
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 697 valid insts, and 14396 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.412918s wall, 6.052839s user + 0.062400s system = 6.115239s CPU (253.4%)

RUN-1004 : used memory is 328 MB, reserved memory is 314 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.867660s wall, 1.794012s user + 0.093601s system = 1.887612s CPU (101.1%)

RUN-1004 : used memory is 430 MB, reserved memory is 414 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.737662s wall, 0.733205s user + 0.639604s system = 1.372809s CPU (20.4%)

RUN-1004 : used memory is 471 MB, reserved memory is 446 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.358986s wall, 2.620817s user + 0.780005s system = 3.400822s CPU (36.3%)

RUN-1004 : used memory is 346 MB, reserved memory is 314 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 500/4 useful/useless nets, 374/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 95 instances.
SYN-1015 : Optimize round 1, 139 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 472/6 useful/useless nets, 346/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 472/0 useful/useless nets, 346/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          191
  #and                 29
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ               6
#MACRO_MUX            120

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |77     |114    |32     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 512/7 useful/useless nets, 387/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 511/0 useful/useless nets, 386/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 632/0 useful/useless nets, 507/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 631/0 useful/useless nets, 506/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 1071/0 useful/useless nets, 946/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.08), #lev = 3 (2.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.57)
SYN-2581 : Mapping with K=4, #lut = 172 (3.01), #lev = 3 (2.57)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 326 instances into 177 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 917/0 useful/useless nets, 792/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 342 adder to BLE ...
SYN-4008 : Packed 342 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 63 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 177/423 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  585   out of  19600    2.98%
#reg                  114   out of  19600    0.58%
#le                   585
  #lut only           471   out of    585   80.51%
  #reg only             0   out of    585    0.00%
  #lut&reg            114   out of    585   19.49%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |585   |585   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 335 instances
RUN-1001 : 171 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 548 nets
RUN-1001 : 402 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 293 slices, 24 macros(204 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1889, tnet num: 546, tinst num: 333, tnode num: 2149, tedge num: 3116.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 546 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 140 clock pins, and constraint 260 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.052691s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (177.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 134297
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(717): len = 84840.3, overlap = 4.5
PHY-3002 : Step(718): len = 55049.9, overlap = 4.5
PHY-3002 : Step(719): len = 38942.2, overlap = 4.5
PHY-3002 : Step(720): len = 31367, overlap = 4.5
PHY-3002 : Step(721): len = 25666.3, overlap = 2.25
PHY-3002 : Step(722): len = 22744.4, overlap = 0
PHY-3002 : Step(723): len = 19346.8, overlap = 0
PHY-3002 : Step(724): len = 16990.3, overlap = 0
PHY-3002 : Step(725): len = 15581, overlap = 0
PHY-3002 : Step(726): len = 14010.7, overlap = 0
PHY-3002 : Step(727): len = 14216.8, overlap = 0
PHY-3002 : Step(728): len = 13461.5, overlap = 0
PHY-3002 : Step(729): len = 13119.5, overlap = 0
PHY-3002 : Step(730): len = 12885.8, overlap = 0
PHY-3002 : Step(731): len = 12663.1, overlap = 0
PHY-3002 : Step(732): len = 12583.5, overlap = 0
PHY-3002 : Step(733): len = 11712.1, overlap = 0
PHY-3002 : Step(734): len = 11243.5, overlap = 4.5
PHY-3002 : Step(735): len = 10840, overlap = 4.5
PHY-3002 : Step(736): len = 10671.7, overlap = 4.5
PHY-3002 : Step(737): len = 10375.8, overlap = 4.75
PHY-3002 : Step(738): len = 10355.5, overlap = 4.75
PHY-3002 : Step(739): len = 10460.6, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5822e-05
PHY-3002 : Step(740): len = 10929.4, overlap = 6
PHY-3002 : Step(741): len = 10908.6, overlap = 6
PHY-3002 : Step(742): len = 10818, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.1644e-05
PHY-3002 : Step(743): len = 10729.7, overlap = 6
PHY-3002 : Step(744): len = 10743, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103288
PHY-3002 : Step(745): len = 10847.2, overlap = 6
PHY-3002 : Step(746): len = 10899, overlap = 6
PHY-3002 : Step(747): len = 11421.5, overlap = 2.75
PHY-3002 : Step(748): len = 11552, overlap = 2
PHY-3002 : Step(749): len = 11314.2, overlap = 2.25
PHY-3002 : Step(750): len = 11287.1, overlap = 2.5
PHY-3002 : Step(751): len = 11128, overlap = 2.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206576
PHY-3002 : Step(752): len = 11204, overlap = 2.75
PHY-3002 : Step(753): len = 11204, overlap = 2.75
PHY-3002 : Step(754): len = 11146.6, overlap = 2.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000413152
PHY-3002 : Step(755): len = 11236.9, overlap = 2.75
PHY-3002 : Step(756): len = 11236.9, overlap = 2.75
PHY-3002 : Step(757): len = 11198.5, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.00073e-05
PHY-3002 : Step(758): len = 11193.5, overlap = 10
PHY-3002 : Step(759): len = 11204.3, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.00147e-05
PHY-3002 : Step(760): len = 11218.4, overlap = 9.5
PHY-3002 : Step(761): len = 11262.5, overlap = 9.5
PHY-3002 : Step(762): len = 11694.1, overlap = 9
PHY-3002 : Step(763): len = 12008.4, overlap = 9.25
PHY-3002 : Step(764): len = 11791.5, overlap = 9
PHY-3002 : Step(765): len = 11743.5, overlap = 8.75
PHY-3002 : Step(766): len = 11708, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120029
PHY-3002 : Step(767): len = 11893.3, overlap = 9
PHY-3002 : Step(768): len = 11979, overlap = 9
PHY-3002 : Step(769): len = 12290.8, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014453s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00165603
PHY-3002 : Step(770): len = 17814.5, overlap = 0.75
PHY-3002 : Step(771): len = 17526.6, overlap = 2
PHY-3002 : Step(772): len = 17213.5, overlap = 5
PHY-3002 : Step(773): len = 16997.1, overlap = 5.25
PHY-3002 : Step(774): len = 16819.7, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00313909
PHY-3002 : Step(775): len = 16967.2, overlap = 5.75
PHY-3002 : Step(776): len = 17011.7, overlap = 5.75
PHY-3002 : Step(777): len = 17018.6, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00627818
PHY-3002 : Step(778): len = 17052.3, overlap = 5.75
PHY-3002 : Step(779): len = 17069.3, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007603s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (205.2%)

PHY-3001 : Legalized: Len = 18116.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 18176.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.150325s wall, 1.466409s user + 0.312002s system = 1.778411s CPU (154.6%)

RUN-1004 : used memory is 331 MB, reserved memory is 298 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 165 to 156
PHY-1001 : Pin misalignment score is improved from 156 to 153
PHY-1001 : Pin misalignment score is improved from 153 to 153
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 153 to 153
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.182606s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (111.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 335 instances
RUN-1001 : 171 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 548 nets
RUN-1001 : 402 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21856, over cnt = 40(0%), over = 49, worst = 4
PHY-1002 : len = 22064, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 22104, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22200, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1889, tnet num: 546, tinst num: 333, tnode num: 2149, tedge num: 3116.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 546 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 140 clock pins, and constraint 260 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.186819s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (116.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.112842s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (96.8%)

PHY-1002 : len = 11592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.620202s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (95.6%)

PHY-1002 : len = 26136, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.176698s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (105.9%)

PHY-1002 : len = 25944, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.060744s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (102.7%)

PHY-1002 : len = 25920, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.040273s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (154.9%)

PHY-1002 : len = 25904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.628381s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (119.2%)

PHY-1002 : len = 58648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58648
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.106487s wall, 3.837625s user + 0.390002s system = 4.227627s CPU (102.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.556970s wall, 4.368028s user + 0.405603s system = 4.773631s CPU (104.8%)

RUN-1004 : used memory is 348 MB, reserved memory is 321 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  585   out of  19600    2.98%
#reg                  114   out of  19600    0.58%
#le                   585
  #lut only           471   out of    585   80.51%
  #reg only             0   out of    585    0.00%
  #lut&reg            114   out of    585   19.49%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 335
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 548, pip num: 4119
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 728 valid insts, and 14782 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.341890s wall, 6.286840s user + 0.015600s system = 6.302440s CPU (269.1%)

RUN-1004 : used memory is 357 MB, reserved memory is 328 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.788676s wall, 1.778411s user + 0.031200s system = 1.809612s CPU (101.2%)

RUN-1004 : used memory is 459 MB, reserved memory is 430 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.856269s wall, 0.639604s user + 0.109201s system = 0.748805s CPU (10.9%)

RUN-1004 : used memory is 479 MB, reserved memory is 450 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.411863s wall, 2.511616s user + 0.187201s system = 2.698817s CPU (28.7%)

RUN-1004 : used memory is 358 MB, reserved memory is 324 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-8007 ERROR: syntax error near 'endmodule' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(61)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(61)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=120000,DATA_DEPTH_B=120000,MODE="SP",INIT_FILE="../mif/300x200.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 610/13 useful/useless nets, 430/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 105 instances.
SYN-1015 : Optimize round 1, 189 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 529/56 useful/useless nets, 352/32 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 37 better
SYN-1014 : Optimize round 3
SYN-1032 : 526/1 useful/useless nets, 349/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 512/14 useful/useless nets, 348/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          181
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               4
#MACRO_MUX            137

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |50     |130    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\300x200.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	1D4C0	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C1	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C2	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C3	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C4	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C5	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C6	:	FF;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1269/7 useful/useless nets, 759/0 useful/useless insts
SYN-1016 : Merged 228 instances.
SYN-2571 : Optimize after map_dsp, round 1, 228 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1023/0 useful/useless nets, 531/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1130/0 useful/useless nets, 654/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/Addr_pipe_b5
SYN-1016 : Merged 9 instances.
SYN-2501 : Optimize round 1, 124 better
SYN-2501 : Optimize round 2
SYN-1032 : 1120/0 useful/useless nets, 644/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 1969/2 useful/useless nets, 1493/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 407 (3.21), #lev = 5 (3.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 407 (3.19), #lev = 5 (3.00)
SYN-2581 : Mapping with K=4, #lut = 407 (3.19), #lev = 5 (3.00)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 830 instances into 413 LUTs, name keeping = 42%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1342/0 useful/useless nets, 1019/51 useful/useless insts
SYN-1015 : Optimize round 1, 51 better
SYN-1014 : Optimize round 2
SYN-1032 : 1342/0 useful/useless nets, 1019/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 135 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 413 LUT to BLE ...
SYN-4008 : Packed 413 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 5 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (5 nodes)...
SYN-4004 : #1: Packed 4 SEQ (11 nodes)...
SYN-4005 : Packed 4 SEQ with LUT/SLICE
SYN-4006 : 279 single LUT's are left
SYN-4006 : 5 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 414/672 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  723   out of  19600    3.69%
#reg                  135   out of  19600    0.69%
#le                   724
  #lut only           589   out of    724   81.35%
  #reg only             1   out of    724    0.14%
  #lut&reg            134   out of    724   18.51%
#dsp                    0   out of     29    0.00%
#bram                  63   out of     64   98.44%
  #bram9k              61
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |724   |723   |135   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.726563s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (82.2%)

RUN-1004 : used memory is 362 MB, reserved memory is 310 MB, peak memory is 781 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 466 instances
RUN-1001 : 181 mslices, 182 lslices, 35 pads, 63 brams, 0 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 824 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 464 instances, 363 slices, 19 macros(155 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4012, tnet num: 997, tinst num: 464, tnode num: 4510, tedge num: 6706.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 288 clock pins, and constraint 498 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101367s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (107.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 313002
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.977776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(780): len = 229901, overlap = 139.5
PHY-3002 : Step(781): len = 190409, overlap = 135
PHY-3002 : Step(782): len = 168838, overlap = 135
PHY-3002 : Step(783): len = 151026, overlap = 139.5
PHY-3002 : Step(784): len = 134821, overlap = 141.75
PHY-3002 : Step(785): len = 119725, overlap = 139.5
PHY-3002 : Step(786): len = 108459, overlap = 139.5
PHY-3002 : Step(787): len = 95780, overlap = 141.75
PHY-3002 : Step(788): len = 83176.9, overlap = 141.75
PHY-3002 : Step(789): len = 73343.2, overlap = 144.5
PHY-3002 : Step(790): len = 63008.3, overlap = 145.75
PHY-3002 : Step(791): len = 53731.4, overlap = 145
PHY-3002 : Step(792): len = 48154.9, overlap = 145.25
PHY-3002 : Step(793): len = 41049.5, overlap = 144.75
PHY-3002 : Step(794): len = 36237.9, overlap = 143.25
PHY-3002 : Step(795): len = 33733.8, overlap = 142.75
PHY-3002 : Step(796): len = 30782.1, overlap = 142
PHY-3002 : Step(797): len = 29401.7, overlap = 141.75
PHY-3002 : Step(798): len = 26941.8, overlap = 143.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.77583e-07
PHY-3002 : Step(799): len = 30976.1, overlap = 146.5
PHY-3002 : Step(800): len = 36119.2, overlap = 139.25
PHY-3002 : Step(801): len = 34836.3, overlap = 134.25
PHY-3002 : Step(802): len = 35048.5, overlap = 130.75
PHY-3002 : Step(803): len = 37684.5, overlap = 125
PHY-3002 : Step(804): len = 38372.6, overlap = 134.25
PHY-3002 : Step(805): len = 38770.9, overlap = 131.5
PHY-3002 : Step(806): len = 38569.8, overlap = 127
PHY-3002 : Step(807): len = 37771, overlap = 131.5
PHY-3002 : Step(808): len = 36866.7, overlap = 131.5
PHY-3002 : Step(809): len = 35732.1, overlap = 132.75
PHY-3002 : Step(810): len = 34762.3, overlap = 133.25
PHY-3002 : Step(811): len = 34362.5, overlap = 133
PHY-3002 : Step(812): len = 34568.5, overlap = 131
PHY-3002 : Step(813): len = 34589.7, overlap = 130.5
PHY-3002 : Step(814): len = 34427.9, overlap = 131.5
PHY-3002 : Step(815): len = 34050.4, overlap = 126.5
PHY-3002 : Step(816): len = 33559.4, overlap = 125.5
PHY-3002 : Step(817): len = 33077.3, overlap = 128
PHY-3002 : Step(818): len = 32774.2, overlap = 129
PHY-3002 : Step(819): len = 32617.5, overlap = 128.75
PHY-3002 : Step(820): len = 32493.4, overlap = 128.5
PHY-3002 : Step(821): len = 32521, overlap = 128.75
PHY-3002 : Step(822): len = 32207, overlap = 129
PHY-3002 : Step(823): len = 31771.5, overlap = 129.25
PHY-3002 : Step(824): len = 31312.6, overlap = 129.5
PHY-3002 : Step(825): len = 31094.4, overlap = 125.75
PHY-3002 : Step(826): len = 30903.4, overlap = 121.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.55517e-06
PHY-3002 : Step(827): len = 34077.5, overlap = 123.75
PHY-3002 : Step(828): len = 35366.1, overlap = 119.75
PHY-3002 : Step(829): len = 35716.9, overlap = 119.5
PHY-3002 : Step(830): len = 35896, overlap = 114.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.11033e-06
PHY-3002 : Step(831): len = 38060.9, overlap = 121.25
PHY-3002 : Step(832): len = 39939.7, overlap = 125
PHY-3002 : Step(833): len = 40807.3, overlap = 120.5
PHY-3002 : Step(834): len = 40995.1, overlap = 122.25
PHY-3002 : Step(835): len = 40727, overlap = 113
PHY-3002 : Step(836): len = 40235.2, overlap = 113.25
PHY-3002 : Step(837): len = 39915.7, overlap = 113.5
PHY-3002 : Step(838): len = 39686.2, overlap = 109
PHY-3002 : Step(839): len = 39544.1, overlap = 113.75
PHY-3002 : Step(840): len = 39569, overlap = 123
PHY-3002 : Step(841): len = 39849.3, overlap = 115.5
PHY-3002 : Step(842): len = 40012.3, overlap = 120.5
PHY-3002 : Step(843): len = 39896.1, overlap = 126
PHY-3002 : Step(844): len = 39743, overlap = 131
PHY-3002 : Step(845): len = 39632.3, overlap = 122
PHY-3002 : Step(846): len = 39509.9, overlap = 121.25
PHY-3002 : Step(847): len = 39506.5, overlap = 116.25
PHY-3002 : Step(848): len = 39486.7, overlap = 114.25
PHY-3002 : Step(849): len = 39361.4, overlap = 102.75
PHY-3002 : Step(850): len = 39095.6, overlap = 107.25
PHY-3002 : Step(851): len = 38878.2, overlap = 104.5
PHY-3002 : Step(852): len = 38725.4, overlap = 104.25
PHY-3002 : Step(853): len = 38587, overlap = 104
PHY-3002 : Step(854): len = 38476.4, overlap = 100
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.22066e-06
PHY-3002 : Step(855): len = 41080.8, overlap = 95.5
PHY-3002 : Step(856): len = 42287.5, overlap = 93
PHY-3002 : Step(857): len = 42777, overlap = 90.75
PHY-3002 : Step(858): len = 43100, overlap = 86.25
PHY-3002 : Step(859): len = 43231.5, overlap = 84
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.24413e-05
PHY-3002 : Step(860): len = 45136.9, overlap = 88.5
PHY-3002 : Step(861): len = 46068.2, overlap = 90.75
PHY-3002 : Step(862): len = 46803.6, overlap = 90.75
PHY-3002 : Step(863): len = 46813.8, overlap = 88.5
PHY-3002 : Step(864): len = 46668.1, overlap = 90.75
PHY-3002 : Step(865): len = 46584.5, overlap = 95.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.48827e-05
PHY-3002 : Step(866): len = 48024.4, overlap = 95
PHY-3002 : Step(867): len = 49012.4, overlap = 92.75
PHY-3002 : Step(868): len = 49803.6, overlap = 92.75
PHY-3002 : Step(869): len = 49977.9, overlap = 83.75
PHY-3002 : Step(870): len = 50127, overlap = 79
PHY-3002 : Step(871): len = 50330.2, overlap = 85.75
PHY-3002 : Step(872): len = 50687.2, overlap = 88
PHY-3002 : Step(873): len = 50916.8, overlap = 88
PHY-3002 : Step(874): len = 51031.2, overlap = 88
PHY-3002 : Step(875): len = 51263.7, overlap = 88
PHY-3002 : Step(876): len = 51349.8, overlap = 88
PHY-3002 : Step(877): len = 51327.2, overlap = 90.25
PHY-3002 : Step(878): len = 51341.6, overlap = 90.25
PHY-3002 : Step(879): len = 51258.4, overlap = 92.5
PHY-3002 : Step(880): len = 51070.2, overlap = 92.5
PHY-3002 : Step(881): len = 51081.7, overlap = 94.75
PHY-3002 : Step(882): len = 51164.6, overlap = 94.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.97653e-05
PHY-3002 : Step(883): len = 51911.4, overlap = 92.5
PHY-3002 : Step(884): len = 52515.6, overlap = 94.75
PHY-3002 : Step(885): len = 52782.3, overlap = 94.75
PHY-3002 : Step(886): len = 52992.3, overlap = 92
PHY-3002 : Step(887): len = 53185.3, overlap = 94.25
PHY-3002 : Step(888): len = 53382.5, overlap = 96.25
PHY-3002 : Step(889): len = 53423.7, overlap = 94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.95306e-05
PHY-3002 : Step(890): len = 53927.6, overlap = 94
PHY-3002 : Step(891): len = 54576.7, overlap = 91.75
PHY-3002 : Step(892): len = 55244.4, overlap = 87.25
PHY-3002 : Step(893): len = 55217.4, overlap = 82.75
PHY-3002 : Step(894): len = 55182.1, overlap = 82.75
PHY-3002 : Step(895): len = 55298.9, overlap = 82.75
PHY-3002 : Step(896): len = 55392, overlap = 82.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000199061
PHY-3002 : Step(897): len = 55617.5, overlap = 80.5
PHY-3002 : Step(898): len = 55893.1, overlap = 82.75
PHY-3002 : Step(899): len = 56422.9, overlap = 82.75
PHY-3002 : Step(900): len = 56578.9, overlap = 82.5
PHY-3002 : Step(901): len = 56667.4, overlap = 82.5
PHY-3002 : Step(902): len = 56783.3, overlap = 78
PHY-3002 : Step(903): len = 56888.6, overlap = 82.5
PHY-3002 : Step(904): len = 57173.1, overlap = 78
PHY-3002 : Step(905): len = 57296.7, overlap = 82.5
PHY-3002 : Step(906): len = 57448.9, overlap = 78
PHY-3002 : Step(907): len = 57595, overlap = 78
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000398122
PHY-3002 : Step(908): len = 57701.5, overlap = 78
PHY-3002 : Step(909): len = 57828.3, overlap = 78
PHY-3002 : Step(910): len = 58110.2, overlap = 78
PHY-3002 : Step(911): len = 58301.3, overlap = 75.75
PHY-3002 : Step(912): len = 58409.8, overlap = 75.25
PHY-3002 : Step(913): len = 58470.2, overlap = 75.25
PHY-3002 : Step(914): len = 58640.3, overlap = 73
PHY-3002 : Step(915): len = 58675.1, overlap = 73
PHY-3002 : Step(916): len = 58767.5, overlap = 73
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000796245
PHY-3002 : Step(917): len = 58813.5, overlap = 73
PHY-3002 : Step(918): len = 58937.3, overlap = 73
PHY-3002 : Step(919): len = 59104.4, overlap = 70.75
PHY-3002 : Step(920): len = 59197.6, overlap = 70.75
PHY-3002 : Step(921): len = 59198.5, overlap = 75.25
PHY-3002 : Step(922): len = 59230.7, overlap = 75.25
PHY-3002 : Step(923): len = 59255, overlap = 75.25
PHY-3002 : Step(924): len = 59315, overlap = 75.25
PHY-3002 : Step(925): len = 59344.7, overlap = 75.25
PHY-3002 : Step(926): len = 59430.1, overlap = 75.25
PHY-3002 : Step(927): len = 59472.3, overlap = 75.25
PHY-3002 : Step(928): len = 59495.7, overlap = 75.25
PHY-3002 : Step(929): len = 59504.3, overlap = 70.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0010371
PHY-3002 : Step(930): len = 59526.4, overlap = 70.75
PHY-3002 : Step(931): len = 59564.9, overlap = 70.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0010849
PHY-3002 : Step(932): len = 59574.7, overlap = 70.75
PHY-3002 : Step(933): len = 59582.3, overlap = 70.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014695s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (212.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16893e-05
PHY-3002 : Step(934): len = 63320.3, overlap = 7
PHY-3002 : Step(935): len = 63151.2, overlap = 6.75
PHY-3002 : Step(936): len = 63106, overlap = 6.25
PHY-3002 : Step(937): len = 63028, overlap = 6
PHY-3002 : Step(938): len = 62969.6, overlap = 6
PHY-3002 : Step(939): len = 62710.5, overlap = 6.25
PHY-3002 : Step(940): len = 62570.9, overlap = 6.25
PHY-3002 : Step(941): len = 62445.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33786e-05
PHY-3002 : Step(942): len = 62443, overlap = 6
PHY-3002 : Step(943): len = 62460.3, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67573e-05
PHY-3002 : Step(944): len = 62493.8, overlap = 6
PHY-3002 : Step(945): len = 62519.4, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.97753e-05
PHY-3002 : Step(946): len = 62579.2, overlap = 13.5
PHY-3002 : Step(947): len = 62652, overlap = 13.25
PHY-3002 : Step(948): len = 63500.8, overlap = 10.25
PHY-3002 : Step(949): len = 63627.4, overlap = 9.5
PHY-3002 : Step(950): len = 63793.4, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.95505e-05
PHY-3002 : Step(951): len = 63944.1, overlap = 10.25
PHY-3002 : Step(952): len = 64004, overlap = 10
PHY-3002 : Step(953): len = 64457.3, overlap = 10
PHY-3002 : Step(954): len = 64637.3, overlap = 9.5
PHY-3002 : Step(955): len = 64696.4, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119101
PHY-3002 : Step(956): len = 64944.3, overlap = 8.25
PHY-3002 : Step(957): len = 64944.3, overlap = 8.25
PHY-3002 : Step(958): len = 64995.4, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041180s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (189.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00510947
PHY-3002 : Step(959): len = 69502.8, overlap = 1.75
PHY-3002 : Step(960): len = 69483.4, overlap = 2
PHY-3002 : Step(961): len = 68170, overlap = 3.75
PHY-3002 : Step(962): len = 68024.7, overlap = 4.5
PHY-3002 : Step(963): len = 67648, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0102189
PHY-3002 : Step(964): len = 67681.1, overlap = 6.25
PHY-3002 : Step(965): len = 67606.2, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0204379
PHY-3002 : Step(966): len = 67614.4, overlap = 6.5
PHY-3002 : Step(967): len = 67611.9, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006848s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 68980.8, Over = 0
PHY-3001 : Final: Len = 68980.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 35 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 424 has valid locations, 14 needs to be replaced
PHY-3001 : design contains 476 instances, 375 slices, 19 macros(155 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4090, tnet num: 1009, tinst num: 476, tnode num: 4630, tedge num: 6814.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 312 clock pins, and constraint 540 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.095703s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69995.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.977041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(968): len = 69897.3, overlap = 0
PHY-3002 : Step(969): len = 69897.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004843s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (322.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.977041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(970): len = 69838.2, overlap = 0.5
PHY-3002 : Step(971): len = 69838.2, overlap = 0.5
PHY-3002 : Step(972): len = 69881.1, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.977041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.19402e-05
PHY-3002 : Step(973): len = 69839.6, overlap = 1.5
PHY-3002 : Step(974): len = 69839.6, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008485s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (367.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.977041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.81916e-05
PHY-3002 : Step(975): len = 69886.8, overlap = 0.5
PHY-3002 : Step(976): len = 69886.8, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006263s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 69923.2, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 70011.2, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  3.640787s wall, 5.444435s user + 1.232408s system = 6.676843s CPU (183.4%)

RUN-1004 : used memory is 384 MB, reserved memory is 332 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 235 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : Pin misalignment score is improved from 213 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : End pin swap;  0.604950s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (105.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 478 instances
RUN-1001 : 181 mslices, 194 lslices, 35 pads, 63 brams, 0 dsps
RUN-1001 : There are total 1011 nets
RUN-1001 : 824 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 85848, over cnt = 142(0%), over = 394, worst = 7
PHY-1002 : len = 87048, over cnt = 82(0%), over = 196, worst = 4
PHY-1002 : len = 88024, over cnt = 73(0%), over = 100, worst = 2
PHY-1002 : len = 89320, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 89848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 90080, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4090, tnet num: 1009, tinst num: 476, tnode num: 4630, tedge num: 6814.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 312 clock pins, and constraint 540 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.736115s wall, 0.858005s user + 0.015600s system = 0.873606s CPU (118.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.091033s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.8%)

PHY-1002 : len = 16568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 14% nets.
PHY-1001 :  0.378539s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (98.9%)

PHY-1002 : len = 31336, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.014743s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.8%)

PHY-1002 : len = 31336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.013765s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (113.3%)

PHY-1002 : len = 31336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.009881s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (157.9%)

PHY-1002 : len = 31336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.008956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 31336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.008253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 31336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 82% nets.
PHY-1001 :  4.826961s wall, 5.335234s user + 0.062400s system = 5.397635s CPU (111.8%)

PHY-1002 : len = 244152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 244152
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.877247s wall, 8.002851s user + 0.468003s system = 8.470854s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.303352s wall, 9.578461s user + 0.499203s system = 10.077665s CPU (108.3%)

RUN-1004 : used memory is 387 MB, reserved memory is 339 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  735   out of  19600    3.75%
#reg                  147   out of  19600    0.75%
#le                   742
  #lut only           595   out of    742   80.19%
  #reg only             7   out of    742    0.94%
  #lut&reg            140   out of    742   18.87%
#dsp                    0   out of     29    0.00%
#bram                  63   out of     64   98.44%
  #bram9k              61
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000110011110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 478
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1011, pip num: 11724
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1421 valid insts, and 32949 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000110011110000000000000000" in  4.747607s wall, 12.292879s user + 0.202801s system = 12.495680s CPU (263.2%)

RUN-1004 : used memory is 395 MB, reserved memory is 346 MB, peak memory is 781 MB
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=120000,DATA_DEPTH_B=120000,MODE="SP",INIT_FILE="../mif/300x200.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 691/13 useful/useless nets, 496/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 121 instances.
SYN-1015 : Optimize round 1, 205 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 626/40 useful/useless nets, 434/48 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 50 better
SYN-1014 : Optimize round 3
SYN-1032 : 626/0 useful/useless nets, 434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          215
  #and                 13
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                48
  #FADD                 0
  #DFF                146
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               4
#MACRO_MULT             1
#MACRO_MUX            185

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |68     |146    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\300x200.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	1D4C0	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C1	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C2	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C3	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C4	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C5	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C6	:	FF;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1383/7 useful/useless nets, 845/0 useful/useless insts
SYN-1016 : Merged 228 instances.
SYN-2571 : Optimize after map_dsp, round 1, 228 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1137/0 useful/useless nets, 617/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1256/0 useful/useless nets, 736/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 1256/0 useful/useless nets, 736/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 2174/2 useful/useless nets, 1654/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 605 (3.52), #lev = 6 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 605 (3.50), #lev = 6 (2.97)
SYN-2581 : Mapping with K=4, #lut = 605 (3.50), #lev = 6 (2.97)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 900 instances into 611 LUTs, name keeping = 34%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1877/0 useful/useless nets, 1357/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 152 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 611 LUT to BLE ...
SYN-4008 : Packed 611 LUT and 146 SEQ to BLE.
SYN-4003 : Packing 6 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (6 nodes)...
SYN-4004 : #1: Packed 5 SEQ (16 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 460 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 612/950 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  977   out of  19600    4.98%
#reg                  152   out of  19600    0.78%
#le                   978
  #lut only           826   out of    978   84.46%
  #reg only             1   out of    978    0.10%
  #lut&reg            151   out of    978   15.44%
#dsp                    1   out of     29    3.45%
#bram                 114   out of     64  178.13%
  #bram9k             112
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |978   |977   |152   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.621041s wall, 1.716011s user + 0.046800s system = 1.762811s CPU (108.7%)

RUN-1004 : used memory is 396 MB, reserved memory is 360 MB, peak memory is 781 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 645 instances
RUN-1001 : 245 mslices, 245 lslices, 35 pads, 114 brams, 1 dsps
RUN-1001 : There are total 1489 nets
RUN-1001 : 1265 nets have 2 pins
RUN-1001 : 118 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
PHY-9013 ERROR: Design's emb number = 114, exceeds the limit 64.
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=120000,DATA_DEPTH_B=120000,MODE="SP",INIT_FILE="../mif/300x200.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: net 'Addr[16]' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[15]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[15]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[16]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[16]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(46)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 657/4 useful/useless nets, 494/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 121 instances.
SYN-1015 : Optimize round 1, 192 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 595/37 useful/useless nets, 432/48 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 50 better
SYN-1014 : Optimize round 3
SYN-1032 : 595/0 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          215
  #and                 13
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                48
  #FADD                 0
  #DFF                146
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               4
#MACRO_MUX            185

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |68     |146    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\300x200.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	1D4C0	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C1	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C2	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C3	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C4	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C5	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C6	:	FF;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1232/7 useful/useless nets, 723/0 useful/useless insts
SYN-1016 : Merged 115 instances.
SYN-2571 : Optimize after map_dsp, round 1, 115 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1099/0 useful/useless nets, 608/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1203/0 useful/useless nets, 712/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     _al_n0_pipe_b0
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 1202/0 useful/useless nets, 711/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 2103/1 useful/useless nets, 1612/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 203 (3.35), #lev = 3 (2.49)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 203 (3.30), #lev = 3 (2.49)
SYN-2581 : Mapping with K=4, #lut = 203 (3.30), #lev = 3 (2.49)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 884 instances into 212 LUTs, name keeping = 83%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 976/0 useful/useless nets, 818/111 useful/useless insts
SYN-1015 : Optimize round 1, 111 better
SYN-1014 : Optimize round 2
SYN-1032 : 976/0 useful/useless nets, 818/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 208 LUT to BLE ...
SYN-4008 : Packed 208 LUT and 146 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 62 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 208/429 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  564   out of  19600    2.88%
#reg                  146   out of  19600    0.74%
#le                   564
  #lut only           418   out of    564   74.11%
  #reg only             0   out of    564    0.00%
  #lut&reg            146   out of    564   25.89%
#dsp                    0   out of     29    0.00%
#bram                   3   out of     64    4.69%
  #bram9k               1
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |564   |564   |146   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.105743s wall, 1.092007s user + 0.046800s system = 1.138807s CPU (103.0%)

RUN-1004 : used memory is 396 MB, reserved memory is 362 MB, peak memory is 781 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 324 instances
RUN-1001 : 141 mslices, 141 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 579 nets
RUN-1001 : 402 nets have 2 pins
RUN-1001 : 126 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 322 instances, 282 slices, 22 macros(178 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2046, tnet num: 577, tinst num: 322, tnode num: 2374, tedge num: 3491.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 170 clock pins, and constraint 328 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059810s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (104.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 159577
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(977): len = 96186.1, overlap = 2.25
PHY-3002 : Step(978): len = 63709.1, overlap = 4.5
PHY-3002 : Step(979): len = 46212.1, overlap = 4.5
PHY-3002 : Step(980): len = 36841.5, overlap = 2.25
PHY-3002 : Step(981): len = 30428.8, overlap = 4.5
PHY-3002 : Step(982): len = 25691.6, overlap = 4.5
PHY-3002 : Step(983): len = 21977.4, overlap = 4.5
PHY-3002 : Step(984): len = 20251.7, overlap = 4.5
PHY-3002 : Step(985): len = 18993.4, overlap = 4.5
PHY-3002 : Step(986): len = 16630.9, overlap = 2.25
PHY-3002 : Step(987): len = 15735.5, overlap = 2.25
PHY-3002 : Step(988): len = 14937.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00264535
PHY-3002 : Step(989): len = 14915.8, overlap = 0
PHY-3002 : Step(990): len = 14592.6, overlap = 0
PHY-3002 : Step(991): len = 14601, overlap = 0
PHY-3002 : Step(992): len = 14553.9, overlap = 0
PHY-3002 : Step(993): len = 14261.4, overlap = 2.25
PHY-3002 : Step(994): len = 13110.1, overlap = 4.5
PHY-3002 : Step(995): len = 12389.5, overlap = 4.5
PHY-3002 : Step(996): len = 11603.1, overlap = 4.5
PHY-3002 : Step(997): len = 11260.5, overlap = 4.5
PHY-3002 : Step(998): len = 10879.8, overlap = 5.5
PHY-3002 : Step(999): len = 10816.1, overlap = 5.5
PHY-3002 : Step(1000): len = 10626, overlap = 5.75
PHY-3002 : Step(1001): len = 10631.2, overlap = 6.5
PHY-3002 : Step(1002): len = 10636.9, overlap = 6.25
PHY-3002 : Step(1003): len = 10255.2, overlap = 6.75
PHY-3002 : Step(1004): len = 10210.7, overlap = 7.25
PHY-3002 : Step(1005): len = 10230.4, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.37547e-06
PHY-3002 : Step(1006): len = 11605, overlap = 6.5
PHY-3002 : Step(1007): len = 11641.7, overlap = 6.5
PHY-3002 : Step(1008): len = 11374.8, overlap = 6.25
PHY-3002 : Step(1009): len = 11316.6, overlap = 6.25
PHY-3002 : Step(1010): len = 11316.6, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47509e-05
PHY-3002 : Step(1011): len = 11260.2, overlap = 6.25
PHY-3002 : Step(1012): len = 11260.2, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95019e-05
PHY-3002 : Step(1013): len = 11267.1, overlap = 6
PHY-3002 : Step(1014): len = 11286.7, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.86324e-06
PHY-3002 : Step(1015): len = 11259.9, overlap = 14.25
PHY-3002 : Step(1016): len = 11259.9, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79137e-05
PHY-3002 : Step(1017): len = 11447.9, overlap = 13
PHY-3002 : Step(1018): len = 11505.6, overlap = 12.5
PHY-3002 : Step(1019): len = 11448.8, overlap = 11.75
PHY-3002 : Step(1020): len = 11485.4, overlap = 11.5
PHY-3002 : Step(1021): len = 11443, overlap = 8
PHY-3002 : Step(1022): len = 11511.4, overlap = 8.25
PHY-3002 : Step(1023): len = 11437.5, overlap = 8
PHY-3002 : Step(1024): len = 11469, overlap = 8.25
PHY-3002 : Step(1025): len = 11490.4, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.58274e-05
PHY-3002 : Step(1026): len = 11449, overlap = 8.25
PHY-3002 : Step(1027): len = 11449, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.30759e-05
PHY-3002 : Step(1028): len = 11671.1, overlap = 8.5
PHY-3002 : Step(1029): len = 11722.5, overlap = 8.5
PHY-3002 : Step(1030): len = 11937.1, overlap = 8.75
PHY-3002 : Step(1031): len = 12108.3, overlap = 9
PHY-3002 : Step(1032): len = 12281.5, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020426s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (229.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00163317
PHY-3002 : Step(1033): len = 16938.4, overlap = 3.5
PHY-3002 : Step(1034): len = 16530.8, overlap = 5
PHY-3002 : Step(1035): len = 16471.6, overlap = 6
PHY-3002 : Step(1036): len = 16363.7, overlap = 5.75
PHY-3002 : Step(1037): len = 15935.4, overlap = 7.75
PHY-3002 : Step(1038): len = 15683.1, overlap = 7
PHY-3002 : Step(1039): len = 15555.2, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00238794
PHY-3002 : Step(1040): len = 15762.2, overlap = 9
PHY-3002 : Step(1041): len = 15755.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00477587
PHY-3002 : Step(1042): len = 15820.7, overlap = 9
PHY-3002 : Step(1043): len = 15840.9, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007619s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17304.8, Over = 0
PHY-3001 : Final: Len = 17304.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.106880s wall, 1.903212s user + 0.265202s system = 2.168414s CPU (195.9%)

RUN-1004 : used memory is 399 MB, reserved memory is 364 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 232 to 210
PHY-1001 : Pin misalignment score is improved from 210 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.149180s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (104.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 324 instances
RUN-1001 : 141 mslices, 141 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 579 nets
RUN-1001 : 402 nets have 2 pins
RUN-1001 : 126 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19776, over cnt = 39(0%), over = 57, worst = 4
PHY-1002 : len = 19920, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 19968, over cnt = 17(0%), over = 21, worst = 2
PHY-1002 : len = 20288, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2046, tnet num: 577, tinst num: 322, tnode num: 2374, tedge num: 3491.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 577 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 170 clock pins, and constraint 328 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.200986s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (124.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.090322s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (103.6%)

PHY-1002 : len = 12712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.560264s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (100.2%)

PHY-1002 : len = 27056, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.185236s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (109.5%)

PHY-1002 : len = 26832, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.037635s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (124.4%)

PHY-1002 : len = 26824, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.015298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 26824, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.030484s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (51.2%)

PHY-1002 : len = 26784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 :  0.556297s wall, 0.639604s user + 0.031200s system = 0.670804s CPU (120.6%)

PHY-1002 : len = 64744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 64744
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.657291s wall, 3.588023s user + 0.249602s system = 3.837625s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.087351s wall, 4.056026s user + 0.265202s system = 4.321228s CPU (105.7%)

RUN-1004 : used memory is 381 MB, reserved memory is 334 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  564   out of  19600    2.88%
#reg                  146   out of  19600    0.74%
#le                   564
  #lut only           418   out of    564   74.11%
  #reg only             0   out of    564    0.00%
  #lut&reg            146   out of    564   25.89%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000001000110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 324
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 579, pip num: 4475
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 721 valid insts, and 15589 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000001000110000000000000000" in  2.282453s wall, 5.896838s user + 0.062400s system = 5.959238s CPU (261.1%)

RUN-1004 : used memory is 390 MB, reserved memory is 342 MB, peak memory is 781 MB
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=120000,DATA_DEPTH_B=120000,MODE="SP",INIT_FILE="../mif/300x200.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 710/4 useful/useless nets, 546/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 138 instances.
SYN-1015 : Optimize round 1, 226 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 599/87 useful/useless nets, 435/49 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 596/1 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 596/0 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                49
  #FADD                 0
  #DFF                147
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               4
#MACRO_MUX            186

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |67     |147    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\300x200.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	1D4C0	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C1	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C2	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C3	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C4	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C5	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C6	:	FF;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1353/7 useful/useless nets, 843/0 useful/useless insts
SYN-1016 : Merged 228 instances.
SYN-2571 : Optimize after map_dsp, round 1, 228 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1107/0 useful/useless nets, 615/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1226/0 useful/useless nets, 734/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 1226/0 useful/useless nets, 734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 2093/2 useful/useless nets, 1601/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 606 (3.52), #lev = 6 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 606 (3.50), #lev = 6 (2.97)
SYN-2581 : Mapping with K=4, #lut = 606 (3.50), #lev = 6 (2.97)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 901 instances into 612 LUTs, name keeping = 34%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1797/0 useful/useless nets, 1305/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 153 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 612 LUT to BLE ...
SYN-4008 : Packed 612 LUT and 147 SEQ to BLE.
SYN-4003 : Packing 6 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (6 nodes)...
SYN-4004 : #1: Packed 5 SEQ (33 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 460 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 613/927 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  932   out of  19600    4.76%
#reg                  153   out of  19600    0.78%
#le                   933
  #lut only           780   out of    933   83.60%
  #reg only             1   out of    933    0.11%
  #lut&reg            152   out of    933   16.29%
#dsp                    0   out of     29    0.00%
#bram                 114   out of     64  178.13%
  #bram9k             112
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |933   |932   |153   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.551959s wall, 1.544410s user + 0.031200s system = 1.575610s CPU (101.5%)

RUN-1004 : used memory is 394 MB, reserved memory is 349 MB, peak memory is 781 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 621 instances
RUN-1001 : 233 mslices, 234 lslices, 35 pads, 114 brams, 0 dsps
RUN-1001 : There are total 1424 nets
RUN-1001 : 1217 nets have 2 pins
RUN-1001 : 117 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
PHY-9013 ERROR: Design's emb number = 114, exceeds the limit 64.
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=120000,DATA_DEPTH_B=120000,MODE="SP",INIT_FILE="../mif/300x200.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 710/4 useful/useless nets, 546/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 138 instances.
SYN-1015 : Optimize round 1, 226 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 599/87 useful/useless nets, 435/49 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 596/1 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 596/0 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                49
  #FADD                 0
  #DFF                147
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               4
#MACRO_MUX            186

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |67     |147    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\300x200.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	1D4C0	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C1	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C2	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C3	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C4	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C5	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C6	:	FF;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1353/7 useful/useless nets, 843/0 useful/useless insts
SYN-1016 : Merged 228 instances.
SYN-2571 : Optimize after map_dsp, round 1, 228 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1107/0 useful/useless nets, 615/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1226/0 useful/useless nets, 734/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 1226/0 useful/useless nets, 734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 2093/2 useful/useless nets, 1601/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 606 (3.52), #lev = 6 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 606 (3.50), #lev = 6 (2.97)
SYN-2581 : Mapping with K=4, #lut = 606 (3.50), #lev = 6 (2.97)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 901 instances into 612 LUTs, name keeping = 34%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1797/0 useful/useless nets, 1305/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 153 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 612 LUT to BLE ...
SYN-4008 : Packed 612 LUT and 147 SEQ to BLE.
SYN-4003 : Packing 6 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (6 nodes)...
SYN-4004 : #1: Packed 5 SEQ (33 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 460 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 613/927 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  932   out of  19600    4.76%
#reg                  153   out of  19600    0.78%
#le                   933
  #lut only           780   out of    933   83.60%
  #reg only             1   out of    933    0.11%
  #lut&reg            152   out of    933   16.29%
#dsp                    0   out of     29    0.00%
#bram                 114   out of     64  178.13%
  #bram9k             112
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |933   |932   |153   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.473057s wall, 1.497610s user + 0.046800s system = 1.544410s CPU (104.8%)

RUN-1004 : used memory is 395 MB, reserved memory is 350 MB, peak memory is 781 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 621 instances
RUN-1001 : 233 mslices, 234 lslices, 35 pads, 114 brams, 0 dsps
RUN-1001 : There are total 1424 nets
RUN-1001 : 1217 nets have 2 pins
RUN-1001 : 117 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
PHY-9013 ERROR: Design's emb number = 114, exceeds the limit 64.
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=120000,DATA_DEPTH_B=120000,MODE="SP",INIT_FILE="../mif/300x200.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 710/4 useful/useless nets, 546/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 138 instances.
SYN-1015 : Optimize round 1, 226 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 599/87 useful/useless nets, 435/49 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 596/1 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 596/0 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                49
  #FADD                 0
  #DFF                147
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               4
#MACRO_MUX            186

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |67     |147    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\300x200.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	1D4C0	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C1	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C2	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C3	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C4	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C5	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C6	:	FF;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1353/7 useful/useless nets, 843/0 useful/useless insts
SYN-1016 : Merged 228 instances.
SYN-2571 : Optimize after map_dsp, round 1, 228 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1107/0 useful/useless nets, 615/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1226/0 useful/useless nets, 734/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 1226/0 useful/useless nets, 734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 2093/2 useful/useless nets, 1601/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 606 (3.52), #lev = 6 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 606 (3.50), #lev = 6 (2.97)
SYN-2581 : Mapping with K=4, #lut = 606 (3.50), #lev = 6 (2.97)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 901 instances into 612 LUTs, name keeping = 34%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1797/0 useful/useless nets, 1305/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 153 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 612 LUT to BLE ...
SYN-4008 : Packed 612 LUT and 147 SEQ to BLE.
SYN-4003 : Packing 6 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (6 nodes)...
SYN-4004 : #1: Packed 5 SEQ (33 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 460 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 613/927 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  932   out of  19600    4.76%
#reg                  153   out of  19600    0.78%
#le                   933
  #lut only           780   out of    933   83.60%
  #reg only             1   out of    933    0.11%
  #lut&reg            152   out of    933   16.29%
#dsp                    0   out of     29    0.00%
#bram                 114   out of     64  178.13%
  #bram9k             112
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |933   |932   |153   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.477862s wall, 1.497610s user + 0.046800s system = 1.544410s CPU (104.5%)

RUN-1004 : used memory is 395 MB, reserved memory is 351 MB, peak memory is 781 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 621 instances
RUN-1001 : 233 mslices, 234 lslices, 35 pads, 114 brams, 0 dsps
RUN-1001 : There are total 1424 nets
RUN-1001 : 1217 nets have 2 pins
RUN-1001 : 117 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
PHY-9013 ERROR: Design's emb number = 114, exceeds the limit 64.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-9013 ERROR: Design's emb number = 114, exceeds the limit 64.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-9013 ERROR: Design's emb number = 114, exceeds the limit 64.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-9013 ERROR: Design's emb number = 114, exceeds the limit 64.
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=120000,DATA_DEPTH_B=120000,MODE="SP",INIT_FILE="../mif/300x200.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 710/4 useful/useless nets, 546/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 138 instances.
SYN-1015 : Optimize round 1, 226 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 599/87 useful/useless nets, 435/49 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 596/1 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 596/0 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                49
  #FADD                 0
  #DFF                147
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               4
#MACRO_MUX            186

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |67     |147    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\300x200.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	1D4C0	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C1	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C2	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C3	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C4	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C5	:	FF;" address out of range
SYN-6521 WARNING: "	1D4C6	:	FF;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1353/7 useful/useless nets, 843/0 useful/useless insts
SYN-1016 : Merged 228 instances.
SYN-2571 : Optimize after map_dsp, round 1, 228 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1107/0 useful/useless nets, 615/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1226/0 useful/useless nets, 734/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 1226/0 useful/useless nets, 734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 2093/2 useful/useless nets, 1601/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 606 (3.52), #lev = 6 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 606 (3.50), #lev = 6 (2.97)
SYN-2581 : Mapping with K=4, #lut = 606 (3.50), #lev = 6 (2.97)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 901 instances into 612 LUTs, name keeping = 34%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1797/0 useful/useless nets, 1305/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 153 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 612 LUT to BLE ...
SYN-4008 : Packed 612 LUT and 147 SEQ to BLE.
SYN-4003 : Packing 6 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (6 nodes)...
SYN-4004 : #1: Packed 5 SEQ (33 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 460 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 613/927 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  932   out of  19600    4.76%
#reg                  153   out of  19600    0.78%
#le                   933
  #lut only           780   out of    933   83.60%
  #reg only             1   out of    933    0.11%
  #lut&reg            152   out of    933   16.29%
#dsp                    0   out of     29    0.00%
#bram                 114   out of     64  178.13%
  #bram9k             112
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |933   |932   |153   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.466261s wall, 1.544410s user + 0.015600s system = 1.560010s CPU (106.4%)

RUN-1004 : used memory is 397 MB, reserved memory is 353 MB, peak memory is 781 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 621 instances
RUN-1001 : 233 mslices, 234 lslices, 35 pads, 114 brams, 0 dsps
RUN-1001 : There are total 1424 nets
RUN-1001 : 1217 nets have 2 pins
RUN-1001 : 117 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
PHY-9013 ERROR: Design's emb number = 114, exceeds the limit 64.
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=120000,DATA_DEPTH_B=120000,MODE="SP",INIT_FILE="../mif/300x200.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "RGBData[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5014 WARNING: the net's pin: pin "RGBData[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "RGBData[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5014 WARNING: the net's pin: pin "RGBData[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "RGBData[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5014 WARNING: the net's pin: pin "RGBData[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "RGBData[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5014 WARNING: the net's pin: pin "RGBData[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "RGBData[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5014 WARNING: the net's pin: pin "RGBData[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "RGBData[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5014 WARNING: the net's pin: pin "RGBData[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "RGBData[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5014 WARNING: the net's pin: pin "RGBData[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "RGBData[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5014 WARNING: the net's pin: pin "RGBData[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 558/114 useful/useless nets, 417/87 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 342 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 510/38 useful/useless nets, 369/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 510/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          180
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ               4
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |49     |130    |25     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 550/7 useful/useless nets, 410/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 536/0 useful/useless nets, 403/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 656/0 useful/useless nets, 523/0 useful/useless insts
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-1032 : 656/0 useful/useless nets, 523/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 1011/0 useful/useless nets, 878/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 177 (3.35), #lev = 3 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 177 (3.29), #lev = 3 (2.56)
SYN-2581 : Mapping with K=4, #lut = 177 (3.29), #lev = 3 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 333 instances into 182 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 854/0 useful/useless nets, 721/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 182 LUT to BLE ...
SYN-4008 : Packed 182 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 52 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 182/378 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  492   out of  19600    2.51%
#reg                  130   out of  19600    0.66%
#le                   492
  #lut only           362   out of    492   73.58%
  #reg only             0   out of    492    0.00%
  #lut&reg            130   out of    492   26.42%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |492   |492   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 287 instances
RUN-1001 : 123 mslices, 123 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 511 nets
RUN-1001 : 353 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 285 instances, 246 slices, 19 macros(155 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1800, tnet num: 509, tinst num: 285, tnode num: 2094, tedge num: 3069.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 509 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 152 clock pins, and constraint 294 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.054145s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (115.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 133668
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1044): len = 82266.1, overlap = 2.25
PHY-3002 : Step(1045): len = 59297.5, overlap = 2.25
PHY-3002 : Step(1046): len = 44885.2, overlap = 0
PHY-3002 : Step(1047): len = 35075.2, overlap = 2.25
PHY-3002 : Step(1048): len = 28624.4, overlap = 2.25
PHY-3002 : Step(1049): len = 25098.4, overlap = 2.25
PHY-3002 : Step(1050): len = 22201.2, overlap = 2.25
PHY-3002 : Step(1051): len = 19618, overlap = 2.25
PHY-3002 : Step(1052): len = 17604.2, overlap = 2.25
PHY-3002 : Step(1053): len = 16583.7, overlap = 2.25
PHY-3002 : Step(1054): len = 16459.9, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00157398
PHY-3002 : Step(1055): len = 16573.1, overlap = 2.25
PHY-3002 : Step(1056): len = 15669.4, overlap = 2.25
PHY-3002 : Step(1057): len = 15410.3, overlap = 2.25
PHY-3002 : Step(1058): len = 15134.5, overlap = 0
PHY-3002 : Step(1059): len = 14133, overlap = 0
PHY-3002 : Step(1060): len = 13361.7, overlap = 0
PHY-3002 : Step(1061): len = 12515.5, overlap = 0
PHY-3002 : Step(1062): len = 12060.2, overlap = 0
PHY-3002 : Step(1063): len = 11358.4, overlap = 0
PHY-3002 : Step(1064): len = 11254.1, overlap = 0
PHY-3002 : Step(1065): len = 10927.1, overlap = 0
PHY-3002 : Step(1066): len = 10515.5, overlap = 2.25
PHY-3002 : Step(1067): len = 10471.9, overlap = 2.25
PHY-3002 : Step(1068): len = 10089.8, overlap = 2.25
PHY-3002 : Step(1069): len = 9683.6, overlap = 0
PHY-3002 : Step(1070): len = 9590.3, overlap = 0
PHY-3002 : Step(1071): len = 9389.3, overlap = 0
PHY-3002 : Step(1072): len = 9389.3, overlap = 0
PHY-3002 : Step(1073): len = 9287, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005905s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.09496e-05
PHY-3002 : Step(1074): len = 9309.1, overlap = 3.75
PHY-3002 : Step(1075): len = 9309.1, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.18991e-05
PHY-3002 : Step(1076): len = 9330.1, overlap = 3.75
PHY-3002 : Step(1077): len = 9330.1, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123798
PHY-3002 : Step(1078): len = 9538.8, overlap = 3.5
PHY-3002 : Step(1079): len = 9584.2, overlap = 3.5
PHY-3002 : Step(1080): len = 9834.2, overlap = 3.5
PHY-3002 : Step(1081): len = 10038, overlap = 3.5
PHY-3002 : Step(1082): len = 10220.3, overlap = 3.5
PHY-3002 : Step(1083): len = 10127.9, overlap = 3.5
PHY-3002 : Step(1084): len = 10039.1, overlap = 3.5
PHY-3002 : Step(1085): len = 10039.1, overlap = 3.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000247597
PHY-3002 : Step(1086): len = 9988.4, overlap = 3.5
PHY-3002 : Step(1087): len = 9988.4, overlap = 3.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000495193
PHY-3002 : Step(1088): len = 9971.8, overlap = 3.5
PHY-3002 : Step(1089): len = 9984.1, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.75591e-05
PHY-3002 : Step(1090): len = 10023, overlap = 12
PHY-3002 : Step(1091): len = 10023, overlap = 12
PHY-3002 : Step(1092): len = 9866.1, overlap = 12
PHY-3002 : Step(1093): len = 9866.1, overlap = 12
PHY-3002 : Step(1094): len = 9846.7, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.51182e-05
PHY-3002 : Step(1095): len = 9991.4, overlap = 11.25
PHY-3002 : Step(1096): len = 10188, overlap = 10
PHY-3002 : Step(1097): len = 10465, overlap = 10.5
PHY-3002 : Step(1098): len = 10697.9, overlap = 9
PHY-3002 : Step(1099): len = 10781.4, overlap = 8.75
PHY-3002 : Step(1100): len = 10399, overlap = 8.5
PHY-3002 : Step(1101): len = 10270.4, overlap = 7.75
PHY-3002 : Step(1102): len = 10207.1, overlap = 6.25
PHY-3002 : Step(1103): len = 9941.9, overlap = 6.25
PHY-3002 : Step(1104): len = 9923.1, overlap = 6.5
PHY-3002 : Step(1105): len = 9909.2, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110236
PHY-3002 : Step(1106): len = 10065.4, overlap = 6.25
PHY-3002 : Step(1107): len = 10129.2, overlap = 6.25
PHY-3002 : Step(1108): len = 10382.5, overlap = 4.75
PHY-3002 : Step(1109): len = 10485.2, overlap = 4.5
PHY-3002 : Step(1110): len = 10528.4, overlap = 5
PHY-3002 : Step(1111): len = 10441.2, overlap = 4.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000220473
PHY-3002 : Step(1112): len = 10842.9, overlap = 4.5
PHY-3002 : Step(1113): len = 11345.8, overlap = 5
PHY-3002 : Step(1114): len = 11483.9, overlap = 5
PHY-3002 : Step(1115): len = 11428.7, overlap = 5
PHY-3002 : Step(1116): len = 11195.1, overlap = 4.25
PHY-3002 : Step(1117): len = 11195.1, overlap = 4.25
PHY-3002 : Step(1118): len = 11313.2, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021115s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (221.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00476973
PHY-3002 : Step(1119): len = 15611.1, overlap = 0.75
PHY-3002 : Step(1120): len = 15283.5, overlap = 2.25
PHY-3002 : Step(1121): len = 14868, overlap = 2.5
PHY-3002 : Step(1122): len = 14427.4, overlap = 4.25
PHY-3002 : Step(1123): len = 14419.4, overlap = 4.5
PHY-3002 : Step(1124): len = 14330.2, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00953946
PHY-3002 : Step(1125): len = 14238.2, overlap = 4
PHY-3002 : Step(1126): len = 14238.2, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0186147
PHY-3002 : Step(1127): len = 14294, overlap = 3.75
PHY-3002 : Step(1128): len = 14274.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008672s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15207.2, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 15279.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.361097s wall, 2.121614s user + 0.733205s system = 2.854818s CPU (209.7%)

RUN-1004 : used memory is 400 MB, reserved memory is 357 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 193 to 177
PHY-1001 : Pin misalignment score is improved from 177 to 179
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 179 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 178
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.120419s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (116.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 287 instances
RUN-1001 : 123 mslices, 123 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 511 nets
RUN-1001 : 353 nets have 2 pins
RUN-1001 : 108 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 17960, over cnt = 42(0%), over = 60, worst = 5
PHY-1002 : len = 18096, over cnt = 16(0%), over = 25, worst = 4
PHY-1002 : len = 18152, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 18472, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1800, tnet num: 509, tinst num: 285, tnode num: 2094, tedge num: 3069.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 509 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 152 clock pins, and constraint 294 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.188325s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (116.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.092136s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (101.6%)

PHY-1002 : len = 10784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.560290s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (100.2%)

PHY-1002 : len = 26544, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.151583s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (92.6%)

PHY-1002 : len = 26328, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.062141s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.4%)

PHY-1002 : len = 26288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.040207s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (155.2%)

PHY-1002 : len = 26256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.019208s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (162.4%)

PHY-1002 : len = 26256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.020027s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.9%)

PHY-1002 : len = 26264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.556013s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (109.4%)

PHY-1002 : len = 57080, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 57080
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.703876s wall, 3.400822s user + 0.390002s system = 3.790824s CPU (102.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.092431s wall, 3.822024s user + 0.421203s system = 4.243227s CPU (103.7%)

RUN-1004 : used memory is 381 MB, reserved memory is 332 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  492   out of  19600    2.51%
#reg                  130   out of  19600    0.66%
#le                   492
  #lut only           362   out of    492   73.58%
  #reg only             0   out of    492    0.00%
  #lut&reg            130   out of    492   26.42%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 287
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 511, pip num: 3931
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 737 valid insts, and 13620 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.475614s wall, 6.255640s user + 0.031200s system = 6.286840s CPU (254.0%)

RUN-1004 : used memory is 389 MB, reserved memory is 340 MB, peak memory is 781 MB
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 698/16 useful/useless nets, 536/10 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 134 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 591/83 useful/useless nets, 429/47 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 588/1 useful/useless nets, 426/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 588/0 useful/useless nets, 426/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          212
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                47
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               4
#MACRO_MUX            184

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |65     |145    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 695/7 useful/useless nets, 541/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 664/0 useful/useless nets, 510/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 783/0 useful/useless nets, 629/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 783/0 useful/useless nets, 629/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 1168/2 useful/useless nets, 1014/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 222 (3.39), #lev = 3 (2.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 222 (3.34), #lev = 3 (2.52)
SYN-2581 : Mapping with K=4, #lut = 222 (3.34), #lev = 3 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 402 instances into 228 LUTs, name keeping = 79%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 987/0 useful/useless nets, 833/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 228 LUT to BLE ...
SYN-4008 : Packed 228 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (17 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 81 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 228/461 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  546   out of  19600    2.79%
#reg                  147   out of  19600    0.75%
#le                   546
  #lut only           399   out of    546   73.08%
  #reg only             0   out of    546    0.00%
  #lut&reg            147   out of    546   26.92%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |546   |546   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 347 instances
RUN-1001 : 137 mslices, 136 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 617 nets
RUN-1001 : 444 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 345 instances, 273 slices, 20 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2665, tnet num: 615, tinst num: 345, tnode num: 3096, tedge num: 4651.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 431 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.066692s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (140.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173609
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1129): len = 117805, overlap = 72
PHY-3002 : Step(1130): len = 83839.9, overlap = 76.5
PHY-3002 : Step(1131): len = 65333.4, overlap = 69.75
PHY-3002 : Step(1132): len = 54710.9, overlap = 72
PHY-3002 : Step(1133): len = 47460.9, overlap = 74.25
PHY-3002 : Step(1134): len = 36617.6, overlap = 74.25
PHY-3002 : Step(1135): len = 30855.9, overlap = 74.25
PHY-3002 : Step(1136): len = 27234.7, overlap = 74.25
PHY-3002 : Step(1137): len = 23147.4, overlap = 76.5
PHY-3002 : Step(1138): len = 21002.3, overlap = 74.25
PHY-3002 : Step(1139): len = 18824.5, overlap = 76.5
PHY-3002 : Step(1140): len = 17431.2, overlap = 76.5
PHY-3002 : Step(1141): len = 16482.5, overlap = 76.5
PHY-3002 : Step(1142): len = 15443.6, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32151e-06
PHY-3002 : Step(1143): len = 16366.4, overlap = 76.5
PHY-3002 : Step(1144): len = 18055.5, overlap = 72
PHY-3002 : Step(1145): len = 16674.9, overlap = 74.25
PHY-3002 : Step(1146): len = 16717.6, overlap = 69.75
PHY-3002 : Step(1147): len = 17722.4, overlap = 63
PHY-3002 : Step(1148): len = 17479.3, overlap = 58.5
PHY-3002 : Step(1149): len = 17313.1, overlap = 56.25
PHY-3002 : Step(1150): len = 16828, overlap = 58.5
PHY-3002 : Step(1151): len = 16171.2, overlap = 54
PHY-3002 : Step(1152): len = 15792.7, overlap = 54
PHY-3002 : Step(1153): len = 15731.9, overlap = 65.5
PHY-3002 : Step(1154): len = 15193.2, overlap = 65.5
PHY-3002 : Step(1155): len = 15054, overlap = 65.75
PHY-3002 : Step(1156): len = 14944.7, overlap = 61.5
PHY-3002 : Step(1157): len = 14971.6, overlap = 61.5
PHY-3002 : Step(1158): len = 15053.4, overlap = 61.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.64303e-06
PHY-3002 : Step(1159): len = 15414.2, overlap = 61.5
PHY-3002 : Step(1160): len = 15963.1, overlap = 61.5
PHY-3002 : Step(1161): len = 16229.1, overlap = 52.5
PHY-3002 : Step(1162): len = 16381.4, overlap = 54.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.28606e-06
PHY-3002 : Step(1163): len = 16941.3, overlap = 52.25
PHY-3002 : Step(1164): len = 17307.8, overlap = 52.5
PHY-3002 : Step(1165): len = 17497.9, overlap = 50.25
PHY-3002 : Step(1166): len = 17349.1, overlap = 52.5
PHY-3002 : Step(1167): len = 17263.8, overlap = 52.5
PHY-3002 : Step(1168): len = 17192.6, overlap = 52.5
PHY-3002 : Step(1169): len = 17325.5, overlap = 66.25
PHY-3002 : Step(1170): len = 17362.8, overlap = 61.75
PHY-3002 : Step(1171): len = 16913.5, overlap = 57.25
PHY-3002 : Step(1172): len = 16704.7, overlap = 55
PHY-3002 : Step(1173): len = 16555.6, overlap = 55
PHY-3002 : Step(1174): len = 16616.5, overlap = 57.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.05721e-05
PHY-3002 : Step(1175): len = 17077.9, overlap = 50.5
PHY-3002 : Step(1176): len = 17388.9, overlap = 50.5
PHY-3002 : Step(1177): len = 17428.3, overlap = 43.75
PHY-3002 : Step(1178): len = 17504.1, overlap = 48.25
PHY-3002 : Step(1179): len = 17580.3, overlap = 50.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.11442e-05
PHY-3002 : Step(1180): len = 17922.6, overlap = 52.75
PHY-3002 : Step(1181): len = 18100.1, overlap = 52.75
PHY-3002 : Step(1182): len = 18086.3, overlap = 52.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007700s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.56514e-05
PHY-3002 : Step(1183): len = 21329.6, overlap = 3.25
PHY-3002 : Step(1184): len = 21163, overlap = 3.25
PHY-3002 : Step(1185): len = 21075.2, overlap = 3
PHY-3002 : Step(1186): len = 21107.4, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.13028e-05
PHY-3002 : Step(1187): len = 21096.1, overlap = 3
PHY-3002 : Step(1188): len = 21096.1, overlap = 3
PHY-3002 : Step(1189): len = 21076.7, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142606
PHY-3002 : Step(1190): len = 21403.1, overlap = 3
PHY-3002 : Step(1191): len = 21403.1, overlap = 3
PHY-3002 : Step(1192): len = 21323.8, overlap = 3
PHY-3002 : Step(1193): len = 21337.6, overlap = 3
PHY-3002 : Step(1194): len = 21540, overlap = 3.5
PHY-3002 : Step(1195): len = 21713.3, overlap = 3.75
PHY-3002 : Step(1196): len = 21546, overlap = 3.75
PHY-3002 : Step(1197): len = 21465.1, overlap = 3.75
PHY-3002 : Step(1198): len = 21418.5, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000285211
PHY-3002 : Step(1199): len = 21401.4, overlap = 3.75
PHY-3002 : Step(1200): len = 21401.4, overlap = 3.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000570422
PHY-3002 : Step(1201): len = 21583.4, overlap = 3.75
PHY-3002 : Step(1202): len = 21583.4, overlap = 3.75
PHY-3002 : Step(1203): len = 21515.6, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36251e-05
PHY-3002 : Step(1204): len = 21531.3, overlap = 9.5
PHY-3002 : Step(1205): len = 21556.6, overlap = 9.25
PHY-3002 : Step(1206): len = 21567.7, overlap = 8.25
PHY-3002 : Step(1207): len = 21607.4, overlap = 7.25
PHY-3002 : Step(1208): len = 21743.5, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.72501e-05
PHY-3002 : Step(1209): len = 21762, overlap = 5.5
PHY-3002 : Step(1210): len = 21849.5, overlap = 5.5
PHY-3002 : Step(1211): len = 21929.4, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.45003e-05
PHY-3002 : Step(1212): len = 22327.3, overlap = 5.5
PHY-3002 : Step(1213): len = 22567, overlap = 6.25
PHY-3002 : Step(1214): len = 23132.5, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024439s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (127.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0312488
PHY-3002 : Step(1215): len = 29052.9, overlap = 0
PHY-3002 : Step(1216): len = 27784.9, overlap = 1.25
PHY-3002 : Step(1217): len = 27653, overlap = 3.25
PHY-3002 : Step(1218): len = 27422.9, overlap = 3.25
PHY-3002 : Step(1219): len = 27086.8, overlap = 3.75
PHY-3002 : Step(1220): len = 27009.6, overlap = 3.75
PHY-3002 : Step(1221): len = 26970.8, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0517018
PHY-3002 : Step(1222): len = 27048.9, overlap = 4
PHY-3002 : Step(1223): len = 27070.3, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28260.4, Over = 0
PHY-3001 : Final: Len = 28260.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.598456s wall, 2.730018s user + 0.343202s system = 3.073220s CPU (192.3%)

RUN-1004 : used memory is 400 MB, reserved memory is 355 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 215 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 190
PHY-1001 : Pin misalignment score is improved from 190 to 190
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 190 to 190
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.134295s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (92.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 347 instances
RUN-1001 : 137 mslices, 136 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 617 nets
RUN-1001 : 444 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 37984, over cnt = 72(0%), over = 183, worst = 7
PHY-1002 : len = 38688, over cnt = 51(0%), over = 104, worst = 4
PHY-1002 : len = 39288, over cnt = 44(0%), over = 53, worst = 2
PHY-1002 : len = 40016, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 40152, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2665, tnet num: 615, tinst num: 345, tnode num: 3096, tedge num: 4651.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 431 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.391077s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (99.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.101536s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (92.2%)

PHY-1002 : len = 16064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.480411s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (102.2%)

PHY-1002 : len = 45120, over cnt = 19(0%), over = 21, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.127292s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (98.0%)

PHY-1002 : len = 44816, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.032799s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (95.1%)

PHY-1002 : len = 44816, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.040106s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (116.7%)

PHY-1002 : len = 44792, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.034786s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (44.8%)

PHY-1002 : len = 44792, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.023323s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.9%)

PHY-1002 : len = 44792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 :  1.692730s wall, 2.028013s user + 0.015600s system = 2.043613s CPU (120.7%)

PHY-1002 : len = 139312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 139312
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.160846s wall, 6.224440s user + 0.358802s system = 6.583242s CPU (106.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.767467s wall, 6.801644s user + 0.374402s system = 7.176046s CPU (106.0%)

RUN-1004 : used memory is 389 MB, reserved memory is 340 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  546   out of  19600    2.79%
#reg                  147   out of  19600    0.75%
#le                   546
  #lut only           399   out of    546   73.08%
  #reg only             0   out of    546    0.00%
  #lut&reg            147   out of    546   26.92%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 347
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 617, pip num: 7302
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 989 valid insts, and 22145 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.945809s wall, 9.110458s user + 0.124801s system = 9.235259s CPU (234.1%)

RUN-1004 : used memory is 398 MB, reserved memory is 349 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.799213s wall, 1.762811s user + 0.046800s system = 1.809612s CPU (100.6%)

RUN-1004 : used memory is 506 MB, reserved memory is 456 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.158034s wall, 0.483603s user + 0.156001s system = 0.639604s CPU (8.9%)

RUN-1004 : used memory is 529 MB, reserved memory is 478 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.703971s wall, 2.464816s user + 0.202801s system = 2.667617s CPU (27.5%)

RUN-1004 : used memory is 405 MB, reserved memory is 351 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 15 for port 'addra' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(57)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 794/18 useful/useless nets, 617/12 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 47 distributor mux.
SYN-1016 : Merged 271 instances.
SYN-1015 : Optimize round 1, 384 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 661/67 useful/useless nets, 484/110 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 112 better
SYN-1014 : Optimize round 3
SYN-1032 : 661/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          283
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 10
  #bufif1               0
  #MX21                95
  #FADD                 0
  #DFF                161
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               4
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |120    |161    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 768/7 useful/useless nets, 599/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 737/0 useful/useless nets, 568/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 856/0 useful/useless nets, 687/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 856/0 useful/useless nets, 687/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1292/2 useful/useless nets, 1123/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 241 (3.45), #lev = 3 (2.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 241 (3.41), #lev = 3 (2.64)
SYN-2581 : Mapping with K=4, #lut = 241 (3.41), #lev = 3 (2.64)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 441 instances into 247 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1090/0 useful/useless nets, 921/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 247 LUT to BLE ...
SYN-4008 : Packed 247 LUT and 161 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (17 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 84 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 247/503 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  611   out of  19600    3.12%
#reg                  163   out of  19600    0.83%
#le                   611
  #lut only           448   out of    611   73.32%
  #reg only             0   out of    611    0.00%
  #lut&reg            163   out of    611   26.68%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |611   |611   |163   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 380 instances
RUN-1001 : 153 mslices, 153 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 674 nets
RUN-1001 : 480 nets have 2 pins
RUN-1001 : 121 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 378 instances, 306 slices, 23 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2885, tnet num: 672, tinst num: 378, tnode num: 3348, tedge num: 5040.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 672 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073118s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (149.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 176073
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1224): len = 114039, overlap = 74.25
PHY-3002 : Step(1225): len = 82052.3, overlap = 76.5
PHY-3002 : Step(1226): len = 63836.7, overlap = 74.25
PHY-3002 : Step(1227): len = 51227.6, overlap = 74.25
PHY-3002 : Step(1228): len = 41757.7, overlap = 76.5
PHY-3002 : Step(1229): len = 35185.9, overlap = 74.25
PHY-3002 : Step(1230): len = 30338.3, overlap = 74.25
PHY-3002 : Step(1231): len = 27204.7, overlap = 74.25
PHY-3002 : Step(1232): len = 24923.5, overlap = 76.5
PHY-3002 : Step(1233): len = 22417.4, overlap = 74.25
PHY-3002 : Step(1234): len = 21269, overlap = 74.25
PHY-3002 : Step(1235): len = 21187.1, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00802e-06
PHY-3002 : Step(1236): len = 21111.3, overlap = 74.25
PHY-3002 : Step(1237): len = 23181, overlap = 69.75
PHY-3002 : Step(1238): len = 21729.6, overlap = 69.75
PHY-3002 : Step(1239): len = 21435.2, overlap = 67.5
PHY-3002 : Step(1240): len = 21656.7, overlap = 63
PHY-3002 : Step(1241): len = 21608.9, overlap = 65.25
PHY-3002 : Step(1242): len = 21155.1, overlap = 63
PHY-3002 : Step(1243): len = 20328.2, overlap = 67.5
PHY-3002 : Step(1244): len = 19368.9, overlap = 63
PHY-3002 : Step(1245): len = 18595.5, overlap = 63
PHY-3002 : Step(1246): len = 18216.7, overlap = 65.25
PHY-3002 : Step(1247): len = 18028.6, overlap = 63
PHY-3002 : Step(1248): len = 18289.7, overlap = 54
PHY-3002 : Step(1249): len = 18265.2, overlap = 58.5
PHY-3002 : Step(1250): len = 18080.6, overlap = 55.5
PHY-3002 : Step(1251): len = 18023.8, overlap = 60.25
PHY-3002 : Step(1252): len = 17446.3, overlap = 56
PHY-3002 : Step(1253): len = 16951, overlap = 56
PHY-3002 : Step(1254): len = 16829.7, overlap = 58.25
PHY-3002 : Step(1255): len = 16883.6, overlap = 59.5
PHY-3002 : Step(1256): len = 17029.8, overlap = 60
PHY-3002 : Step(1257): len = 17001.2, overlap = 62.5
PHY-3002 : Step(1258): len = 16845.2, overlap = 58
PHY-3002 : Step(1259): len = 16761.2, overlap = 60.25
PHY-3002 : Step(1260): len = 16652.4, overlap = 62.5
PHY-3002 : Step(1261): len = 16630.9, overlap = 55.5
PHY-3002 : Step(1262): len = 16420.5, overlap = 62
PHY-3002 : Step(1263): len = 16279.5, overlap = 63.25
PHY-3002 : Step(1264): len = 16304.7, overlap = 63.25
PHY-3002 : Step(1265): len = 16249.9, overlap = 59
PHY-3002 : Step(1266): len = 16220.4, overlap = 61.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01605e-06
PHY-3002 : Step(1267): len = 16746.7, overlap = 58.5
PHY-3002 : Step(1268): len = 17198.6, overlap = 60.75
PHY-3002 : Step(1269): len = 17431.8, overlap = 56.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.03209e-06
PHY-3002 : Step(1270): len = 18090, overlap = 49.5
PHY-3002 : Step(1271): len = 18358.9, overlap = 47.25
PHY-3002 : Step(1272): len = 18276.3, overlap = 47.25
PHY-3002 : Step(1273): len = 18211.8, overlap = 47.25
PHY-3002 : Step(1274): len = 18208.6, overlap = 47.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008894s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.77763e-06
PHY-3002 : Step(1275): len = 21786.4, overlap = 4.5
PHY-3002 : Step(1276): len = 21762.7, overlap = 4.5
PHY-3002 : Step(1277): len = 21667.1, overlap = 4.25
PHY-3002 : Step(1278): len = 21653.7, overlap = 4
PHY-3002 : Step(1279): len = 21632.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15553e-05
PHY-3002 : Step(1280): len = 21540, overlap = 4.75
PHY-3002 : Step(1281): len = 21540, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31105e-05
PHY-3002 : Step(1282): len = 21569.8, overlap = 5
PHY-3002 : Step(1283): len = 21587.3, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.04131e-05
PHY-3002 : Step(1284): len = 21584.9, overlap = 14.25
PHY-3002 : Step(1285): len = 21584.9, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68762e-05
PHY-3002 : Step(1286): len = 21750.5, overlap = 13.5
PHY-3002 : Step(1287): len = 21750.5, overlap = 13.5
PHY-3002 : Step(1288): len = 21727.3, overlap = 13.25
PHY-3002 : Step(1289): len = 21733.6, overlap = 13.25
PHY-3002 : Step(1290): len = 21809, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37524e-05
PHY-3002 : Step(1291): len = 21890.7, overlap = 12.25
PHY-3002 : Step(1292): len = 22049.3, overlap = 12
PHY-3002 : Step(1293): len = 22220.5, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.75048e-05
PHY-3002 : Step(1294): len = 22366.8, overlap = 10
PHY-3002 : Step(1295): len = 23093, overlap = 7.25
PHY-3002 : Step(1296): len = 24340.2, overlap = 7
PHY-3002 : Step(1297): len = 24104.4, overlap = 7.25
PHY-3002 : Step(1298): len = 23978.6, overlap = 7
PHY-3002 : Step(1299): len = 23773.6, overlap = 5.75
PHY-3002 : Step(1300): len = 23490.6, overlap = 6.5
PHY-3002 : Step(1301): len = 23198.1, overlap = 7.5
PHY-3002 : Step(1302): len = 23118.7, overlap = 7
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00013501
PHY-3002 : Step(1303): len = 23449.4, overlap = 7.25
PHY-3002 : Step(1304): len = 23521.7, overlap = 7.25
PHY-3002 : Step(1305): len = 23827.4, overlap = 7.5
PHY-3002 : Step(1306): len = 23837.4, overlap = 7
PHY-3002 : Step(1307): len = 23854.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000270019
PHY-3002 : Step(1308): len = 24308.3, overlap = 5.75
PHY-3002 : Step(1309): len = 24476, overlap = 5.25
PHY-3002 : Step(1310): len = 24768.7, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039865s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (156.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.208876
PHY-3002 : Step(1311): len = 30499.1, overlap = 0
PHY-3002 : Step(1312): len = 30424.7, overlap = 0.25
PHY-3002 : Step(1313): len = 29655.3, overlap = 0
PHY-3002 : Step(1314): len = 29250.2, overlap = 0.25
PHY-3002 : Step(1315): len = 29329, overlap = 0.25
PHY-3002 : Step(1316): len = 28294.3, overlap = 1.5
PHY-3002 : Step(1317): len = 28243.6, overlap = 1.5
PHY-3002 : Step(1318): len = 28177.7, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012486s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (124.9%)

PHY-3001 : Legalized: Len = 29427.8, Over = 0
PHY-3001 : Final: Len = 29427.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.837956s wall, 2.886019s user + 0.670804s system = 3.556823s CPU (193.5%)

RUN-1004 : used memory is 412 MB, reserved memory is 365 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 261 to 237
PHY-1001 : Pin misalignment score is improved from 237 to 235
PHY-1001 : Pin misalignment score is improved from 235 to 235
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 234 to 234
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.190606s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (106.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 380 instances
RUN-1001 : 153 mslices, 153 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 674 nets
RUN-1001 : 480 nets have 2 pins
RUN-1001 : 121 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39216, over cnt = 86(0%), over = 210, worst = 8
PHY-1002 : len = 40208, over cnt = 50(0%), over = 107, worst = 4
PHY-1002 : len = 40768, over cnt = 41(0%), over = 49, worst = 3
PHY-1002 : len = 41400, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 41552, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2885, tnet num: 672, tinst num: 378, tnode num: 3348, tedge num: 5040.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 672 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.536948s wall, 0.561604s user + 0.046800s system = 0.608404s CPU (113.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.094712s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (98.8%)

PHY-1002 : len = 17336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.536527s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (100.5%)

PHY-1002 : len = 50496, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.128830s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (96.9%)

PHY-1002 : len = 50152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.036529s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.4%)

PHY-1002 : len = 50152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.065104s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (119.8%)

PHY-1002 : len = 50128, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.090252s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (103.7%)

PHY-1002 : len = 50096, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.060529s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (103.1%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.018880s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (165.3%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.021815s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.5%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.023786s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.6%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.025505s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.2%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.017897s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.2%)

PHY-1002 : len = 50096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  1.710723s wall, 2.074813s user + 0.000000s system = 2.074813s CPU (121.3%)

PHY-1002 : len = 141592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141592
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.315071s wall, 6.474042s user + 0.234002s system = 6.708043s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.126606s wall, 7.347647s user + 0.312002s system = 7.659649s CPU (107.5%)

RUN-1004 : used memory is 391 MB, reserved memory is 344 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  611   out of  19600    3.12%
#reg                  163   out of  19600    0.83%
#le                   611
  #lut only           448   out of    611   73.32%
  #reg only             0   out of    611    0.00%
  #lut&reg            163   out of    611   26.68%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 380
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 674, pip num: 7639
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1011 valid insts, and 23590 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.621325s wall, 9.204059s user + 0.124801s system = 9.328860s CPU (257.6%)

RUN-1004 : used memory is 401 MB, reserved memory is 352 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.798556s wall, 1.731611s user + 0.046800s system = 1.778411s CPU (98.9%)

RUN-1004 : used memory is 508 MB, reserved memory is 460 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.309652s wall, 0.592804s user + 0.171601s system = 0.764405s CPU (10.5%)

RUN-1004 : used memory is 531 MB, reserved memory is 482 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.879027s wall, 2.464816s user + 0.234002s system = 2.698817s CPU (27.3%)

RUN-1004 : used memory is 406 MB, reserved memory is 351 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.964677s wall, 1.825212s user + 0.140401s system = 1.965613s CPU (100.0%)

RUN-1004 : used memory is 507 MB, reserved memory is 452 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.370180s wall, 0.592804s user + 0.140401s system = 0.733205s CPU (9.9%)

RUN-1004 : used memory is 527 MB, reserved memory is 473 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.144181s wall, 2.620817s user + 0.327602s system = 2.948419s CPU (29.1%)

RUN-1004 : used memory is 406 MB, reserved memory is 351 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 15 for port 'addra' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(57)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 794/18 useful/useless nets, 617/12 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 47 distributor mux.
SYN-1016 : Merged 271 instances.
SYN-1015 : Optimize round 1, 384 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 661/67 useful/useless nets, 484/110 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 112 better
SYN-1014 : Optimize round 3
SYN-1032 : 661/0 useful/useless nets, 484/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          283
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 10
  #bufif1               0
  #MX21                95
  #FADD                 0
  #DFF                161
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               4
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |120    |161    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 768/7 useful/useless nets, 599/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 737/0 useful/useless nets, 568/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 856/0 useful/useless nets, 687/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 856/0 useful/useless nets, 687/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1292/2 useful/useless nets, 1123/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 241 (3.45), #lev = 3 (2.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 241 (3.41), #lev = 3 (2.64)
SYN-2581 : Mapping with K=4, #lut = 241 (3.41), #lev = 3 (2.64)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 441 instances into 247 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1090/0 useful/useless nets, 921/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 247 LUT to BLE ...
SYN-4008 : Packed 247 LUT and 161 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (17 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 84 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 247/503 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  611   out of  19600    3.12%
#reg                  163   out of  19600    0.83%
#le                   611
  #lut only           448   out of    611   73.32%
  #reg only             0   out of    611    0.00%
  #lut&reg            163   out of    611   26.68%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |611   |611   |163   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 380 instances
RUN-1001 : 153 mslices, 153 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 674 nets
RUN-1001 : 480 nets have 2 pins
RUN-1001 : 121 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 378 instances, 306 slices, 23 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2885, tnet num: 672, tinst num: 378, tnode num: 3348, tedge num: 5040.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 672 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080874s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (115.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 176073
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1319): len = 114039, overlap = 74.25
PHY-3002 : Step(1320): len = 82052.3, overlap = 76.5
PHY-3002 : Step(1321): len = 63836.7, overlap = 74.25
PHY-3002 : Step(1322): len = 51227.6, overlap = 74.25
PHY-3002 : Step(1323): len = 41757.7, overlap = 76.5
PHY-3002 : Step(1324): len = 35185.9, overlap = 74.25
PHY-3002 : Step(1325): len = 30338.3, overlap = 74.25
PHY-3002 : Step(1326): len = 27204.7, overlap = 74.25
PHY-3002 : Step(1327): len = 24923.5, overlap = 76.5
PHY-3002 : Step(1328): len = 22417.4, overlap = 74.25
PHY-3002 : Step(1329): len = 21269, overlap = 74.25
PHY-3002 : Step(1330): len = 21187.1, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00802e-06
PHY-3002 : Step(1331): len = 21111.3, overlap = 74.25
PHY-3002 : Step(1332): len = 23181, overlap = 69.75
PHY-3002 : Step(1333): len = 21729.6, overlap = 69.75
PHY-3002 : Step(1334): len = 21435.2, overlap = 67.5
PHY-3002 : Step(1335): len = 21656.7, overlap = 63
PHY-3002 : Step(1336): len = 21608.9, overlap = 65.25
PHY-3002 : Step(1337): len = 21155.1, overlap = 63
PHY-3002 : Step(1338): len = 20328.2, overlap = 67.5
PHY-3002 : Step(1339): len = 19368.9, overlap = 63
PHY-3002 : Step(1340): len = 18595.5, overlap = 63
PHY-3002 : Step(1341): len = 18216.7, overlap = 65.25
PHY-3002 : Step(1342): len = 18028.6, overlap = 63
PHY-3002 : Step(1343): len = 18289.7, overlap = 54
PHY-3002 : Step(1344): len = 18265.2, overlap = 58.5
PHY-3002 : Step(1345): len = 18080.6, overlap = 55.5
PHY-3002 : Step(1346): len = 18023.8, overlap = 60.25
PHY-3002 : Step(1347): len = 17446.3, overlap = 56
PHY-3002 : Step(1348): len = 16951, overlap = 56
PHY-3002 : Step(1349): len = 16829.7, overlap = 58.25
PHY-3002 : Step(1350): len = 16883.6, overlap = 59.5
PHY-3002 : Step(1351): len = 17029.8, overlap = 60
PHY-3002 : Step(1352): len = 17001.2, overlap = 62.5
PHY-3002 : Step(1353): len = 16845.2, overlap = 58
PHY-3002 : Step(1354): len = 16761.2, overlap = 60.25
PHY-3002 : Step(1355): len = 16652.4, overlap = 62.5
PHY-3002 : Step(1356): len = 16630.9, overlap = 55.5
PHY-3002 : Step(1357): len = 16420.5, overlap = 62
PHY-3002 : Step(1358): len = 16279.5, overlap = 63.25
PHY-3002 : Step(1359): len = 16304.7, overlap = 63.25
PHY-3002 : Step(1360): len = 16249.9, overlap = 59
PHY-3002 : Step(1361): len = 16220.4, overlap = 61.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01605e-06
PHY-3002 : Step(1362): len = 16746.7, overlap = 58.5
PHY-3002 : Step(1363): len = 17198.6, overlap = 60.75
PHY-3002 : Step(1364): len = 17431.8, overlap = 56.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.03209e-06
PHY-3002 : Step(1365): len = 18090, overlap = 49.5
PHY-3002 : Step(1366): len = 18358.9, overlap = 47.25
PHY-3002 : Step(1367): len = 18276.3, overlap = 47.25
PHY-3002 : Step(1368): len = 18211.8, overlap = 47.25
PHY-3002 : Step(1369): len = 18208.6, overlap = 47.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010514s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (148.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.77763e-06
PHY-3002 : Step(1370): len = 21786.4, overlap = 4.5
PHY-3002 : Step(1371): len = 21762.7, overlap = 4.5
PHY-3002 : Step(1372): len = 21667.1, overlap = 4.25
PHY-3002 : Step(1373): len = 21653.7, overlap = 4
PHY-3002 : Step(1374): len = 21632.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15553e-05
PHY-3002 : Step(1375): len = 21540, overlap = 4.75
PHY-3002 : Step(1376): len = 21540, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31105e-05
PHY-3002 : Step(1377): len = 21569.8, overlap = 5
PHY-3002 : Step(1378): len = 21587.3, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.04131e-05
PHY-3002 : Step(1379): len = 21584.9, overlap = 14.25
PHY-3002 : Step(1380): len = 21584.9, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68762e-05
PHY-3002 : Step(1381): len = 21750.5, overlap = 13.5
PHY-3002 : Step(1382): len = 21750.5, overlap = 13.5
PHY-3002 : Step(1383): len = 21727.3, overlap = 13.25
PHY-3002 : Step(1384): len = 21733.6, overlap = 13.25
PHY-3002 : Step(1385): len = 21809, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37524e-05
PHY-3002 : Step(1386): len = 21890.7, overlap = 12.25
PHY-3002 : Step(1387): len = 22049.3, overlap = 12
PHY-3002 : Step(1388): len = 22220.5, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.75048e-05
PHY-3002 : Step(1389): len = 22366.8, overlap = 10
PHY-3002 : Step(1390): len = 23093, overlap = 7.25
PHY-3002 : Step(1391): len = 24340.2, overlap = 7
PHY-3002 : Step(1392): len = 24104.4, overlap = 7.25
PHY-3002 : Step(1393): len = 23978.6, overlap = 7
PHY-3002 : Step(1394): len = 23773.6, overlap = 5.75
PHY-3002 : Step(1395): len = 23490.6, overlap = 6.5
PHY-3002 : Step(1396): len = 23198.1, overlap = 7.5
PHY-3002 : Step(1397): len = 23118.7, overlap = 7
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00013501
PHY-3002 : Step(1398): len = 23449.4, overlap = 7.25
PHY-3002 : Step(1399): len = 23521.7, overlap = 7.25
PHY-3002 : Step(1400): len = 23827.4, overlap = 7.5
PHY-3002 : Step(1401): len = 23837.4, overlap = 7
PHY-3002 : Step(1402): len = 23854.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000270019
PHY-3002 : Step(1403): len = 24308.3, overlap = 5.75
PHY-3002 : Step(1404): len = 24476, overlap = 5.25
PHY-3002 : Step(1405): len = 24768.7, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027742s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (168.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.208876
PHY-3002 : Step(1406): len = 30499.1, overlap = 0
PHY-3002 : Step(1407): len = 30424.7, overlap = 0.25
PHY-3002 : Step(1408): len = 29655.3, overlap = 0
PHY-3002 : Step(1409): len = 29250.2, overlap = 0.25
PHY-3002 : Step(1410): len = 29329, overlap = 0.25
PHY-3002 : Step(1411): len = 28294.3, overlap = 1.5
PHY-3002 : Step(1412): len = 28243.6, overlap = 1.5
PHY-3002 : Step(1413): len = 28177.7, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009419s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29427.8, Over = 0
PHY-3001 : Final: Len = 29427.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.045140s wall, 3.073220s user + 0.748805s system = 3.822024s CPU (186.9%)

RUN-1004 : used memory is 416 MB, reserved memory is 366 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 261 to 237
PHY-1001 : Pin misalignment score is improved from 237 to 235
PHY-1001 : Pin misalignment score is improved from 235 to 235
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 234 to 234
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.182751s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (111.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 380 instances
RUN-1001 : 153 mslices, 153 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 674 nets
RUN-1001 : 480 nets have 2 pins
RUN-1001 : 121 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39216, over cnt = 86(0%), over = 210, worst = 8
PHY-1002 : len = 40208, over cnt = 50(0%), over = 107, worst = 4
PHY-1002 : len = 40768, over cnt = 41(0%), over = 49, worst = 3
PHY-1002 : len = 41400, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 41552, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2885, tnet num: 672, tinst num: 378, tnode num: 3348, tedge num: 5040.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 672 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.426110s wall, 0.468003s user + 0.031200s system = 0.499203s CPU (117.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.093098s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (100.5%)

PHY-1002 : len = 17336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.496913s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (101.1%)

PHY-1002 : len = 50496, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.146779s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (106.3%)

PHY-1002 : len = 50152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.043172s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.4%)

PHY-1002 : len = 50152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.069776s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (89.4%)

PHY-1002 : len = 50128, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.095092s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (98.4%)

PHY-1002 : len = 50096, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.066755s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (116.8%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.025054s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (124.5%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.023154s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (134.8%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.021921s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.2%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.028824s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (108.2%)

PHY-1002 : len = 50088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.018100s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.2%)

PHY-1002 : len = 50096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  1.762569s wall, 1.981213s user + 0.046800s system = 2.028013s CPU (115.1%)

PHY-1002 : len = 141592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141592
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.310540s wall, 6.302440s user + 0.280802s system = 6.583242s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.001442s wall, 7.035645s user + 0.312002s system = 7.347647s CPU (104.9%)

RUN-1004 : used memory is 393 MB, reserved memory is 343 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  611   out of  19600    3.12%
#reg                  163   out of  19600    0.83%
#le                   611
  #lut only           448   out of    611   73.32%
  #reg only             0   out of    611    0.00%
  #lut&reg            163   out of    611   26.68%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 380
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 674, pip num: 7639
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1011 valid insts, and 23590 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.315538s wall, 8.798456s user + 0.124801s system = 8.923257s CPU (269.1%)

RUN-1004 : used memory is 403 MB, reserved memory is 354 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.790219s wall, 1.778411s user + 0.046800s system = 1.825212s CPU (102.0%)

RUN-1004 : used memory is 511 MB, reserved memory is 462 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.341076s wall, 0.686404s user + 0.171601s system = 0.858005s CPU (11.7%)

RUN-1004 : used memory is 534 MB, reserved memory is 484 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.899420s wall, 2.620817s user + 0.234002s system = 2.854818s CPU (28.8%)

RUN-1004 : used memory is 408 MB, reserved memory is 354 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 15 for port 'addra' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(63)
HDL-8007 ERROR: net 'Addr[16]' is constantly driven from multiple places in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(42)
HDL-8007 ERROR: another driver from here in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(51)
HDL-1007 : module 'LCDCTRL' remains a black box, due to errors in its contents in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-8007 ERROR: LCDCTRL is a black box in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 15 for port 'addra' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(65)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 725/4 useful/useless nets, 546/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 167 instances.
SYN-1015 : Optimize round 1, 254 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 649/37 useful/useless nets, 470/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 66 better
SYN-1014 : Optimize round 3
SYN-1032 : 649/0 useful/useless nets, 470/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          250
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                64
  #FADD                 0
  #DFF                163
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               4
#MACRO_MUX            187

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |86     |163    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 756/7 useful/useless nets, 585/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 725/0 useful/useless nets, 554/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 844/0 useful/useless nets, 673/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 844/0 useful/useless nets, 673/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1283/2 useful/useless nets, 1112/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 240 (3.40), #lev = 3 (2.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 240 (3.36), #lev = 3 (2.47)
SYN-2581 : Mapping with K=4, #lut = 240 (3.36), #lev = 3 (2.47)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 425 instances into 246 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1096/0 useful/useless nets, 925/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 165 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 271 adder to BLE ...
SYN-4008 : Packed 271 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 246 LUT to BLE ...
SYN-4008 : Packed 246 LUT and 163 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 81 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 246/504 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  614   out of  19600    3.13%
#reg                  165   out of  19600    0.84%
#le                   614
  #lut only           449   out of    614   73.13%
  #reg only             0   out of    614    0.00%
  #lut&reg            165   out of    614   26.87%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |614   |614   |165   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 381 instances
RUN-1001 : 154 mslices, 153 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 677 nets
RUN-1001 : 485 nets have 2 pins
RUN-1001 : 122 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 379 instances, 307 slices, 23 macros(184 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2880, tnet num: 675, tinst num: 379, tnode num: 3347, tedge num: 5033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 256 clock pins, and constraint 467 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082214s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (113.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 189761
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1414): len = 123077, overlap = 74.25
PHY-3002 : Step(1415): len = 90596.6, overlap = 74.25
PHY-3002 : Step(1416): len = 74251.1, overlap = 67.5
PHY-3002 : Step(1417): len = 58596.5, overlap = 72
PHY-3002 : Step(1418): len = 48962, overlap = 69.75
PHY-3002 : Step(1419): len = 43986, overlap = 74.25
PHY-3002 : Step(1420): len = 36484, overlap = 74.25
PHY-3002 : Step(1421): len = 31986.7, overlap = 74.25
PHY-3002 : Step(1422): len = 27850, overlap = 76.5
PHY-3002 : Step(1423): len = 25209.6, overlap = 76.5
PHY-3002 : Step(1424): len = 22555.9, overlap = 76.5
PHY-3002 : Step(1425): len = 20325.9, overlap = 76.5
PHY-3002 : Step(1426): len = 18736.2, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.69586e-06
PHY-3002 : Step(1427): len = 18495.4, overlap = 76.5
PHY-3002 : Step(1428): len = 18128.7, overlap = 76.5
PHY-3002 : Step(1429): len = 17677.9, overlap = 76.5
PHY-3002 : Step(1430): len = 17382.1, overlap = 76.5
PHY-3002 : Step(1431): len = 17149.8, overlap = 76.5
PHY-3002 : Step(1432): len = 17078.4, overlap = 74.25
PHY-3002 : Step(1433): len = 17323.7, overlap = 74.25
PHY-3002 : Step(1434): len = 17077.7, overlap = 74.25
PHY-3002 : Step(1435): len = 16307.8, overlap = 74.25
PHY-3002 : Step(1436): len = 15790.1, overlap = 74.25
PHY-3002 : Step(1437): len = 15369.8, overlap = 74.25
PHY-3002 : Step(1438): len = 15103.9, overlap = 74.25
PHY-3002 : Step(1439): len = 14852.1, overlap = 74.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.39172e-06
PHY-3002 : Step(1440): len = 15378, overlap = 69.75
PHY-3002 : Step(1441): len = 15778.6, overlap = 72
PHY-3002 : Step(1442): len = 15858.5, overlap = 69.75
PHY-3002 : Step(1443): len = 15537.4, overlap = 69.75
PHY-3002 : Step(1444): len = 15412, overlap = 69.75
PHY-3002 : Step(1445): len = 15352.4, overlap = 69.75
PHY-3002 : Step(1446): len = 15270.4, overlap = 69.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.78343e-06
PHY-3002 : Step(1447): len = 15934.1, overlap = 69.75
PHY-3002 : Step(1448): len = 16008.9, overlap = 72
PHY-3002 : Step(1449): len = 16111, overlap = 72
PHY-3002 : Step(1450): len = 16192.3, overlap = 72
PHY-3002 : Step(1451): len = 16090.3, overlap = 74.25
PHY-3002 : Step(1452): len = 16016.8, overlap = 74.25
PHY-3002 : Step(1453): len = 16098.8, overlap = 74.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.35669e-05
PHY-3002 : Step(1454): len = 16451.6, overlap = 74.25
PHY-3002 : Step(1455): len = 16399.8, overlap = 74.25
PHY-3002 : Step(1456): len = 16484.9, overlap = 67.5
PHY-3002 : Step(1457): len = 16656.6, overlap = 67.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.71337e-05
PHY-3002 : Step(1458): len = 17207.5, overlap = 67.5
PHY-3002 : Step(1459): len = 17623.2, overlap = 67.5
PHY-3002 : Step(1460): len = 18127.7, overlap = 72
PHY-3002 : Step(1461): len = 18499.9, overlap = 74.25
PHY-3002 : Step(1462): len = 18482.4, overlap = 72
PHY-3002 : Step(1463): len = 18353.6, overlap = 67.5
PHY-3002 : Step(1464): len = 18350.6, overlap = 67.5
PHY-3002 : Step(1465): len = 18419.5, overlap = 65.25
PHY-3002 : Step(1466): len = 18690.5, overlap = 60.75
PHY-3002 : Step(1467): len = 18802.8, overlap = 63
PHY-3002 : Step(1468): len = 18901.7, overlap = 63
PHY-3002 : Step(1469): len = 18604.2, overlap = 58.5
PHY-3002 : Step(1470): len = 18481.9, overlap = 54
PHY-3002 : Step(1471): len = 18341, overlap = 51.75
PHY-3002 : Step(1472): len = 18312.4, overlap = 49.5
PHY-3002 : Step(1473): len = 18147.8, overlap = 56.25
PHY-3002 : Step(1474): len = 18063, overlap = 63
PHY-3002 : Step(1475): len = 17970.9, overlap = 65.25
PHY-3002 : Step(1476): len = 17897, overlap = 67.5
PHY-3002 : Step(1477): len = 17721.4, overlap = 63.5
PHY-3002 : Step(1478): len = 17682.4, overlap = 63.75
PHY-3002 : Step(1479): len = 17676.5, overlap = 59.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.42675e-05
PHY-3002 : Step(1480): len = 18162.5, overlap = 61.5
PHY-3002 : Step(1481): len = 18185.7, overlap = 61.5
PHY-3002 : Step(1482): len = 18230.8, overlap = 59.75
PHY-3002 : Step(1483): len = 18264.1, overlap = 57.5
PHY-3002 : Step(1484): len = 18306.7, overlap = 57.5
PHY-3002 : Step(1485): len = 18239.4, overlap = 59.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000108535
PHY-3002 : Step(1486): len = 18685, overlap = 62
PHY-3002 : Step(1487): len = 18799, overlap = 62
PHY-3002 : Step(1488): len = 19028.2, overlap = 62
PHY-3002 : Step(1489): len = 19056.2, overlap = 57.5
PHY-3002 : Step(1490): len = 19030, overlap = 57.5
PHY-3002 : Step(1491): len = 19074.1, overlap = 48.5
PHY-3002 : Step(1492): len = 19054.5, overlap = 48.5
PHY-3002 : Step(1493): len = 19041.6, overlap = 48.5
PHY-3002 : Step(1494): len = 19036.9, overlap = 48.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00021707
PHY-3002 : Step(1495): len = 19286.2, overlap = 48.5
PHY-3002 : Step(1496): len = 19342.2, overlap = 48.5
PHY-3002 : Step(1497): len = 19400.1, overlap = 48.5
PHY-3002 : Step(1498): len = 19512.6, overlap = 44
PHY-3002 : Step(1499): len = 19579.7, overlap = 44
PHY-3002 : Step(1500): len = 19591.5, overlap = 44
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000424535
PHY-3002 : Step(1501): len = 19694.3, overlap = 44
PHY-3002 : Step(1502): len = 19740.5, overlap = 44
PHY-3002 : Step(1503): len = 19834.8, overlap = 44
PHY-3002 : Step(1504): len = 20099.3, overlap = 41.75
PHY-3002 : Step(1505): len = 20356.1, overlap = 46.25
PHY-3002 : Step(1506): len = 20326.1, overlap = 41.75
PHY-3002 : Step(1507): len = 20337.8, overlap = 39.5
PHY-3002 : Step(1508): len = 20315, overlap = 39.5
PHY-3002 : Step(1509): len = 20345.1, overlap = 39.5
PHY-3002 : Step(1510): len = 20341.6, overlap = 39.5
PHY-3002 : Step(1511): len = 20360.4, overlap = 32.75
PHY-3002 : Step(1512): len = 20377.7, overlap = 32.75
PHY-3002 : Step(1513): len = 20426.6, overlap = 35
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000809508
PHY-3002 : Step(1514): len = 20500, overlap = 35
PHY-3002 : Step(1515): len = 20539.1, overlap = 32.75
PHY-3002 : Step(1516): len = 20569.4, overlap = 32.75
PHY-3002 : Step(1517): len = 20637.2, overlap = 32.75
PHY-3002 : Step(1518): len = 20667.7, overlap = 32.75
PHY-3002 : Step(1519): len = 20680.6, overlap = 30.5
PHY-3002 : Step(1520): len = 20682.1, overlap = 32.75
PHY-3002 : Step(1521): len = 20756.5, overlap = 39.5
PHY-3002 : Step(1522): len = 20773.1, overlap = 39.5
PHY-3002 : Step(1523): len = 20783.3, overlap = 39.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00161902
PHY-3002 : Step(1524): len = 20808.7, overlap = 37.25
PHY-3002 : Step(1525): len = 20817.1, overlap = 37.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00323803
PHY-3002 : Step(1526): len = 20819.8, overlap = 37.25
PHY-3002 : Step(1527): len = 20831.2, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011381s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.3818e-06
PHY-3002 : Step(1528): len = 23145.3, overlap = 5.5
PHY-3002 : Step(1529): len = 23146.9, overlap = 5.5
PHY-3002 : Step(1530): len = 23043.6, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07636e-05
PHY-3002 : Step(1531): len = 22979.4, overlap = 4.75
PHY-3002 : Step(1532): len = 22979.4, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.15272e-05
PHY-3002 : Step(1533): len = 22931.5, overlap = 3.75
PHY-3002 : Step(1534): len = 22931.5, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21256e-05
PHY-3002 : Step(1535): len = 23049.8, overlap = 9.25
PHY-3002 : Step(1536): len = 23087.8, overlap = 9.25
PHY-3002 : Step(1537): len = 23416.6, overlap = 10
PHY-3002 : Step(1538): len = 23541, overlap = 11.25
PHY-3002 : Step(1539): len = 23303.3, overlap = 11.25
PHY-3002 : Step(1540): len = 23303.3, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.42512e-05
PHY-3002 : Step(1541): len = 23244.9, overlap = 11.5
PHY-3002 : Step(1542): len = 23244.9, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.85024e-05
PHY-3002 : Step(1543): len = 23380.2, overlap = 11.25
PHY-3002 : Step(1544): len = 23380.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025516s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (183.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000796933
PHY-3002 : Step(1545): len = 29846.6, overlap = 4.25
PHY-3002 : Step(1546): len = 29206.2, overlap = 6.75
PHY-3002 : Step(1547): len = 28573.3, overlap = 9
PHY-3002 : Step(1548): len = 27929.2, overlap = 10.75
PHY-3002 : Step(1549): len = 27542, overlap = 10.5
PHY-3002 : Step(1550): len = 27436.5, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00135774
PHY-3002 : Step(1551): len = 27635.4, overlap = 10.5
PHY-3002 : Step(1552): len = 27628.2, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00271548
PHY-3002 : Step(1553): len = 27640.2, overlap = 10.75
PHY-3002 : Step(1554): len = 27640.2, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011174s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (139.6%)

PHY-3001 : Legalized: Len = 29228.4, Over = 0
PHY-3001 : Final: Len = 29228.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.559960s wall, 4.149627s user + 0.748805s system = 4.898431s CPU (191.3%)

RUN-1004 : used memory is 418 MB, reserved memory is 368 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 250 to 226
PHY-1001 : Pin misalignment score is improved from 226 to 225
PHY-1001 : Pin misalignment score is improved from 225 to 225
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 224 to 225
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.193887s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (104.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 381 instances
RUN-1001 : 154 mslices, 153 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 677 nets
RUN-1001 : 485 nets have 2 pins
RUN-1001 : 122 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 37984, over cnt = 92(0%), over = 222, worst = 7
PHY-1002 : len = 38784, over cnt = 56(0%), over = 129, worst = 5
PHY-1002 : len = 39528, over cnt = 52(0%), over = 70, worst = 3
PHY-1002 : len = 40408, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 40544, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2880, tnet num: 675, tinst num: 379, tnode num: 3347, tedge num: 5033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 675 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 256 clock pins, and constraint 467 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.486604s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (115.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.100450s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (93.2%)

PHY-1002 : len = 16024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.030093s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (100.0%)

PHY-1002 : len = 37128, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.062134s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.4%)

PHY-1002 : len = 37032, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.034591s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.2%)

PHY-1002 : len = 37008, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.036806s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (169.5%)

PHY-1002 : len = 37000, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.025974s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (120.1%)

PHY-1002 : len = 37008, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.045363s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.2%)

PHY-1002 : len = 37000, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.039753s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (78.5%)

PHY-1002 : len = 37008, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.028035s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (55.6%)

PHY-1002 : len = 37008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.018811s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.9%)

PHY-1002 : len = 37016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  1.822630s wall, 2.012413s user + 0.031200s system = 2.043613s CPU (112.1%)

PHY-1002 : len = 141944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.721389s wall, 5.538036s user + 0.468003s system = 6.006038s CPU (105.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.488204s wall, 6.396041s user + 0.468003s system = 6.864044s CPU (105.8%)

RUN-1004 : used memory is 397 MB, reserved memory is 343 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  614   out of  19600    3.13%
#reg                  165   out of  19600    0.84%
#le                   614
  #lut only           449   out of    614   73.13%
  #reg only             0   out of    614    0.00%
  #lut&reg            165   out of    614   26.87%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 381
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 677, pip num: 7707
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1023 valid insts, and 23716 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.312481s wall, 8.704856s user + 0.140401s system = 8.845257s CPU (267.0%)

RUN-1004 : used memory is 406 MB, reserved memory is 354 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.774217s wall, 1.731611s user + 0.062400s system = 1.794012s CPU (101.1%)

RUN-1004 : used memory is 514 MB, reserved memory is 463 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.409703s wall, 0.670804s user + 0.187201s system = 0.858005s CPU (11.6%)

RUN-1004 : used memory is 537 MB, reserved memory is 484 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.963774s wall, 2.589617s user + 0.265202s system = 2.854818s CPU (28.7%)

RUN-1004 : used memory is 413 MB, reserved memory is 358 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 15 for port 'addra' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(65)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 718/12 useful/useless nets, 541/6 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 167 instances.
SYN-1015 : Optimize round 1, 270 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 642/37 useful/useless nets, 465/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 66 better
SYN-1014 : Optimize round 3
SYN-1032 : 642/0 useful/useless nets, 465/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          248
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                64
  #FADD                 0
  #DFF                161
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ               4
#MACRO_MUX            183

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |86     |161    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 749/7 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 718/0 useful/useless nets, 549/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 837/0 useful/useless nets, 668/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 837/0 useful/useless nets, 668/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 1290/2 useful/useless nets, 1121/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 238 (3.40), #lev = 3 (2.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 238 (3.35), #lev = 3 (2.48)
SYN-2581 : Mapping with K=4, #lut = 238 (3.35), #lev = 3 (2.48)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 421 instances into 244 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1105/0 useful/useless nets, 936/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 244 LUT to BLE ...
SYN-4008 : Packed 244 LUT and 161 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 81 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 244/509 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  626   out of  19600    3.19%
#reg                  163   out of  19600    0.83%
#le                   626
  #lut only           463   out of    626   73.96%
  #reg only             0   out of    626    0.00%
  #lut&reg            163   out of    626   26.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |626   |626   |163   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 387 instances
RUN-1001 : 156 mslices, 157 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 680 nets
RUN-1001 : 489 nets have 2 pins
RUN-1001 : 120 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 385 instances, 313 slices, 24 macros(191 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2892, tnet num: 678, tinst num: 385, tnode num: 3355, tedge num: 5042.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.104868s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (104.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 196534
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1555): len = 131041, overlap = 76.5
PHY-3002 : Step(1556): len = 93299.9, overlap = 76.5
PHY-3002 : Step(1557): len = 74066, overlap = 72
PHY-3002 : Step(1558): len = 61617.4, overlap = 74.25
PHY-3002 : Step(1559): len = 52507.3, overlap = 74.25
PHY-3002 : Step(1560): len = 45263.3, overlap = 74.25
PHY-3002 : Step(1561): len = 37748.2, overlap = 74.25
PHY-3002 : Step(1562): len = 31486.5, overlap = 74.25
PHY-3002 : Step(1563): len = 28333.7, overlap = 74.25
PHY-3002 : Step(1564): len = 25849.6, overlap = 74.25
PHY-3002 : Step(1565): len = 22843.9, overlap = 74.25
PHY-3002 : Step(1566): len = 21379.5, overlap = 74.25
PHY-3002 : Step(1567): len = 19829.7, overlap = 74.25
PHY-3002 : Step(1568): len = 19407.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01062e-06
PHY-3002 : Step(1569): len = 23083.5, overlap = 74.25
PHY-3002 : Step(1570): len = 27096, overlap = 72
PHY-3002 : Step(1571): len = 23817.5, overlap = 69.75
PHY-3002 : Step(1572): len = 21944.6, overlap = 60.75
PHY-3002 : Step(1573): len = 21915.5, overlap = 63
PHY-3002 : Step(1574): len = 21657.8, overlap = 56.25
PHY-3002 : Step(1575): len = 21639.3, overlap = 47.25
PHY-3002 : Step(1576): len = 21411.1, overlap = 51.75
PHY-3002 : Step(1577): len = 20750.9, overlap = 49.5
PHY-3002 : Step(1578): len = 19746.2, overlap = 47.25
PHY-3002 : Step(1579): len = 19318.4, overlap = 51.75
PHY-3002 : Step(1580): len = 19357.9, overlap = 49.5
PHY-3002 : Step(1581): len = 19274.2, overlap = 47.25
PHY-3002 : Step(1582): len = 19098.4, overlap = 51.75
PHY-3002 : Step(1583): len = 19020.6, overlap = 49.5
PHY-3002 : Step(1584): len = 18933.8, overlap = 45
PHY-3002 : Step(1585): len = 18827.3, overlap = 45
PHY-3002 : Step(1586): len = 18631.9, overlap = 49.5
PHY-3002 : Step(1587): len = 18464.1, overlap = 51.75
PHY-3002 : Step(1588): len = 18415.3, overlap = 52
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00212e-05
PHY-3002 : Step(1589): len = 18947.6, overlap = 47.5
PHY-3002 : Step(1590): len = 19208, overlap = 45
PHY-3002 : Step(1591): len = 19260.1, overlap = 51.75
PHY-3002 : Step(1592): len = 19250.5, overlap = 51.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.00425e-05
PHY-3002 : Step(1593): len = 19512.6, overlap = 49.5
PHY-3002 : Step(1594): len = 19628.8, overlap = 54
PHY-3002 : Step(1595): len = 19706.7, overlap = 54
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009841s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (158.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.14121e-06
PHY-3002 : Step(1596): len = 23151.4, overlap = 7.75
PHY-3002 : Step(1597): len = 23162.1, overlap = 7.75
PHY-3002 : Step(1598): len = 23110.5, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.22824e-05
PHY-3002 : Step(1599): len = 23059.2, overlap = 6.75
PHY-3002 : Step(1600): len = 23059.2, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.45648e-05
PHY-3002 : Step(1601): len = 23094.7, overlap = 6.75
PHY-3002 : Step(1602): len = 23114.6, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3382e-05
PHY-3002 : Step(1603): len = 23128.4, overlap = 16.5
PHY-3002 : Step(1604): len = 23128.4, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25938e-05
PHY-3002 : Step(1605): len = 23304.4, overlap = 15.5
PHY-3002 : Step(1606): len = 23365.3, overlap = 15
PHY-3002 : Step(1607): len = 23475.3, overlap = 13.75
PHY-3002 : Step(1608): len = 23666.2, overlap = 14
PHY-3002 : Step(1609): len = 24244.5, overlap = 9.5
PHY-3002 : Step(1610): len = 24362.7, overlap = 10
PHY-3002 : Step(1611): len = 24353.5, overlap = 10.75
PHY-3002 : Step(1612): len = 24404.1, overlap = 10
PHY-3002 : Step(1613): len = 24291.8, overlap = 10.75
PHY-3002 : Step(1614): len = 24235.4, overlap = 11.75
PHY-3002 : Step(1615): len = 24235.4, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51876e-05
PHY-3002 : Step(1616): len = 24264.6, overlap = 11.5
PHY-3002 : Step(1617): len = 24264.6, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.03751e-05
PHY-3002 : Step(1618): len = 24723.7, overlap = 10.75
PHY-3002 : Step(1619): len = 24786.1, overlap = 10.5
PHY-3002 : Step(1620): len = 25026.2, overlap = 9.5
PHY-3002 : Step(1621): len = 25026.2, overlap = 9.5
PHY-3002 : Step(1622): len = 24966.2, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024583s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (126.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00373842
PHY-3002 : Step(1623): len = 31500, overlap = 1.75
PHY-3002 : Step(1624): len = 30567.1, overlap = 3.25
PHY-3002 : Step(1625): len = 30170.7, overlap = 4
PHY-3002 : Step(1626): len = 30230.1, overlap = 4.25
PHY-3002 : Step(1627): len = 30057.5, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00747685
PHY-3002 : Step(1628): len = 29948.6, overlap = 5.75
PHY-3002 : Step(1629): len = 29910.2, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008176s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (190.8%)

PHY-3001 : Legalized: Len = 31445, Over = 0
PHY-3001 : Final: Len = 31445, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.590839s wall, 2.152814s user + 0.592804s system = 2.745618s CPU (172.6%)

RUN-1004 : used memory is 421 MB, reserved memory is 371 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 259 to 225
PHY-1001 : Pin misalignment score is improved from 225 to 225
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 226 to 225
PHY-1001 : Pin misalignment score is improved from 225 to 225
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.184092s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (101.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 387 instances
RUN-1001 : 156 mslices, 157 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 680 nets
RUN-1001 : 489 nets have 2 pins
RUN-1001 : 120 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 40912, over cnt = 102(0%), over = 229, worst = 8
PHY-1002 : len = 41592, over cnt = 66(0%), over = 127, worst = 4
PHY-1002 : len = 42088, over cnt = 49(0%), over = 58, worst = 2
PHY-1002 : len = 42816, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 42960, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2892, tnet num: 678, tinst num: 385, tnode num: 3355, tedge num: 5042.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.449549s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (107.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.093453s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (100.2%)

PHY-1002 : len = 15416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.990768s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (100.3%)

PHY-1002 : len = 64872, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.269234s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (98.5%)

PHY-1002 : len = 64456, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.037848s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.4%)

PHY-1002 : len = 63992, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.045269s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.4%)

PHY-1002 : len = 63872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.041366s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (75.4%)

PHY-1002 : len = 63752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.023242s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.1%)

PHY-1002 : len = 63752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  1.659277s wall, 1.840812s user + 0.015600s system = 1.856412s CPU (111.9%)

PHY-1002 : len = 155992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 155992
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.536103s wall, 6.505242s user + 0.296402s system = 6.801644s CPU (104.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.254930s wall, 7.254047s user + 0.312002s system = 7.566048s CPU (104.3%)

RUN-1004 : used memory is 400 MB, reserved memory is 345 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  626   out of  19600    3.19%
#reg                  163   out of  19600    0.83%
#le                   626
  #lut only           463   out of    626   73.96%
  #reg only             0   out of    626    0.00%
  #lut&reg            163   out of    626   26.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 387
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 680, pip num: 7856
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1067 valid insts, and 24129 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.598929s wall, 9.297660s user + 0.140401s system = 9.438061s CPU (262.2%)

RUN-1004 : used memory is 409 MB, reserved memory is 355 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.831432s wall, 1.794012s user + 0.046800s system = 1.840812s CPU (100.5%)

RUN-1004 : used memory is 516 MB, reserved memory is 462 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.303420s wall, 0.639604s user + 0.078001s system = 0.717605s CPU (9.8%)

RUN-1004 : used memory is 538 MB, reserved memory is 484 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.904120s wall, 2.636417s user + 0.156001s system = 2.792418s CPU (28.2%)

RUN-1004 : used memory is 414 MB, reserved memory is 359 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 15 for port 'addra' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(65)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 717/12 useful/useless nets, 540/6 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 167 instances.
SYN-1015 : Optimize round 1, 270 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 641/37 useful/useless nets, 464/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 66 better
SYN-1014 : Optimize round 3
SYN-1032 : 641/0 useful/useless nets, 464/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          248
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                64
  #FADD                 0
  #DFF                161
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               4
#MACRO_MUX            183

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |86     |161    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 748/7 useful/useless nets, 579/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 717/0 useful/useless nets, 548/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 836/0 useful/useless nets, 667/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 836/0 useful/useless nets, 667/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1272/2 useful/useless nets, 1103/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 238 (3.40), #lev = 3 (2.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 238 (3.35), #lev = 3 (2.48)
SYN-2581 : Mapping with K=4, #lut = 238 (3.35), #lev = 3 (2.48)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 421 instances into 244 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1087/0 useful/useless nets, 918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 244 LUT to BLE ...
SYN-4008 : Packed 244 LUT and 161 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 81 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 244/500 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  608   out of  19600    3.10%
#reg                  163   out of  19600    0.83%
#le                   608
  #lut only           445   out of    608   73.19%
  #reg only             0   out of    608    0.00%
  #lut&reg            163   out of    608   26.81%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |608   |608   |163   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 378 instances
RUN-1001 : 152 mslices, 152 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 671 nets
RUN-1001 : 481 nets have 2 pins
RUN-1001 : 120 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 376 instances, 304 slices, 23 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2859, tnet num: 669, tinst num: 376, tnode num: 3322, tedge num: 4994.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078570s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (119.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184608
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1630): len = 119368, overlap = 74.25
PHY-3002 : Step(1631): len = 86967, overlap = 76.5
PHY-3002 : Step(1632): len = 65728.1, overlap = 72
PHY-3002 : Step(1633): len = 50584.4, overlap = 72
PHY-3002 : Step(1634): len = 40828.9, overlap = 74.25
PHY-3002 : Step(1635): len = 34089.2, overlap = 76.5
PHY-3002 : Step(1636): len = 28455.8, overlap = 74.25
PHY-3002 : Step(1637): len = 25653, overlap = 76.5
PHY-3002 : Step(1638): len = 22983.5, overlap = 74.5
PHY-3002 : Step(1639): len = 21770, overlap = 74.5
PHY-3002 : Step(1640): len = 20736.4, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6303e-06
PHY-3002 : Step(1641): len = 20850, overlap = 74.25
PHY-3002 : Step(1642): len = 22676.7, overlap = 74.25
PHY-3002 : Step(1643): len = 21736.1, overlap = 69.75
PHY-3002 : Step(1644): len = 21374.3, overlap = 69.75
PHY-3002 : Step(1645): len = 21053.5, overlap = 69.75
PHY-3002 : Step(1646): len = 20908.9, overlap = 74.25
PHY-3002 : Step(1647): len = 20817.1, overlap = 72
PHY-3002 : Step(1648): len = 20680.8, overlap = 69.75
PHY-3002 : Step(1649): len = 19775.3, overlap = 65.25
PHY-3002 : Step(1650): len = 18827.5, overlap = 63
PHY-3002 : Step(1651): len = 18145.5, overlap = 63
PHY-3002 : Step(1652): len = 18095.6, overlap = 67.5
PHY-3002 : Step(1653): len = 18041.8, overlap = 67.5
PHY-3002 : Step(1654): len = 18054.7, overlap = 65.25
PHY-3002 : Step(1655): len = 17742.7, overlap = 63
PHY-3002 : Step(1656): len = 17755.9, overlap = 66.75
PHY-3002 : Step(1657): len = 17624.1, overlap = 63.75
PHY-3002 : Step(1658): len = 17511.8, overlap = 57.25
PHY-3002 : Step(1659): len = 17398.6, overlap = 59.5
PHY-3002 : Step(1660): len = 17373.4, overlap = 61.5
PHY-3002 : Step(1661): len = 17319.5, overlap = 56.75
PHY-3002 : Step(1662): len = 17045.8, overlap = 56.5
PHY-3002 : Step(1663): len = 16728.4, overlap = 56
PHY-3002 : Step(1664): len = 16759.4, overlap = 60.75
PHY-3002 : Step(1665): len = 16746.4, overlap = 63
PHY-3002 : Step(1666): len = 16587.7, overlap = 67.5
PHY-3002 : Step(1667): len = 16492.5, overlap = 63
PHY-3002 : Step(1668): len = 16567.4, overlap = 62.25
PHY-3002 : Step(1669): len = 16646.7, overlap = 62.25
PHY-3002 : Step(1670): len = 16528.6, overlap = 57
PHY-3002 : Step(1671): len = 15949.4, overlap = 57
PHY-3002 : Step(1672): len = 15658.1, overlap = 56.75
PHY-3002 : Step(1673): len = 15524.8, overlap = 56.75
PHY-3002 : Step(1674): len = 15489.6, overlap = 59
PHY-3002 : Step(1675): len = 15515.3, overlap = 61.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.26059e-06
PHY-3002 : Step(1676): len = 15822.2, overlap = 54.75
PHY-3002 : Step(1677): len = 16139.2, overlap = 53.25
PHY-3002 : Step(1678): len = 16280.6, overlap = 48.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.52119e-06
PHY-3002 : Step(1679): len = 16715.4, overlap = 44.25
PHY-3002 : Step(1680): len = 16953.4, overlap = 42
PHY-3002 : Step(1681): len = 16992.2, overlap = 41.75
PHY-3002 : Step(1682): len = 16995.3, overlap = 45
PHY-3002 : Step(1683): len = 16971.9, overlap = 45
PHY-3002 : Step(1684): len = 16857.8, overlap = 51.75
PHY-3002 : Step(1685): len = 16809.7, overlap = 51.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007249s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (430.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1728e-05
PHY-3002 : Step(1686): len = 23928.9, overlap = 4
PHY-3002 : Step(1687): len = 23858.6, overlap = 4
PHY-3002 : Step(1688): len = 23718.4, overlap = 4
PHY-3002 : Step(1689): len = 23629.3, overlap = 4.25
PHY-3002 : Step(1690): len = 23602, overlap = 4.5
PHY-3002 : Step(1691): len = 23476.3, overlap = 4.5
PHY-3002 : Step(1692): len = 23455.4, overlap = 4.75
PHY-3002 : Step(1693): len = 23455.4, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.3456e-05
PHY-3002 : Step(1694): len = 23448.1, overlap = 3.5
PHY-3002 : Step(1695): len = 23448.1, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.6912e-05
PHY-3002 : Step(1696): len = 23530.2, overlap = 4.25
PHY-3002 : Step(1697): len = 23530.2, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.38341e-05
PHY-3002 : Step(1698): len = 23470.9, overlap = 13.5
PHY-3002 : Step(1699): len = 23506.5, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.46537e-05
PHY-3002 : Step(1700): len = 23579, overlap = 13.5
PHY-3002 : Step(1701): len = 23637.7, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.98325e-05
PHY-3002 : Step(1702): len = 23858.8, overlap = 12
PHY-3002 : Step(1703): len = 23935.5, overlap = 11.75
PHY-3002 : Step(1704): len = 24697.2, overlap = 8.5
PHY-3002 : Step(1705): len = 25031.8, overlap = 8.25
PHY-3002 : Step(1706): len = 25104.1, overlap = 6.5
PHY-3002 : Step(1707): len = 25233.5, overlap = 8
PHY-3002 : Step(1708): len = 25219.8, overlap = 9.25
PHY-3002 : Step(1709): len = 24854.2, overlap = 9.25
PHY-3002 : Step(1710): len = 24802.4, overlap = 8.75
PHY-3002 : Step(1711): len = 24670.3, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.9665e-05
PHY-3002 : Step(1712): len = 24675.6, overlap = 8.5
PHY-3002 : Step(1713): len = 24714, overlap = 8.5
PHY-3002 : Step(1714): len = 24788, overlap = 8.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00015933
PHY-3002 : Step(1715): len = 25039.1, overlap = 8.75
PHY-3002 : Step(1716): len = 25164.4, overlap = 8.75
PHY-3002 : Step(1717): len = 25547.2, overlap = 8.5
PHY-3002 : Step(1718): len = 25706.3, overlap = 7.5
PHY-3002 : Step(1719): len = 25925.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026556s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (176.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0528375
PHY-3002 : Step(1720): len = 32059.6, overlap = 0
PHY-3002 : Step(1721): len = 31147.3, overlap = 1
PHY-3002 : Step(1722): len = 30486.3, overlap = 2.25
PHY-3002 : Step(1723): len = 30463.7, overlap = 3.25
PHY-3002 : Step(1724): len = 30179.8, overlap = 3.75
PHY-3002 : Step(1725): len = 30071.9, overlap = 3.75
PHY-3002 : Step(1726): len = 30096.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009169s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (170.1%)

PHY-3001 : Legalized: Len = 31227.2, Over = 0
PHY-3001 : Final: Len = 31227.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.879161s wall, 2.464816s user + 0.670804s system = 3.135620s CPU (166.9%)

RUN-1004 : used memory is 423 MB, reserved memory is 373 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 261 to 228
PHY-1001 : Pin misalignment score is improved from 228 to 228
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 230 to 228
PHY-1001 : Pin misalignment score is improved from 228 to 228
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : End pin swap;  0.177089s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (96.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 378 instances
RUN-1001 : 152 mslices, 152 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 671 nets
RUN-1001 : 481 nets have 2 pins
RUN-1001 : 120 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 41928, over cnt = 93(0%), over = 221, worst = 7
PHY-1002 : len = 42928, over cnt = 53(0%), over = 99, worst = 4
PHY-1002 : len = 43456, over cnt = 41(0%), over = 48, worst = 2
PHY-1002 : len = 44136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 44216, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2859, tnet num: 669, tinst num: 376, tnode num: 3322, tedge num: 4994.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.414016s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (105.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.090844s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (85.9%)

PHY-1002 : len = 17280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.905407s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.9%)

PHY-1002 : len = 38648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.086673s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (90.0%)

PHY-1002 : len = 38232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.365938s wall, 2.636417s user + 0.031200s system = 2.667617s CPU (112.8%)

PHY-1002 : len = 148488, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.033714s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.5%)

PHY-1002 : len = 148344, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148344
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.836460s wall, 5.834437s user + 0.358802s system = 6.193240s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.510952s wall, 6.536442s user + 0.390002s system = 6.926444s CPU (106.4%)

RUN-1004 : used memory is 426 MB, reserved memory is 383 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  608   out of  19600    3.10%
#reg                  163   out of  19600    0.83%
#le                   608
  #lut only           445   out of    608   73.19%
  #reg only             0   out of    608    0.00%
  #lut&reg            163   out of    608   26.81%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 378
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 671, pip num: 7737
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1074 valid insts, and 23727 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.391671s wall, 8.892057s user + 0.140401s system = 9.032458s CPU (266.3%)

RUN-1004 : used memory is 433 MB, reserved memory is 387 MB, peak memory is 781 MB
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.892930s wall, 1.747211s user + 0.156001s system = 1.903212s CPU (100.5%)

RUN-1004 : used memory is 531 MB, reserved memory is 485 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.171643s wall, 0.483603s user + 0.109201s system = 0.592804s CPU (8.3%)

RUN-1004 : used memory is 550 MB, reserved memory is 504 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.823496s wall, 2.371215s user + 0.312002s system = 2.683217s CPU (27.3%)

RUN-1004 : used memory is 416 MB, reserved memory is 362 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 717/4 useful/useless nets, 540/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 167 instances.
SYN-1015 : Optimize round 1, 254 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 641/37 useful/useless nets, 464/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 66 better
SYN-1014 : Optimize round 3
SYN-1032 : 641/0 useful/useless nets, 464/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          248
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                64
  #FADD                 0
  #DFF                161
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               4
#MACRO_MUX            183

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |86     |161    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 748/7 useful/useless nets, 579/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 717/0 useful/useless nets, 548/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 836/0 useful/useless nets, 667/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 836/0 useful/useless nets, 667/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1272/2 useful/useless nets, 1103/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 238 (3.40), #lev = 3 (2.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 238 (3.35), #lev = 3 (2.48)
SYN-2581 : Mapping with K=4, #lut = 238 (3.35), #lev = 3 (2.48)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 421 instances into 244 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1087/0 useful/useless nets, 918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 244 LUT to BLE ...
SYN-4008 : Packed 244 LUT and 161 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 81 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 244/500 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  608   out of  19600    3.10%
#reg                  163   out of  19600    0.83%
#le                   608
  #lut only           445   out of    608   73.19%
  #reg only             0   out of    608    0.00%
  #lut&reg            163   out of    608   26.81%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |608   |608   |163   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 378 instances
RUN-1001 : 152 mslices, 152 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 671 nets
RUN-1001 : 481 nets have 2 pins
RUN-1001 : 120 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 376 instances, 304 slices, 23 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2859, tnet num: 669, tinst num: 376, tnode num: 3322, tedge num: 4994.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078859s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (98.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184608
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1727): len = 119368, overlap = 74.25
PHY-3002 : Step(1728): len = 86967, overlap = 76.5
PHY-3002 : Step(1729): len = 65728.1, overlap = 72
PHY-3002 : Step(1730): len = 50584.4, overlap = 72
PHY-3002 : Step(1731): len = 40828.9, overlap = 74.25
PHY-3002 : Step(1732): len = 34089.2, overlap = 76.5
PHY-3002 : Step(1733): len = 28455.8, overlap = 74.25
PHY-3002 : Step(1734): len = 25653, overlap = 76.5
PHY-3002 : Step(1735): len = 22983.5, overlap = 74.5
PHY-3002 : Step(1736): len = 21770, overlap = 74.5
PHY-3002 : Step(1737): len = 20736.4, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6303e-06
PHY-3002 : Step(1738): len = 20850, overlap = 74.25
PHY-3002 : Step(1739): len = 22676.7, overlap = 74.25
PHY-3002 : Step(1740): len = 21736.1, overlap = 69.75
PHY-3002 : Step(1741): len = 21374.3, overlap = 69.75
PHY-3002 : Step(1742): len = 21053.5, overlap = 69.75
PHY-3002 : Step(1743): len = 20908.9, overlap = 74.25
PHY-3002 : Step(1744): len = 20817.1, overlap = 72
PHY-3002 : Step(1745): len = 20680.8, overlap = 69.75
PHY-3002 : Step(1746): len = 19775.3, overlap = 65.25
PHY-3002 : Step(1747): len = 18827.5, overlap = 63
PHY-3002 : Step(1748): len = 18145.5, overlap = 63
PHY-3002 : Step(1749): len = 18095.6, overlap = 67.5
PHY-3002 : Step(1750): len = 18041.8, overlap = 67.5
PHY-3002 : Step(1751): len = 18054.7, overlap = 65.25
PHY-3002 : Step(1752): len = 17742.7, overlap = 63
PHY-3002 : Step(1753): len = 17755.9, overlap = 66.75
PHY-3002 : Step(1754): len = 17624.1, overlap = 63.75
PHY-3002 : Step(1755): len = 17511.8, overlap = 57.25
PHY-3002 : Step(1756): len = 17398.6, overlap = 59.5
PHY-3002 : Step(1757): len = 17373.4, overlap = 61.5
PHY-3002 : Step(1758): len = 17319.5, overlap = 56.75
PHY-3002 : Step(1759): len = 17045.8, overlap = 56.5
PHY-3002 : Step(1760): len = 16728.4, overlap = 56
PHY-3002 : Step(1761): len = 16759.4, overlap = 60.75
PHY-3002 : Step(1762): len = 16746.4, overlap = 63
PHY-3002 : Step(1763): len = 16587.7, overlap = 67.5
PHY-3002 : Step(1764): len = 16492.5, overlap = 63
PHY-3002 : Step(1765): len = 16567.4, overlap = 62.25
PHY-3002 : Step(1766): len = 16646.7, overlap = 62.25
PHY-3002 : Step(1767): len = 16528.6, overlap = 57
PHY-3002 : Step(1768): len = 15949.4, overlap = 57
PHY-3002 : Step(1769): len = 15658.1, overlap = 56.75
PHY-3002 : Step(1770): len = 15524.8, overlap = 56.75
PHY-3002 : Step(1771): len = 15489.6, overlap = 59
PHY-3002 : Step(1772): len = 15515.3, overlap = 61.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.26059e-06
PHY-3002 : Step(1773): len = 15822.2, overlap = 54.75
PHY-3002 : Step(1774): len = 16139.2, overlap = 53.25
PHY-3002 : Step(1775): len = 16280.6, overlap = 48.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.52119e-06
PHY-3002 : Step(1776): len = 16715.4, overlap = 44.25
PHY-3002 : Step(1777): len = 16953.4, overlap = 42
PHY-3002 : Step(1778): len = 16992.2, overlap = 41.75
PHY-3002 : Step(1779): len = 16995.3, overlap = 45
PHY-3002 : Step(1780): len = 16971.9, overlap = 45
PHY-3002 : Step(1781): len = 16857.8, overlap = 51.75
PHY-3002 : Step(1782): len = 16809.7, overlap = 51.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008090s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (192.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1728e-05
PHY-3002 : Step(1783): len = 23928.9, overlap = 4
PHY-3002 : Step(1784): len = 23858.6, overlap = 4
PHY-3002 : Step(1785): len = 23718.4, overlap = 4
PHY-3002 : Step(1786): len = 23629.3, overlap = 4.25
PHY-3002 : Step(1787): len = 23602, overlap = 4.5
PHY-3002 : Step(1788): len = 23476.3, overlap = 4.5
PHY-3002 : Step(1789): len = 23455.4, overlap = 4.75
PHY-3002 : Step(1790): len = 23455.4, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.3456e-05
PHY-3002 : Step(1791): len = 23448.1, overlap = 3.5
PHY-3002 : Step(1792): len = 23448.1, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.6912e-05
PHY-3002 : Step(1793): len = 23530.2, overlap = 4.25
PHY-3002 : Step(1794): len = 23530.2, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.38341e-05
PHY-3002 : Step(1795): len = 23470.9, overlap = 13.5
PHY-3002 : Step(1796): len = 23506.5, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.46537e-05
PHY-3002 : Step(1797): len = 23579, overlap = 13.5
PHY-3002 : Step(1798): len = 23637.7, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.98325e-05
PHY-3002 : Step(1799): len = 23858.8, overlap = 12
PHY-3002 : Step(1800): len = 23935.5, overlap = 11.75
PHY-3002 : Step(1801): len = 24697.2, overlap = 8.5
PHY-3002 : Step(1802): len = 25031.8, overlap = 8.25
PHY-3002 : Step(1803): len = 25104.1, overlap = 6.5
PHY-3002 : Step(1804): len = 25233.5, overlap = 8
PHY-3002 : Step(1805): len = 25219.8, overlap = 9.25
PHY-3002 : Step(1806): len = 24854.2, overlap = 9.25
PHY-3002 : Step(1807): len = 24802.4, overlap = 8.75
PHY-3002 : Step(1808): len = 24670.3, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.9665e-05
PHY-3002 : Step(1809): len = 24675.6, overlap = 8.5
PHY-3002 : Step(1810): len = 24714, overlap = 8.5
PHY-3002 : Step(1811): len = 24788, overlap = 8.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00015933
PHY-3002 : Step(1812): len = 25039.1, overlap = 8.75
PHY-3002 : Step(1813): len = 25164.4, overlap = 8.75
PHY-3002 : Step(1814): len = 25547.2, overlap = 8.5
PHY-3002 : Step(1815): len = 25706.3, overlap = 7.5
PHY-3002 : Step(1816): len = 25925.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026285s wall, 0.031200s user + 0.046800s system = 0.078001s CPU (296.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0528375
PHY-3002 : Step(1817): len = 32059.6, overlap = 0
PHY-3002 : Step(1818): len = 31147.3, overlap = 1
PHY-3002 : Step(1819): len = 30486.3, overlap = 2.25
PHY-3002 : Step(1820): len = 30463.7, overlap = 3.25
PHY-3002 : Step(1821): len = 30179.8, overlap = 3.75
PHY-3002 : Step(1822): len = 30071.9, overlap = 3.75
PHY-3002 : Step(1823): len = 30096.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008285s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (376.6%)

PHY-3001 : Legalized: Len = 31227.2, Over = 0
PHY-3001 : Final: Len = 31227.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.723609s wall, 2.636417s user + 0.702005s system = 3.338421s CPU (193.7%)

RUN-1004 : used memory is 423 MB, reserved memory is 372 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 261 to 228
PHY-1001 : Pin misalignment score is improved from 228 to 228
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 230 to 228
PHY-1001 : Pin misalignment score is improved from 228 to 228
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : End pin swap;  0.175320s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (97.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 378 instances
RUN-1001 : 152 mslices, 152 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 671 nets
RUN-1001 : 481 nets have 2 pins
RUN-1001 : 120 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 41928, over cnt = 93(0%), over = 221, worst = 7
PHY-1002 : len = 42928, over cnt = 53(0%), over = 99, worst = 4
PHY-1002 : len = 43456, over cnt = 41(0%), over = 48, worst = 2
PHY-1002 : len = 44136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 44216, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2859, tnet num: 669, tinst num: 376, tnode num: 3322, tedge num: 4994.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 254 clock pins, and constraint 463 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.410684s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (106.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.091482s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.3%)

PHY-1002 : len = 17280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.896837s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (100.9%)

PHY-1002 : len = 38648, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.083798s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (93.1%)

PHY-1002 : len = 38232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.373099s wall, 2.730018s user + 0.031200s system = 2.761218s CPU (116.4%)

PHY-1002 : len = 148488, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.034205s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (91.2%)

PHY-1002 : len = 148344, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148344
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.859017s wall, 5.943638s user + 0.312002s system = 6.255640s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.525907s wall, 6.645643s user + 0.327602s system = 6.973245s CPU (106.9%)

RUN-1004 : used memory is 428 MB, reserved memory is 383 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  608   out of  19600    3.10%
#reg                  163   out of  19600    0.83%
#le                   608
  #lut only           445   out of    608   73.19%
  #reg only             0   out of    608    0.00%
  #lut&reg            163   out of    608   26.81%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 378
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 671, pip num: 7738
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1074 valid insts, and 23729 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.540493s wall, 9.422460s user + 0.093601s system = 9.516061s CPU (268.8%)

RUN-1004 : used memory is 436 MB, reserved memory is 388 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.806642s wall, 1.669211s user + 0.093601s system = 1.762811s CPU (97.6%)

RUN-1004 : used memory is 533 MB, reserved memory is 486 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.303101s wall, 0.624004s user + 0.140401s system = 0.764405s CPU (10.5%)

RUN-1004 : used memory is 552 MB, reserved memory is 504 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.908510s wall, 2.449216s user + 0.280802s system = 2.730018s CPU (27.6%)

RUN-1004 : used memory is 416 MB, reserved memory is 362 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: net 'PixCount[15]' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[15]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[15]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "PixCount[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(17)
SYN-5014 WARNING: the net's pin: pin "i0[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(71)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 605/4 useful/useless nets, 443/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 131 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 572/6 useful/useless nets, 410/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 35 better
SYN-1014 : Optimize round 3
SYN-1032 : 572/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          196
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               4
#MACRO_MUX            183

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |51     |145    |28     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 679/7 useful/useless nets, 525/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 648/0 useful/useless nets, 494/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 767/0 useful/useless nets, 613/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 767/0 useful/useless nets, 613/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1169/2 useful/useless nets, 1015/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 220 (3.34), #lev = 3 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 220 (3.29), #lev = 3 (2.34)
SYN-2581 : Mapping with K=4, #lut = 220 (3.29), #lev = 3 (2.34)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 385 instances into 226 LUTs, name keeping = 79%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1003/0 useful/useless nets, 849/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 252 adder to BLE ...
SYN-4008 : Packed 252 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 226 LUT to BLE ...
SYN-4008 : Packed 226 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 79 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 226/468 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  562   out of  19600    2.87%
#reg                  147   out of  19600    0.75%
#le                   562
  #lut only           415   out of    562   73.84%
  #reg only             0   out of    562    0.00%
  #lut&reg            147   out of    562   26.16%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |562   |562   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 355 instances
RUN-1001 : 140 mslices, 141 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 624 nets
RUN-1001 : 453 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 353 instances, 281 slices, 21 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2669, tnet num: 622, tinst num: 353, tnode num: 3092, tedge num: 4645.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 423 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077811s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 180091
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1824): len = 117746, overlap = 76.5
PHY-3002 : Step(1825): len = 79232.4, overlap = 76.5
PHY-3002 : Step(1826): len = 61368.4, overlap = 72
PHY-3002 : Step(1827): len = 52629.6, overlap = 72.5
PHY-3002 : Step(1828): len = 45740.3, overlap = 76
PHY-3002 : Step(1829): len = 39784.7, overlap = 74.25
PHY-3002 : Step(1830): len = 32848.9, overlap = 74.25
PHY-3002 : Step(1831): len = 29056.1, overlap = 74.25
PHY-3002 : Step(1832): len = 26475.8, overlap = 75
PHY-3002 : Step(1833): len = 24405.6, overlap = 75.75
PHY-3002 : Step(1834): len = 23131.6, overlap = 74.5
PHY-3002 : Step(1835): len = 22558.9, overlap = 74.25
PHY-3002 : Step(1836): len = 21341.4, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.082e-06
PHY-3002 : Step(1837): len = 21401.2, overlap = 74.75
PHY-3002 : Step(1838): len = 23078.8, overlap = 69.5
PHY-3002 : Step(1839): len = 22404.2, overlap = 70
PHY-3002 : Step(1840): len = 22214, overlap = 72.5
PHY-3002 : Step(1841): len = 22307.1, overlap = 69
PHY-3002 : Step(1842): len = 22223.1, overlap = 66.75
PHY-3002 : Step(1843): len = 21653.8, overlap = 67.25
PHY-3002 : Step(1844): len = 20855.4, overlap = 75
PHY-3002 : Step(1845): len = 19979.1, overlap = 73.25
PHY-3002 : Step(1846): len = 18796.8, overlap = 64
PHY-3002 : Step(1847): len = 18154.4, overlap = 62.25
PHY-3002 : Step(1848): len = 17836, overlap = 60.25
PHY-3002 : Step(1849): len = 17943.1, overlap = 63.25
PHY-3002 : Step(1850): len = 17875.5, overlap = 67.75
PHY-3002 : Step(1851): len = 17859.5, overlap = 63.25
PHY-3002 : Step(1852): len = 17559.1, overlap = 52
PHY-3002 : Step(1853): len = 17253.9, overlap = 58.75
PHY-3002 : Step(1854): len = 17242.9, overlap = 63.25
PHY-3002 : Step(1855): len = 17193.6, overlap = 63.25
PHY-3002 : Step(1856): len = 17161.9, overlap = 61
PHY-3002 : Step(1857): len = 17008.7, overlap = 61
PHY-3002 : Step(1858): len = 16905.4, overlap = 56.5
PHY-3002 : Step(1859): len = 16820.3, overlap = 56.5
PHY-3002 : Step(1860): len = 16781.7, overlap = 63.25
PHY-3002 : Step(1861): len = 16911.6, overlap = 63.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.16399e-06
PHY-3002 : Step(1862): len = 17498.6, overlap = 58.75
PHY-3002 : Step(1863): len = 17740.4, overlap = 63.25
PHY-3002 : Step(1864): len = 17671.6, overlap = 58.75
PHY-3002 : Step(1865): len = 17645, overlap = 58.5
PHY-3002 : Step(1866): len = 17597.2, overlap = 58.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.32799e-06
PHY-3002 : Step(1867): len = 18203.2, overlap = 56.5
PHY-3002 : Step(1868): len = 18433.6, overlap = 63.25
PHY-3002 : Step(1869): len = 18537.2, overlap = 63
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010371s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (300.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40567e-05
PHY-3002 : Step(1870): len = 24841.2, overlap = 10.25
PHY-3002 : Step(1871): len = 24693.1, overlap = 9.75
PHY-3002 : Step(1872): len = 24200, overlap = 8.5
PHY-3002 : Step(1873): len = 23941.3, overlap = 8.25
PHY-3002 : Step(1874): len = 23781.7, overlap = 7.75
PHY-3002 : Step(1875): len = 23501.4, overlap = 6.5
PHY-3002 : Step(1876): len = 23181.5, overlap = 6.5
PHY-3002 : Step(1877): len = 23059.5, overlap = 6.5
PHY-3002 : Step(1878): len = 23002.2, overlap = 5.5
PHY-3002 : Step(1879): len = 22993.9, overlap = 5.5
PHY-3002 : Step(1880): len = 22933.3, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.81133e-05
PHY-3002 : Step(1881): len = 22878.6, overlap = 6.25
PHY-3002 : Step(1882): len = 22868.4, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136227
PHY-3002 : Step(1883): len = 22943.9, overlap = 7
PHY-3002 : Step(1884): len = 22964, overlap = 7
PHY-3002 : Step(1885): len = 23352.9, overlap = 7.25
PHY-3002 : Step(1886): len = 23519.1, overlap = 7.25
PHY-3002 : Step(1887): len = 23333.3, overlap = 7.5
PHY-3002 : Step(1888): len = 23282.5, overlap = 7.5
PHY-3002 : Step(1889): len = 23298, overlap = 7.5
PHY-3002 : Step(1890): len = 23213.2, overlap = 7.5
PHY-3002 : Step(1891): len = 23192, overlap = 7.5
PHY-3002 : Step(1892): len = 23175, overlap = 7.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000272453
PHY-3002 : Step(1893): len = 23225.4, overlap = 7.5
PHY-3002 : Step(1894): len = 23234.1, overlap = 7.5
PHY-3002 : Step(1895): len = 23302.4, overlap = 7.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000544907
PHY-3002 : Step(1896): len = 23305, overlap = 7.5
PHY-3002 : Step(1897): len = 23317.8, overlap = 7.5
PHY-3002 : Step(1898): len = 23347.3, overlap = 7.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.52015e-05
PHY-3002 : Step(1899): len = 23381.3, overlap = 12.75
PHY-3002 : Step(1900): len = 23416.5, overlap = 12.25
PHY-3002 : Step(1901): len = 23788.3, overlap = 9.75
PHY-3002 : Step(1902): len = 23950.3, overlap = 9
PHY-3002 : Step(1903): len = 23836.6, overlap = 9
PHY-3002 : Step(1904): len = 23798.6, overlap = 8.75
PHY-3002 : Step(1905): len = 23760.9, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0403e-05
PHY-3002 : Step(1906): len = 23756.4, overlap = 9.5
PHY-3002 : Step(1907): len = 23771.4, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100806
PHY-3002 : Step(1908): len = 24107.4, overlap = 8.25
PHY-3002 : Step(1909): len = 24140.2, overlap = 8.25
PHY-3002 : Step(1910): len = 24325.7, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027567s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (169.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00386016
PHY-3002 : Step(1911): len = 29816, overlap = 1.25
PHY-3002 : Step(1912): len = 29289.6, overlap = 1.5
PHY-3002 : Step(1913): len = 28919, overlap = 2.5
PHY-3002 : Step(1914): len = 28617.2, overlap = 3.75
PHY-3002 : Step(1915): len = 28523.4, overlap = 3.75
PHY-3002 : Step(1916): len = 28437.3, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009286s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (168.0%)

PHY-3001 : Legalized: Len = 29135.8, Over = 0
PHY-3001 : Final: Len = 29135.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.728499s wall, 2.277615s user + 0.561604s system = 2.839218s CPU (164.3%)

RUN-1004 : used memory is 424 MB, reserved memory is 375 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 184
PHY-1001 : Pin misalignment score is improved from 184 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 184 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : End pin swap;  0.182725s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (102.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 355 instances
RUN-1001 : 140 mslices, 141 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 624 nets
RUN-1001 : 453 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39464, over cnt = 90(0%), over = 202, worst = 8
PHY-1002 : len = 40336, over cnt = 50(0%), over = 100, worst = 4
PHY-1002 : len = 40832, over cnt = 45(0%), over = 57, worst = 2
PHY-1002 : len = 41712, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 41928, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2669, tnet num: 622, tinst num: 353, tnode num: 3092, tedge num: 4645.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 423 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.400817s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (109.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.093019s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (100.6%)

PHY-1002 : len = 14992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.538153s wall, 1.528810s user + 0.015600s system = 1.544410s CPU (100.4%)

PHY-1002 : len = 44632, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.077443s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (120.9%)

PHY-1002 : len = 43880, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.032670s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (95.5%)

PHY-1002 : len = 43832, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.014264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 43832, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.016739s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.2%)

PHY-1002 : len = 43832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.011216s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (278.2%)

PHY-1002 : len = 43832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.332173s wall, 2.496016s user + 0.031200s system = 2.527216s CPU (108.4%)

PHY-1002 : len = 143512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143512
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.523169s wall, 6.552042s user + 0.249602s system = 6.801644s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.191327s wall, 7.238446s user + 0.280802s system = 7.519248s CPU (104.6%)

RUN-1004 : used memory is 428 MB, reserved memory is 384 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  562   out of  19600    2.87%
#reg                  147   out of  19600    0.75%
#le                   562
  #lut only           415   out of    562   73.84%
  #reg only             0   out of    562    0.00%
  #lut&reg            147   out of    562   26.16%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 355
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 624, pip num: 7224
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1022 valid insts, and 22159 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.764045s wall, 9.297660s user + 0.156001s system = 9.453661s CPU (251.2%)

RUN-1004 : used memory is 436 MB, reserved memory is 390 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.799580s wall, 1.794012s user + 0.046800s system = 1.840812s CPU (102.3%)

RUN-1004 : used memory is 531 MB, reserved memory is 486 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.286380s wall, 0.904806s user + 0.358802s system = 1.263608s CPU (17.3%)

RUN-1004 : used memory is 554 MB, reserved memory is 507 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.842121s wall, 2.823618s user + 0.468003s system = 3.291621s CPU (33.4%)

RUN-1004 : used memory is 417 MB, reserved memory is 362 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 604/4 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 573/5 useful/useless nets, 411/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 573/0 useful/useless nets, 411/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          197
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               4
#MACRO_MUX            183

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |52     |145    |28     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 680/7 useful/useless nets, 526/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 649/0 useful/useless nets, 495/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 768/0 useful/useless nets, 614/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 768/0 useful/useless nets, 614/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1170/2 useful/useless nets, 1016/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 220 (3.37), #lev = 3 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 220 (3.32), #lev = 3 (2.34)
SYN-2581 : Mapping with K=4, #lut = 220 (3.32), #lev = 3 (2.34)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 386 instances into 226 LUTs, name keeping = 79%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1003/0 useful/useless nets, 849/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 252 adder to BLE ...
SYN-4008 : Packed 252 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 226 LUT to BLE ...
SYN-4008 : Packed 226 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 79 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 226/468 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  562   out of  19600    2.87%
#reg                  147   out of  19600    0.75%
#le                   562
  #lut only           415   out of    562   73.84%
  #reg only             0   out of    562    0.00%
  #lut&reg            147   out of    562   26.16%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |562   |562   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 355 instances
RUN-1001 : 140 mslices, 141 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 624 nets
RUN-1001 : 453 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 353 instances, 281 slices, 21 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2677, tnet num: 622, tinst num: 353, tnode num: 3100, tedge num: 4661.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 423 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087026s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (143.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181163
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1917): len = 118400, overlap = 76.5
PHY-3002 : Step(1918): len = 80425.8, overlap = 76.5
PHY-3002 : Step(1919): len = 62730.5, overlap = 67.5
PHY-3002 : Step(1920): len = 53062.1, overlap = 74.25
PHY-3002 : Step(1921): len = 46593.4, overlap = 73.75
PHY-3002 : Step(1922): len = 39483, overlap = 69.75
PHY-3002 : Step(1923): len = 32655.7, overlap = 69.75
PHY-3002 : Step(1924): len = 29190.6, overlap = 69.75
PHY-3002 : Step(1925): len = 26862.5, overlap = 74.25
PHY-3002 : Step(1926): len = 24538.8, overlap = 72
PHY-3002 : Step(1927): len = 23087.3, overlap = 76
PHY-3002 : Step(1928): len = 21214.1, overlap = 79.75
PHY-3002 : Step(1929): len = 19417.3, overlap = 80.25
PHY-3002 : Step(1930): len = 18074, overlap = 80.25
PHY-3002 : Step(1931): len = 16771.6, overlap = 80.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.06246e-06
PHY-3002 : Step(1932): len = 17587.3, overlap = 77
PHY-3002 : Step(1933): len = 19048.9, overlap = 72.25
PHY-3002 : Step(1934): len = 18075.1, overlap = 72.25
PHY-3002 : Step(1935): len = 18262, overlap = 74.5
PHY-3002 : Step(1936): len = 18432.9, overlap = 72
PHY-3002 : Step(1937): len = 17947.6, overlap = 72.5
PHY-3002 : Step(1938): len = 17785.1, overlap = 74.5
PHY-3002 : Step(1939): len = 17437.4, overlap = 70
PHY-3002 : Step(1940): len = 17094.4, overlap = 72.5
PHY-3002 : Step(1941): len = 16941.2, overlap = 72.25
PHY-3002 : Step(1942): len = 16718.3, overlap = 72.5
PHY-3002 : Step(1943): len = 16709.8, overlap = 72.5
PHY-3002 : Step(1944): len = 16697.9, overlap = 72.25
PHY-3002 : Step(1945): len = 16600.4, overlap = 72.5
PHY-3002 : Step(1946): len = 16597.7, overlap = 70
PHY-3002 : Step(1947): len = 16544.1, overlap = 70
PHY-3002 : Step(1948): len = 16522.4, overlap = 70
PHY-3002 : Step(1949): len = 16393.8, overlap = 72.25
PHY-3002 : Step(1950): len = 16380.8, overlap = 72.25
PHY-3002 : Step(1951): len = 16296.5, overlap = 70
PHY-3002 : Step(1952): len = 16242.7, overlap = 70.25
PHY-3002 : Step(1953): len = 16107.6, overlap = 70
PHY-3002 : Step(1954): len = 15982.8, overlap = 70.25
PHY-3002 : Step(1955): len = 15890.2, overlap = 74.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.12492e-06
PHY-3002 : Step(1956): len = 16072.5, overlap = 70.25
PHY-3002 : Step(1957): len = 16527.5, overlap = 61.25
PHY-3002 : Step(1958): len = 16858.3, overlap = 68
PHY-3002 : Step(1959): len = 16915.4, overlap = 58.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.24985e-06
PHY-3002 : Step(1960): len = 17314.9, overlap = 63.25
PHY-3002 : Step(1961): len = 17525.5, overlap = 63.25
PHY-3002 : Step(1962): len = 17825.5, overlap = 54.25
PHY-3002 : Step(1963): len = 17880.1, overlap = 54.25
PHY-3002 : Step(1964): len = 17797.7, overlap = 54.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007161s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (217.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.05947e-05
PHY-3002 : Step(1965): len = 27673.8, overlap = 10.5
PHY-3002 : Step(1966): len = 27647.4, overlap = 10.5
PHY-3002 : Step(1967): len = 27590.5, overlap = 9.75
PHY-3002 : Step(1968): len = 27531.4, overlap = 9.5
PHY-3002 : Step(1969): len = 27248.2, overlap = 9.5
PHY-3002 : Step(1970): len = 26917.4, overlap = 6.75
PHY-3002 : Step(1971): len = 26551.6, overlap = 3.5
PHY-3002 : Step(1972): len = 26268.4, overlap = 3.5
PHY-3002 : Step(1973): len = 26019.7, overlap = 3.5
PHY-3002 : Step(1974): len = 25764.4, overlap = 4
PHY-3002 : Step(1975): len = 25637, overlap = 4.75
PHY-3002 : Step(1976): len = 25556.1, overlap = 5.5
PHY-3002 : Step(1977): len = 25516.1, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.11893e-05
PHY-3002 : Step(1978): len = 25508.5, overlap = 5.5
PHY-3002 : Step(1979): len = 25526, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162379
PHY-3002 : Step(1980): len = 25756.1, overlap = 5.5
PHY-3002 : Step(1981): len = 25788, overlap = 5.25
PHY-3002 : Step(1982): len = 25903.3, overlap = 5.25
PHY-3002 : Step(1983): len = 25945.4, overlap = 5
PHY-3002 : Step(1984): len = 26029.7, overlap = 4.75
PHY-3002 : Step(1985): len = 25913.2, overlap = 4.75
PHY-3002 : Step(1986): len = 25880.3, overlap = 4.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000324757
PHY-3002 : Step(1987): len = 25873.5, overlap = 4.5
PHY-3002 : Step(1988): len = 25873.5, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000649515
PHY-3002 : Step(1989): len = 25911.9, overlap = 4.5
PHY-3002 : Step(1990): len = 25911.9, overlap = 4.5
PHY-3002 : Step(1991): len = 25841.4, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59568e-05
PHY-3002 : Step(1992): len = 25787.5, overlap = 10.25
PHY-3002 : Step(1993): len = 25787.5, overlap = 10.25
PHY-3002 : Step(1994): len = 25780.2, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.19137e-05
PHY-3002 : Step(1995): len = 26023, overlap = 9.25
PHY-3002 : Step(1996): len = 26088.6, overlap = 8.25
PHY-3002 : Step(1997): len = 26140.1, overlap = 7.25
PHY-3002 : Step(1998): len = 26204.3, overlap = 5
PHY-3002 : Step(1999): len = 26232.6, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.38273e-05
PHY-3002 : Step(2000): len = 26401, overlap = 4.75
PHY-3002 : Step(2001): len = 26567.3, overlap = 5.25
PHY-3002 : Step(2002): len = 26964.8, overlap = 5.75
PHY-3002 : Step(2003): len = 26954, overlap = 5.75
PHY-3002 : Step(2004): len = 26754.4, overlap = 7.25
PHY-3002 : Step(2005): len = 26704.6, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027803s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (112.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00351912
PHY-3002 : Step(2006): len = 32031.8, overlap = 3
PHY-3002 : Step(2007): len = 31598.2, overlap = 3.5
PHY-3002 : Step(2008): len = 31451, overlap = 3.5
PHY-3002 : Step(2009): len = 31336.3, overlap = 4
PHY-3002 : Step(2010): len = 31238.5, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00703823
PHY-3002 : Step(2011): len = 31342.3, overlap = 4.5
PHY-3002 : Step(2012): len = 31372.2, overlap = 4.75
PHY-3002 : Step(2013): len = 31371.6, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0140765
PHY-3002 : Step(2014): len = 31328.1, overlap = 4.5
PHY-3002 : Step(2015): len = 31312.2, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32307.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1.
PHY-3001 : Final: Len = 32315.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.810902s wall, 2.636417s user + 0.686404s system = 3.322821s CPU (183.5%)

RUN-1004 : used memory is 427 MB, reserved memory is 378 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 198 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 172
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 172
PHY-1001 : Pin local connectivity score is improved from 5 to 0
PHY-1001 : End pin swap;  0.148471s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (105.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 355 instances
RUN-1001 : 140 mslices, 141 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 624 nets
RUN-1001 : 453 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 42448, over cnt = 85(0%), over = 227, worst = 7
PHY-1002 : len = 43208, over cnt = 51(0%), over = 100, worst = 4
PHY-1002 : len = 43880, over cnt = 45(0%), over = 57, worst = 2
PHY-1002 : len = 44656, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 44872, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2677, tnet num: 622, tinst num: 353, tnode num: 3100, tedge num: 4661.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 423 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.408128s wall, 0.421203s user + 0.046800s system = 0.468003s CPU (114.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.098020s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (95.5%)

PHY-1002 : len = 16176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.970666s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (99.6%)

PHY-1002 : len = 35264, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.039933s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (78.1%)

PHY-1002 : len = 35128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.021149s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.8%)

PHY-1002 : len = 35128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.017077s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (274.1%)

PHY-1002 : len = 35128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018056s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.4%)

PHY-1002 : len = 35128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.018473s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (253.3%)

PHY-1002 : len = 35128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.017481s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.2%)

PHY-1002 : len = 35128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.016646s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (281.1%)

PHY-1002 : len = 35128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.014318s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (109.0%)

PHY-1002 : len = 35128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.017201s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.7%)

PHY-1002 : len = 35128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.015052s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (103.6%)

PHY-1002 : len = 35144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.154926s wall, 2.449216s user + 0.031200s system = 2.480416s CPU (115.1%)

PHY-1002 : len = 152344, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 152344
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.891688s wall, 6.037239s user + 0.280802s system = 6.318041s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.533376s wall, 6.692443s user + 0.358802s system = 7.051245s CPU (107.9%)

RUN-1004 : used memory is 432 MB, reserved memory is 388 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  562   out of  19600    2.87%
#reg                  147   out of  19600    0.75%
#le                   562
  #lut only           415   out of    562   73.84%
  #reg only             0   out of    562    0.00%
  #lut&reg            147   out of    562   26.16%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 355
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 624, pip num: 7559
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1149 valid insts, and 22883 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.542250s wall, 9.469261s user + 0.093601s system = 9.562861s CPU (270.0%)

RUN-1004 : used memory is 440 MB, reserved memory is 393 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.868705s wall, 1.809612s user + 0.093601s system = 1.903212s CPU (101.8%)

RUN-1004 : used memory is 533 MB, reserved memory is 487 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.140153s wall, 0.499203s user + 0.171601s system = 0.670804s CPU (9.4%)

RUN-1004 : used memory is 559 MB, reserved memory is 512 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.792356s wall, 2.433616s user + 0.327602s system = 2.761218s CPU (28.2%)

RUN-1004 : used memory is 419 MB, reserved memory is 364 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 637/4 useful/useless nets, 475/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 222 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 577/5 useful/useless nets, 415/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 66 better
SYN-1014 : Optimize round 3
SYN-1032 : 577/0 useful/useless nets, 415/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                48
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               4
#MACRO_MUX            167

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |71     |145    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 684/7 useful/useless nets, 530/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 653/0 useful/useless nets, 499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 772/0 useful/useless nets, 618/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 772/0 useful/useless nets, 618/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1191/2 useful/useless nets, 1037/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 222 (3.29), #lev = 3 (2.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 222 (3.24), #lev = 3 (2.52)
SYN-2581 : Mapping with K=4, #lut = 222 (3.24), #lev = 3 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 389 instances into 228 LUTs, name keeping = 79%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1023/0 useful/useless nets, 869/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 228 LUT to BLE ...
SYN-4008 : Packed 228 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 81 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 228/479 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  582   out of  19600    2.97%
#reg                  147   out of  19600    0.75%
#le                   582
  #lut only           435   out of    582   74.74%
  #reg only             0   out of    582    0.00%
  #lut&reg            147   out of    582   25.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |582   |582   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 365 instances
RUN-1001 : 145 mslices, 146 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 461 nets have 2 pins
RUN-1001 : 106 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 363 instances, 291 slices, 22 macros(177 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2701, tnet num: 633, tinst num: 363, tnode num: 3124, tedge num: 4687.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 423 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075259s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (124.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 174861
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2016): len = 108836, overlap = 76.5
PHY-3002 : Step(2017): len = 80771.2, overlap = 72
PHY-3002 : Step(2018): len = 62679.4, overlap = 76.5
PHY-3002 : Step(2019): len = 54529.7, overlap = 76.5
PHY-3002 : Step(2020): len = 47520.5, overlap = 76.5
PHY-3002 : Step(2021): len = 41730, overlap = 76.5
PHY-3002 : Step(2022): len = 36455.1, overlap = 76.5
PHY-3002 : Step(2023): len = 32166.3, overlap = 76.75
PHY-3002 : Step(2024): len = 29522.4, overlap = 76.5
PHY-3002 : Step(2025): len = 27436.8, overlap = 76.5
PHY-3002 : Step(2026): len = 26830.2, overlap = 76.5
PHY-3002 : Step(2027): len = 25327.2, overlap = 76.5
PHY-3002 : Step(2028): len = 22918.1, overlap = 78.75
PHY-3002 : Step(2029): len = 21353.4, overlap = 79.5
PHY-3002 : Step(2030): len = 20040.8, overlap = 80.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89288e-06
PHY-3002 : Step(2031): len = 20575.7, overlap = 76.25
PHY-3002 : Step(2032): len = 22652.9, overlap = 66.75
PHY-3002 : Step(2033): len = 21461.4, overlap = 69
PHY-3002 : Step(2034): len = 21678.5, overlap = 69
PHY-3002 : Step(2035): len = 21938.9, overlap = 69
PHY-3002 : Step(2036): len = 21398.7, overlap = 69
PHY-3002 : Step(2037): len = 21326.2, overlap = 64.5
PHY-3002 : Step(2038): len = 21301.5, overlap = 69
PHY-3002 : Step(2039): len = 20898.5, overlap = 64.5
PHY-3002 : Step(2040): len = 19990.2, overlap = 60
PHY-3002 : Step(2041): len = 19438.3, overlap = 61.25
PHY-3002 : Step(2042): len = 19115.9, overlap = 49.5
PHY-3002 : Step(2043): len = 18754.6, overlap = 49.5
PHY-3002 : Step(2044): len = 18331.9, overlap = 63
PHY-3002 : Step(2045): len = 18015.2, overlap = 64.25
PHY-3002 : Step(2046): len = 17715.5, overlap = 59.75
PHY-3002 : Step(2047): len = 17614.1, overlap = 58.5
PHY-3002 : Step(2048): len = 17519.6, overlap = 58.5
PHY-3002 : Step(2049): len = 17450.6, overlap = 58.5
PHY-3002 : Step(2050): len = 17323.9, overlap = 54
PHY-3002 : Step(2051): len = 17179.1, overlap = 54
PHY-3002 : Step(2052): len = 17165.9, overlap = 58.5
PHY-3002 : Step(2053): len = 17217.9, overlap = 54
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78576e-06
PHY-3002 : Step(2054): len = 17581.9, overlap = 49.5
PHY-3002 : Step(2055): len = 18094.3, overlap = 54
PHY-3002 : Step(2056): len = 18330.7, overlap = 51.75
PHY-3002 : Step(2057): len = 18176.5, overlap = 51.75
PHY-3002 : Step(2058): len = 18108.9, overlap = 51.75
PHY-3002 : Step(2059): len = 17838.9, overlap = 51.75
PHY-3002 : Step(2060): len = 17685.2, overlap = 51.75
PHY-3002 : Step(2061): len = 17684.4, overlap = 51.75
PHY-3002 : Step(2062): len = 17709.9, overlap = 51.75
PHY-3002 : Step(2063): len = 17681.6, overlap = 51.75
PHY-3002 : Step(2064): len = 17634.5, overlap = 51.75
PHY-3002 : Step(2065): len = 17730.8, overlap = 51.75
PHY-3002 : Step(2066): len = 17711.7, overlap = 51.75
PHY-3002 : Step(2067): len = 17471.4, overlap = 54
PHY-3002 : Step(2068): len = 17441.8, overlap = 49.5
PHY-3002 : Step(2069): len = 17450.9, overlap = 49.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.57153e-06
PHY-3002 : Step(2070): len = 17942.6, overlap = 49
PHY-3002 : Step(2071): len = 18174.3, overlap = 47.5
PHY-3002 : Step(2072): len = 18234.1, overlap = 47.5
PHY-3002 : Step(2073): len = 18213.5, overlap = 45.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.51431e-05
PHY-3002 : Step(2074): len = 18619.4, overlap = 47.5
PHY-3002 : Step(2075): len = 18787.8, overlap = 45.25
PHY-3002 : Step(2076): len = 18796.5, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008908s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (350.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.09307e-05
PHY-3002 : Step(2077): len = 22602.6, overlap = 7
PHY-3002 : Step(2078): len = 22512.1, overlap = 7.25
PHY-3002 : Step(2079): len = 22346.9, overlap = 7.25
PHY-3002 : Step(2080): len = 22254.3, overlap = 7.5
PHY-3002 : Step(2081): len = 22053.7, overlap = 7
PHY-3002 : Step(2082): len = 21987.9, overlap = 7
PHY-3002 : Step(2083): len = 21725.8, overlap = 7.25
PHY-3002 : Step(2084): len = 21606.3, overlap = 6
PHY-3002 : Step(2085): len = 21544.7, overlap = 6
PHY-3002 : Step(2086): len = 21441.7, overlap = 6
PHY-3002 : Step(2087): len = 21416.3, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.18615e-05
PHY-3002 : Step(2088): len = 21376, overlap = 6
PHY-3002 : Step(2089): len = 21376, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.3723e-05
PHY-3002 : Step(2090): len = 21389.4, overlap = 6
PHY-3002 : Step(2091): len = 21390.9, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.84439e-05
PHY-3002 : Step(2092): len = 21434, overlap = 15
PHY-3002 : Step(2093): len = 21483.6, overlap = 15.25
PHY-3002 : Step(2094): len = 21542.4, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.68878e-05
PHY-3002 : Step(2095): len = 21825.6, overlap = 12.25
PHY-3002 : Step(2096): len = 22001.7, overlap = 11.75
PHY-3002 : Step(2097): len = 22677.9, overlap = 11
PHY-3002 : Step(2098): len = 22688.7, overlap = 10.75
PHY-3002 : Step(2099): len = 22645.9, overlap = 9.75
PHY-3002 : Step(2100): len = 22573.1, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.37756e-05
PHY-3002 : Step(2101): len = 22758.1, overlap = 8.75
PHY-3002 : Step(2102): len = 22758.1, overlap = 8.75
PHY-3002 : Step(2103): len = 22741.2, overlap = 8.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000147551
PHY-3002 : Step(2104): len = 23302.3, overlap = 7.75
PHY-3002 : Step(2105): len = 23462.9, overlap = 7.75
PHY-3002 : Step(2106): len = 24124.3, overlap = 6.75
PHY-3002 : Step(2107): len = 24256.6, overlap = 7.25
PHY-3002 : Step(2108): len = 24331.7, overlap = 6.5
PHY-3002 : Step(2109): len = 24114.8, overlap = 6.75
PHY-3002 : Step(2110): len = 23951.2, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026961s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (115.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0019865
PHY-3002 : Step(2111): len = 27614.6, overlap = 2.25
PHY-3002 : Step(2112): len = 27182.9, overlap = 2.75
PHY-3002 : Step(2113): len = 26757.8, overlap = 5.25
PHY-3002 : Step(2114): len = 26647.6, overlap = 5.75
PHY-3002 : Step(2115): len = 26581.6, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.003973
PHY-3002 : Step(2116): len = 26610.9, overlap = 6.5
PHY-3002 : Step(2117): len = 26527.6, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.007946
PHY-3002 : Step(2118): len = 26486.4, overlap = 7.5
PHY-3002 : Step(2119): len = 26448.7, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008802s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (177.2%)

PHY-3001 : Legalized: Len = 27524, Over = 0
PHY-3001 : Final: Len = 27524, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.793810s wall, 2.932819s user + 0.452403s system = 3.385222s CPU (188.7%)

RUN-1004 : used memory is 428 MB, reserved memory is 378 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 222 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 203 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : End pin swap;  0.160665s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (97.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 365 instances
RUN-1001 : 145 mslices, 146 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 461 nets have 2 pins
RUN-1001 : 106 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 37816, over cnt = 90(0%), over = 234, worst = 8
PHY-1002 : len = 38464, over cnt = 57(0%), over = 133, worst = 4
PHY-1002 : len = 39272, over cnt = 52(0%), over = 68, worst = 3
PHY-1002 : len = 40360, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 40632, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2701, tnet num: 633, tinst num: 363, tnode num: 3124, tedge num: 4687.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 423 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.395637s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (102.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.091654s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.1%)

PHY-1002 : len = 16088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.761990s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (98.3%)

PHY-1002 : len = 31072, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.043868s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (106.7%)

PHY-1002 : len = 31008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.015624s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (199.7%)

PHY-1002 : len = 31008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  1.770731s wall, 2.168414s user + 0.015600s system = 2.184014s CPU (123.3%)

PHY-1002 : len = 143688, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.021707s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.9%)

PHY-1002 : len = 143336, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143336
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.086844s wall, 5.257234s user + 0.327602s system = 5.584836s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.729281s wall, 5.928038s user + 0.327602s system = 6.255640s CPU (109.2%)

RUN-1004 : used memory is 434 MB, reserved memory is 391 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  582   out of  19600    2.97%
#reg                  147   out of  19600    0.75%
#le                   582
  #lut only           435   out of    582   74.74%
  #reg only             0   out of    582    0.00%
  #lut&reg            147   out of    582   25.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 365
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 635, pip num: 7349
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 958 valid insts, and 22708 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.608282s wall, 8.782856s user + 0.109201s system = 8.892057s CPU (246.4%)

RUN-1004 : used memory is 443 MB, reserved memory is 398 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.805715s wall, 1.747211s user + 0.046800s system = 1.794012s CPU (99.4%)

RUN-1004 : used memory is 536 MB, reserved memory is 492 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.114719s wall, 0.592804s user + 0.062400s system = 0.655204s CPU (9.2%)

RUN-1004 : used memory is 564 MB, reserved memory is 519 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.684414s wall, 2.433616s user + 0.187201s system = 2.620817s CPU (27.1%)

RUN-1004 : used memory is 421 MB, reserved memory is 367 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 638/4 useful/useless nets, 476/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 222 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 578/5 useful/useless nets, 416/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 66 better
SYN-1014 : Optimize round 3
SYN-1032 : 578/0 useful/useless nets, 416/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                48
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               4
#MACRO_MUX            167

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |71     |145    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 685/7 useful/useless nets, 531/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 654/0 useful/useless nets, 500/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 773/0 useful/useless nets, 619/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 773/0 useful/useless nets, 619/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1209/2 useful/useless nets, 1055/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 222 (3.29), #lev = 3 (2.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 222 (3.24), #lev = 3 (2.52)
SYN-2581 : Mapping with K=4, #lut = 222 (3.24), #lev = 3 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 389 instances into 228 LUTs, name keeping = 79%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1041/0 useful/useless nets, 887/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 228 LUT to BLE ...
SYN-4008 : Packed 228 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 81 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 228/488 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  600   out of  19600    3.06%
#reg                  147   out of  19600    0.75%
#le                   600
  #lut only           453   out of    600   75.50%
  #reg only             0   out of    600    0.00%
  #lut&reg            147   out of    600   24.50%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |600   |600   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 374 instances
RUN-1001 : 150 mslices, 150 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 644 nets
RUN-1001 : 469 nets have 2 pins
RUN-1001 : 90 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 372 instances, 300 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2734, tnet num: 642, tinst num: 372, tnode num: 3157, tedge num: 4735.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 642 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 423 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074544s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (125.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 174237
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2120): len = 117107, overlap = 74.25
PHY-3002 : Step(2121): len = 86439.2, overlap = 76.5
PHY-3002 : Step(2122): len = 69648.2, overlap = 76.5
PHY-3002 : Step(2123): len = 61388.2, overlap = 76.5
PHY-3002 : Step(2124): len = 53318.7, overlap = 74.25
PHY-3002 : Step(2125): len = 43690.5, overlap = 76.5
PHY-3002 : Step(2126): len = 38087.4, overlap = 76.5
PHY-3002 : Step(2127): len = 34147.3, overlap = 76.5
PHY-3002 : Step(2128): len = 30913.6, overlap = 74.25
PHY-3002 : Step(2129): len = 29066.2, overlap = 76.5
PHY-3002 : Step(2130): len = 27424.5, overlap = 74.25
PHY-3002 : Step(2131): len = 24902.2, overlap = 74.25
PHY-3002 : Step(2132): len = 22183.4, overlap = 76.5
PHY-3002 : Step(2133): len = 20176.9, overlap = 77.25
PHY-3002 : Step(2134): len = 18699.7, overlap = 77
PHY-3002 : Step(2135): len = 18175, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99123e-06
PHY-3002 : Step(2136): len = 18974.9, overlap = 74.25
PHY-3002 : Step(2137): len = 21730.4, overlap = 72
PHY-3002 : Step(2138): len = 20636.5, overlap = 69.75
PHY-3002 : Step(2139): len = 20494.5, overlap = 72
PHY-3002 : Step(2140): len = 20497.1, overlap = 69.75
PHY-3002 : Step(2141): len = 20493.7, overlap = 67.5
PHY-3002 : Step(2142): len = 20606.1, overlap = 67.5
PHY-3002 : Step(2143): len = 20286.3, overlap = 67.5
PHY-3002 : Step(2144): len = 19701.3, overlap = 65.25
PHY-3002 : Step(2145): len = 19641.1, overlap = 64.25
PHY-3002 : Step(2146): len = 19266, overlap = 63.75
PHY-3002 : Step(2147): len = 18598.5, overlap = 68.25
PHY-3002 : Step(2148): len = 18045.7, overlap = 66
PHY-3002 : Step(2149): len = 17542.2, overlap = 67.75
PHY-3002 : Step(2150): len = 17284.5, overlap = 70
PHY-3002 : Step(2151): len = 17194.5, overlap = 67.75
PHY-3002 : Step(2152): len = 17233, overlap = 57.25
PHY-3002 : Step(2153): len = 17178.2, overlap = 57.25
PHY-3002 : Step(2154): len = 17203.7, overlap = 57.25
PHY-3002 : Step(2155): len = 17251.9, overlap = 50.5
PHY-3002 : Step(2156): len = 17236.7, overlap = 55
PHY-3002 : Step(2157): len = 16945.8, overlap = 59.5
PHY-3002 : Step(2158): len = 16720.2, overlap = 57.5
PHY-3002 : Step(2159): len = 16591.9, overlap = 64
PHY-3002 : Step(2160): len = 16340.8, overlap = 66.5
PHY-3002 : Step(2161): len = 16172.1, overlap = 64.25
PHY-3002 : Step(2162): len = 16150.3, overlap = 62
PHY-3002 : Step(2163): len = 16102.7, overlap = 62
PHY-3002 : Step(2164): len = 15991.3, overlap = 60
PHY-3002 : Step(2165): len = 15824.1, overlap = 57.5
PHY-3002 : Step(2166): len = 15528.4, overlap = 55
PHY-3002 : Step(2167): len = 15349.2, overlap = 59.5
PHY-3002 : Step(2168): len = 15269.6, overlap = 59.5
PHY-3002 : Step(2169): len = 15198.4, overlap = 57.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.98246e-06
PHY-3002 : Step(2170): len = 15920.2, overlap = 57.25
PHY-3002 : Step(2171): len = 16176, overlap = 57.25
PHY-3002 : Step(2172): len = 16207.5, overlap = 50.5
PHY-3002 : Step(2173): len = 16211, overlap = 50.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.96491e-06
PHY-3002 : Step(2174): len = 16576.8, overlap = 48.25
PHY-3002 : Step(2175): len = 16770.9, overlap = 46
PHY-3002 : Step(2176): len = 16853.6, overlap = 48.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010363s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69623e-05
PHY-3002 : Step(2177): len = 23720.1, overlap = 7.75
PHY-3002 : Step(2178): len = 23657.8, overlap = 8
PHY-3002 : Step(2179): len = 23536.9, overlap = 7.25
PHY-3002 : Step(2180): len = 23525.5, overlap = 7.25
PHY-3002 : Step(2181): len = 23528.1, overlap = 7.25
PHY-3002 : Step(2182): len = 23521, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39246e-05
PHY-3002 : Step(2183): len = 23497.8, overlap = 7
PHY-3002 : Step(2184): len = 23493.1, overlap = 7
PHY-3002 : Step(2185): len = 23500.4, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.78493e-05
PHY-3002 : Step(2186): len = 23583.3, overlap = 6.25
PHY-3002 : Step(2187): len = 23639.3, overlap = 6
PHY-3002 : Step(2188): len = 23873.5, overlap = 2
PHY-3002 : Step(2189): len = 24130.6, overlap = 0
PHY-3002 : Step(2190): len = 24135.2, overlap = 0
PHY-3002 : Step(2191): len = 24093.9, overlap = 0
PHY-3002 : Step(2192): len = 24096, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.82697e-05
PHY-3002 : Step(2193): len = 24157.4, overlap = 11.5
PHY-3002 : Step(2194): len = 24181.8, overlap = 11.5
PHY-3002 : Step(2195): len = 24456.5, overlap = 9.5
PHY-3002 : Step(2196): len = 24573.9, overlap = 11.5
PHY-3002 : Step(2197): len = 24368.2, overlap = 11.75
PHY-3002 : Step(2198): len = 24232, overlap = 11.25
PHY-3002 : Step(2199): len = 24107.2, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65393e-05
PHY-3002 : Step(2200): len = 24156.8, overlap = 9.5
PHY-3002 : Step(2201): len = 24156.8, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.30786e-05
PHY-3002 : Step(2202): len = 24416.1, overlap = 11.75
PHY-3002 : Step(2203): len = 24416.1, overlap = 11.75
PHY-3002 : Step(2204): len = 24491.2, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025310s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (184.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00367639
PHY-3002 : Step(2205): len = 31400.1, overlap = 1.75
PHY-3002 : Step(2206): len = 31274, overlap = 2.75
PHY-3002 : Step(2207): len = 30266.2, overlap = 5.5
PHY-3002 : Step(2208): len = 30009.2, overlap = 6
PHY-3002 : Step(2209): len = 29881.9, overlap = 5.75
PHY-3002 : Step(2210): len = 29764.7, overlap = 6.5
PHY-3002 : Step(2211): len = 29601, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00735278
PHY-3002 : Step(2212): len = 29523.1, overlap = 8
PHY-3002 : Step(2213): len = 29485.7, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0147056
PHY-3002 : Step(2214): len = 29509.4, overlap = 8
PHY-3002 : Step(2215): len = 29512.9, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008631s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (180.7%)

PHY-3001 : Legalized: Len = 30679.8, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 30743.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.942517s wall, 2.652017s user + 0.608404s system = 3.260421s CPU (167.8%)

RUN-1004 : used memory is 430 MB, reserved memory is 382 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 219 to 195
PHY-1001 : Pin misalignment score is improved from 195 to 194
PHY-1001 : Pin misalignment score is improved from 194 to 194
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 194
PHY-1001 : Pin misalignment score is improved from 194 to 194
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : End pin swap;  0.216355s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (100.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 374 instances
RUN-1001 : 150 mslices, 150 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 644 nets
RUN-1001 : 469 nets have 2 pins
RUN-1001 : 90 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 43624, over cnt = 101(0%), over = 231, worst = 8
PHY-1002 : len = 44288, over cnt = 57(0%), over = 111, worst = 4
PHY-1002 : len = 44536, over cnt = 45(0%), over = 54, worst = 2
PHY-1002 : len = 45880, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 45840, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2734, tnet num: 642, tinst num: 372, tnode num: 3157, tedge num: 4735.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 642 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 238 clock pins, and constraint 423 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.476420s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (101.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.098723s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.8%)

PHY-1002 : len = 16160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.841922s wall, 1.872012s user + 0.015600s system = 1.887612s CPU (102.5%)

PHY-1002 : len = 51296, over cnt = 17(0%), over = 18, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.090009s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (104.0%)

PHY-1002 : len = 51104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.024290s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (64.2%)

PHY-1002 : len = 51040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 :  2.076666s wall, 2.371215s user + 0.000000s system = 2.371215s CPU (114.2%)

PHY-1002 : len = 150312, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.025470s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (122.5%)

PHY-1002 : len = 150304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 150304
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.708214s wall, 6.754843s user + 0.343202s system = 7.098045s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.492741s wall, 7.503648s user + 0.374402s system = 7.878050s CPU (105.1%)

RUN-1004 : used memory is 434 MB, reserved memory is 391 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  600   out of  19600    3.06%
#reg                  147   out of  19600    0.75%
#le                   600
  #lut only           453   out of    600   75.50%
  #reg only             0   out of    600    0.00%
  #lut&reg            147   out of    600   24.50%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 374
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 644, pip num: 7531
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1104 valid insts, and 23303 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.476774s wall, 9.235259s user + 0.171601s system = 9.406860s CPU (270.6%)

RUN-1004 : used memory is 443 MB, reserved memory is 399 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.812121s wall, 1.762811s user + 0.046800s system = 1.809612s CPU (99.9%)

RUN-1004 : used memory is 536 MB, reserved memory is 492 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.313287s wall, 0.468003s user + 0.187201s system = 0.655204s CPU (9.0%)

RUN-1004 : used memory is 565 MB, reserved memory is 520 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.905633s wall, 2.355615s user + 0.280802s system = 2.636417s CPU (26.6%)

RUN-1004 : used memory is 422 MB, reserved memory is 369 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 539/4 useful/useless nets, 392/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 508/5 useful/useless nets, 361/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 508/0 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          180
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                129
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               4
#MACRO_MUX            151

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |51     |129    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 615/7 useful/useless nets, 476/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 584/0 useful/useless nets, 445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 703/0 useful/useless nets, 564/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 703/0 useful/useless nets, 564/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 1088/2 useful/useless nets, 949/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 205 (3.20), #lev = 3 (2.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 205 (3.14), #lev = 3 (2.48)
SYN-2581 : Mapping with K=4, #lut = 205 (3.14), #lev = 3 (2.48)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 353 instances into 211 LUTs, name keeping = 78%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 940/0 useful/useless nets, 801/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 131 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 252 adder to BLE ...
SYN-4008 : Packed 252 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 211 LUT to BLE ...
SYN-4008 : Packed 211 LUT and 129 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 211/448 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  537   out of  19600    2.74%
#reg                  131   out of  19600    0.67%
#le                   537
  #lut only           406   out of    537   75.61%
  #reg only             0   out of    537    0.00%
  #lut&reg            131   out of    537   24.39%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |537   |537   |131   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 343 instances
RUN-1001 : 134 mslices, 135 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 589 nets
RUN-1001 : 433 nets have 2 pins
RUN-1001 : 89 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 341 instances, 269 slices, 20 macros(163 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2519, tnet num: 587, tinst num: 341, tnode num: 2910, tedge num: 4352.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 587 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 222 clock pins, and constraint 391 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073377s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (106.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154062
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2216): len = 101000, overlap = 74.25
PHY-3002 : Step(2217): len = 73613.1, overlap = 76.5
PHY-3002 : Step(2218): len = 58180.7, overlap = 76.5
PHY-3002 : Step(2219): len = 51158.1, overlap = 76.5
PHY-3002 : Step(2220): len = 44969.9, overlap = 76.5
PHY-3002 : Step(2221): len = 38622.6, overlap = 76.5
PHY-3002 : Step(2222): len = 34185, overlap = 76.5
PHY-3002 : Step(2223): len = 30805.9, overlap = 76.5
PHY-3002 : Step(2224): len = 27688.4, overlap = 76.5
PHY-3002 : Step(2225): len = 26226.6, overlap = 76.75
PHY-3002 : Step(2226): len = 25360.7, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61844e-06
PHY-3002 : Step(2227): len = 25248.3, overlap = 74.25
PHY-3002 : Step(2228): len = 26517.7, overlap = 69.75
PHY-3002 : Step(2229): len = 25178.8, overlap = 69.75
PHY-3002 : Step(2230): len = 24739.3, overlap = 69.75
PHY-3002 : Step(2231): len = 24676.5, overlap = 67.5
PHY-3002 : Step(2232): len = 24244.3, overlap = 69.75
PHY-3002 : Step(2233): len = 23070.7, overlap = 65.25
PHY-3002 : Step(2234): len = 22185.3, overlap = 70.75
PHY-3002 : Step(2235): len = 21410.3, overlap = 70.75
PHY-3002 : Step(2236): len = 20897.7, overlap = 71.5
PHY-3002 : Step(2237): len = 20552.8, overlap = 75.5
PHY-3002 : Step(2238): len = 19996.8, overlap = 74.5
PHY-3002 : Step(2239): len = 19241.3, overlap = 67.75
PHY-3002 : Step(2240): len = 18717.5, overlap = 70
PHY-3002 : Step(2241): len = 18141.7, overlap = 68
PHY-3002 : Step(2242): len = 17512.2, overlap = 59
PHY-3002 : Step(2243): len = 16923.8, overlap = 59
PHY-3002 : Step(2244): len = 16615.6, overlap = 59
PHY-3002 : Step(2245): len = 16642.8, overlap = 54.25
PHY-3002 : Step(2246): len = 16643.4, overlap = 54.25
PHY-3002 : Step(2247): len = 16462.1, overlap = 61
PHY-3002 : Step(2248): len = 16378.2, overlap = 61.25
PHY-3002 : Step(2249): len = 16268.6, overlap = 63.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23687e-06
PHY-3002 : Step(2250): len = 16807.4, overlap = 61.25
PHY-3002 : Step(2251): len = 17094.7, overlap = 63.25
PHY-3002 : Step(2252): len = 17061.5, overlap = 58.75
PHY-3002 : Step(2253): len = 17053.3, overlap = 58.75
PHY-3002 : Step(2254): len = 17003.9, overlap = 56.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47374e-06
PHY-3002 : Step(2255): len = 17640.7, overlap = 61
PHY-3002 : Step(2256): len = 17888.2, overlap = 56.75
PHY-3002 : Step(2257): len = 17943.3, overlap = 59
PHY-3002 : Step(2258): len = 17927.1, overlap = 59
PHY-3002 : Step(2259): len = 17898.3, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011634s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (134.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.56873e-06
PHY-3002 : Step(2260): len = 23411.5, overlap = 8.75
PHY-3002 : Step(2261): len = 23432.9, overlap = 8.75
PHY-3002 : Step(2262): len = 23430.3, overlap = 8.75
PHY-3002 : Step(2263): len = 23447.9, overlap = 8.75
PHY-3002 : Step(2264): len = 23441.5, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71375e-05
PHY-3002 : Step(2265): len = 23359.2, overlap = 8.75
PHY-3002 : Step(2266): len = 23359.2, overlap = 8.75
PHY-3002 : Step(2267): len = 23378.5, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.42749e-05
PHY-3002 : Step(2268): len = 23413.3, overlap = 8.75
PHY-3002 : Step(2269): len = 23461.6, overlap = 8.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.57737e-05
PHY-3002 : Step(2270): len = 23480.8, overlap = 12
PHY-3002 : Step(2271): len = 23480.8, overlap = 12
PHY-3002 : Step(2272): len = 23508.6, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.83174e-05
PHY-3002 : Step(2273): len = 23751.7, overlap = 10.75
PHY-3002 : Step(2274): len = 23934.6, overlap = 10.5
PHY-3002 : Step(2275): len = 25391.8, overlap = 9.5
PHY-3002 : Step(2276): len = 25466.8, overlap = 7.5
PHY-3002 : Step(2277): len = 25556.8, overlap = 7
PHY-3002 : Step(2278): len = 25313.3, overlap = 7.25
PHY-3002 : Step(2279): len = 25274, overlap = 6.75
PHY-3002 : Step(2280): len = 25039.2, overlap = 9.25
PHY-3002 : Step(2281): len = 24790.2, overlap = 9.75
PHY-3002 : Step(2282): len = 24757.8, overlap = 9.25
PHY-3002 : Step(2283): len = 24687.9, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.66348e-05
PHY-3002 : Step(2284): len = 24803.9, overlap = 9.5
PHY-3002 : Step(2285): len = 24855.9, overlap = 9.5
PHY-3002 : Step(2286): len = 24953.1, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011327
PHY-3002 : Step(2287): len = 25247, overlap = 8.25
PHY-3002 : Step(2288): len = 25247, overlap = 8.25
PHY-3002 : Step(2289): len = 25331.2, overlap = 8.5
PHY-3002 : Step(2290): len = 25331.2, overlap = 8.5
PHY-3002 : Step(2291): len = 25428.8, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027173s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (114.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00198593
PHY-3002 : Step(2292): len = 30357.6, overlap = 1.5
PHY-3002 : Step(2293): len = 30172.4, overlap = 3
PHY-3002 : Step(2294): len = 29705.2, overlap = 4.25
PHY-3002 : Step(2295): len = 29339.2, overlap = 5.25
PHY-3002 : Step(2296): len = 29191.4, overlap = 5.5
PHY-3002 : Step(2297): len = 29138.3, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00397185
PHY-3002 : Step(2298): len = 29146.9, overlap = 5.75
PHY-3002 : Step(2299): len = 29112.3, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0079437
PHY-3002 : Step(2300): len = 29116.1, overlap = 5.5
PHY-3002 : Step(2301): len = 29090.6, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008385s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (186.0%)

PHY-3001 : Legalized: Len = 30274.8, Over = 0
PHY-3001 : Final: Len = 30274.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.822013s wall, 2.823618s user + 0.468003s system = 3.291621s CPU (180.7%)

RUN-1004 : used memory is 430 MB, reserved memory is 380 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 180 to 165
PHY-1001 : Pin misalignment score is improved from 165 to 165
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 167 to 165
PHY-1001 : Pin misalignment score is improved from 165 to 165
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : End pin swap;  0.158740s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (108.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 343 instances
RUN-1001 : 134 mslices, 135 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 589 nets
RUN-1001 : 433 nets have 2 pins
RUN-1001 : 89 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 40264, over cnt = 88(0%), over = 205, worst = 8
PHY-1002 : len = 40904, over cnt = 54(0%), over = 107, worst = 4
PHY-1002 : len = 41552, over cnt = 52(0%), over = 62, worst = 3
PHY-1002 : len = 42328, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 42560, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2519, tnet num: 587, tinst num: 341, tnode num: 2910, tedge num: 4352.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 587 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 222 clock pins, and constraint 391 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.423541s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (106.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.091680s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.1%)

PHY-1002 : len = 14400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.861278s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (99.6%)

PHY-1002 : len = 34216, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.195967s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (95.5%)

PHY-1002 : len = 33992, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.053663s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (145.4%)

PHY-1002 : len = 33968, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.043919s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (106.6%)

PHY-1002 : len = 33960, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.067329s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (115.9%)

PHY-1002 : len = 33952, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.036675s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.1%)

PHY-1002 : len = 33952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  2.287055s wall, 2.433616s user + 0.062400s system = 2.496016s CPU (109.1%)

PHY-1002 : len = 146312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 146312
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.102295s wall, 6.115239s user + 0.249602s system = 6.364841s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.775176s wall, 6.786043s user + 0.280802s system = 7.066845s CPU (104.3%)

RUN-1004 : used memory is 436 MB, reserved memory is 392 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  537   out of  19600    2.74%
#reg                  131   out of  19600    0.67%
#le                   537
  #lut only           406   out of    537   75.61%
  #reg only             0   out of    537    0.00%
  #lut&reg            131   out of    537   24.39%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 343
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 589, pip num: 7196
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1014 valid insts, and 21885 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.381585s wall, 8.892057s user + 0.140401s system = 9.032458s CPU (267.1%)

RUN-1004 : used memory is 445 MB, reserved memory is 399 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.980895s wall, 1.887612s user + 0.078001s system = 1.965613s CPU (99.2%)

RUN-1004 : used memory is 538 MB, reserved memory is 491 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.188963s wall, 0.577204s user + 0.062400s system = 0.639604s CPU (8.9%)

RUN-1004 : used memory is 566 MB, reserved memory is 520 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.967012s wall, 2.605217s user + 0.187201s system = 2.792418s CPU (28.0%)

RUN-1004 : used memory is 423 MB, reserved memory is 368 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 538/4 useful/useless nets, 391/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 507/5 useful/useless nets, 360/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 507/0 useful/useless nets, 360/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          180
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                129
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ               4
#MACRO_MUX            151

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |51     |129    |26     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-6521 WARNING: "	8000	:	FB;" address out of range
SYN-6521 WARNING: "	8001	:	DE;" address out of range
SYN-6521 WARNING: "	8002	:	FB;" address out of range
SYN-6521 WARNING: "	8003	:	DE;" address out of range
SYN-6521 WARNING: "	8004	:	FB;" address out of range
SYN-6521 WARNING: "	8005	:	DE;" address out of range
SYN-6521 WARNING: "	8006	:	FB;" address out of range
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 614/7 useful/useless nets, 475/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 583/0 useful/useless nets, 444/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 702/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 702/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 1070/2 useful/useless nets, 931/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 205 (3.20), #lev = 3 (2.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 205 (3.14), #lev = 3 (2.48)
SYN-2581 : Mapping with K=4, #lut = 205 (3.14), #lev = 3 (2.48)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 353 instances into 211 LUTs, name keeping = 78%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 922/0 useful/useless nets, 783/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 131 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 211 LUT to BLE ...
SYN-4008 : Packed 211 LUT and 129 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 211/439 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  519   out of  19600    2.65%
#reg                  131   out of  19600    0.67%
#le                   519
  #lut only           388   out of    519   74.76%
  #reg only             0   out of    519    0.00%
  #lut&reg            131   out of    519   25.24%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |519   |519   |131   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 334 instances
RUN-1001 : 130 mslices, 130 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 580 nets
RUN-1001 : 425 nets have 2 pins
RUN-1001 : 89 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 260 slices, 19 macros(154 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2486, tnet num: 578, tinst num: 332, tnode num: 2877, tedge num: 4304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 222 clock pins, and constraint 391 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080608s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (193.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 157102
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2302): len = 107367, overlap = 74.25
PHY-3002 : Step(2303): len = 77497.6, overlap = 76.5
PHY-3002 : Step(2304): len = 59739.4, overlap = 76.5
PHY-3002 : Step(2305): len = 50948.9, overlap = 76.5
PHY-3002 : Step(2306): len = 46099.3, overlap = 76.5
PHY-3002 : Step(2307): len = 39797.3, overlap = 76.5
PHY-3002 : Step(2308): len = 33497.1, overlap = 76.5
PHY-3002 : Step(2309): len = 29328.5, overlap = 76.5
PHY-3002 : Step(2310): len = 26077.2, overlap = 76.5
PHY-3002 : Step(2311): len = 23666.3, overlap = 74.25
PHY-3002 : Step(2312): len = 22918.7, overlap = 74.25
PHY-3002 : Step(2313): len = 22197.1, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8442e-06
PHY-3002 : Step(2314): len = 21883.9, overlap = 74.25
PHY-3002 : Step(2315): len = 23993.1, overlap = 74.25
PHY-3002 : Step(2316): len = 23290.3, overlap = 74.25
PHY-3002 : Step(2317): len = 23198.8, overlap = 74.25
PHY-3002 : Step(2318): len = 23044, overlap = 69.75
PHY-3002 : Step(2319): len = 22771, overlap = 69.75
PHY-3002 : Step(2320): len = 22330.1, overlap = 69.75
PHY-3002 : Step(2321): len = 21930.8, overlap = 67.5
PHY-3002 : Step(2322): len = 20873, overlap = 72
PHY-3002 : Step(2323): len = 19977.7, overlap = 69.75
PHY-3002 : Step(2324): len = 19160.5, overlap = 65.25
PHY-3002 : Step(2325): len = 18157.4, overlap = 65.25
PHY-3002 : Step(2326): len = 17111, overlap = 63
PHY-3002 : Step(2327): len = 16791.5, overlap = 63
PHY-3002 : Step(2328): len = 16949.5, overlap = 65.25
PHY-3002 : Step(2329): len = 16645.4, overlap = 63.25
PHY-3002 : Step(2330): len = 16639.6, overlap = 58.5
PHY-3002 : Step(2331): len = 16583.7, overlap = 57.25
PHY-3002 : Step(2332): len = 16435.8, overlap = 54
PHY-3002 : Step(2333): len = 16326.3, overlap = 54.25
PHY-3002 : Step(2334): len = 16205.5, overlap = 56.75
PHY-3002 : Step(2335): len = 16197.2, overlap = 56.75
PHY-3002 : Step(2336): len = 16166.3, overlap = 56.75
PHY-3002 : Step(2337): len = 16076.2, overlap = 57
PHY-3002 : Step(2338): len = 15920.4, overlap = 57.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68841e-06
PHY-3002 : Step(2339): len = 16535.2, overlap = 61.75
PHY-3002 : Step(2340): len = 16955.2, overlap = 61.75
PHY-3002 : Step(2341): len = 17019.2, overlap = 61.75
PHY-3002 : Step(2342): len = 17028.7, overlap = 61.75
PHY-3002 : Step(2343): len = 17005.4, overlap = 55
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.37682e-06
PHY-3002 : Step(2344): len = 17485.3, overlap = 53
PHY-3002 : Step(2345): len = 17758.4, overlap = 59.75
PHY-3002 : Step(2346): len = 17905.1, overlap = 59.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012900s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (120.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31022e-05
PHY-3002 : Step(2347): len = 22965.3, overlap = 7.5
PHY-3002 : Step(2348): len = 22759.2, overlap = 7.5
PHY-3002 : Step(2349): len = 22505.3, overlap = 7.25
PHY-3002 : Step(2350): len = 22428.7, overlap = 7.25
PHY-3002 : Step(2351): len = 22307, overlap = 7.25
PHY-3002 : Step(2352): len = 22180.2, overlap = 6.75
PHY-3002 : Step(2353): len = 22159.7, overlap = 6.75
PHY-3002 : Step(2354): len = 22092.1, overlap = 6.75
PHY-3002 : Step(2355): len = 22080, overlap = 6.75
PHY-3002 : Step(2356): len = 21977.5, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62044e-05
PHY-3002 : Step(2357): len = 21970.9, overlap = 6.25
PHY-3002 : Step(2358): len = 21970.9, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24088e-05
PHY-3002 : Step(2359): len = 21937, overlap = 6.25
PHY-3002 : Step(2360): len = 21937, overlap = 6.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05793e-05
PHY-3002 : Step(2361): len = 22109.5, overlap = 13.25
PHY-3002 : Step(2362): len = 22179.6, overlap = 12.75
PHY-3002 : Step(2363): len = 23246.2, overlap = 7
PHY-3002 : Step(2364): len = 23953.1, overlap = 8.25
PHY-3002 : Step(2365): len = 23290.4, overlap = 8.5
PHY-3002 : Step(2366): len = 23135.6, overlap = 8.75
PHY-3002 : Step(2367): len = 22907.3, overlap = 8.25
PHY-3002 : Step(2368): len = 22812.7, overlap = 8
PHY-3002 : Step(2369): len = 22787.7, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.11585e-05
PHY-3002 : Step(2370): len = 22783.9, overlap = 7.75
PHY-3002 : Step(2371): len = 22789, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.56352e-05
PHY-3002 : Step(2372): len = 23167.8, overlap = 7.25
PHY-3002 : Step(2373): len = 23226, overlap = 7.25
PHY-3002 : Step(2374): len = 23390.4, overlap = 7.5
PHY-3002 : Step(2375): len = 23444.1, overlap = 7.5
PHY-3002 : Step(2376): len = 23600.5, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025736s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (181.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00188946
PHY-3002 : Step(2377): len = 28554.9, overlap = 1
PHY-3002 : Step(2378): len = 27874.7, overlap = 3.75
PHY-3002 : Step(2379): len = 27593.4, overlap = 5
PHY-3002 : Step(2380): len = 27478.1, overlap = 5.5
PHY-3002 : Step(2381): len = 27428.6, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00377892
PHY-3002 : Step(2382): len = 27443.4, overlap = 5.75
PHY-3002 : Step(2383): len = 27422.4, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00755784
PHY-3002 : Step(2384): len = 27395.4, overlap = 6.25
PHY-3002 : Step(2385): len = 27376.1, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009610s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (162.3%)

PHY-3001 : Legalized: Len = 28523, Over = 0
PHY-3001 : Final: Len = 28523, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.853694s wall, 2.386815s user + 0.577204s system = 2.964019s CPU (159.9%)

RUN-1004 : used memory is 432 MB, reserved memory is 385 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 180 to 162
PHY-1001 : Pin misalignment score is improved from 162 to 162
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 162 to 162
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.101807s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (122.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 130 mslices, 130 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 580 nets
RUN-1001 : 425 nets have 2 pins
RUN-1001 : 89 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 37896, over cnt = 93(0%), over = 222, worst = 8
PHY-1002 : len = 38976, over cnt = 46(0%), over = 96, worst = 4
PHY-1002 : len = 39520, over cnt = 43(0%), over = 50, worst = 2
PHY-1002 : len = 40408, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 40296, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2486, tnet num: 578, tinst num: 332, tnode num: 2877, tedge num: 4304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 222 clock pins, and constraint 391 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.439145s wall, 0.452403s user + 0.015600s system = 0.468003s CPU (106.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.103990s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (105.0%)

PHY-1002 : len = 14672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.295151s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (98.8%)

PHY-1002 : len = 36904, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.041812s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (111.9%)

PHY-1002 : len = 36872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.770523s wall, 2.917219s user + 0.046800s system = 2.964019s CPU (107.0%)

PHY-1002 : len = 138120, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.029178s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (106.9%)

PHY-1002 : len = 138112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138112
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.840706s wall, 6.708043s user + 0.234002s system = 6.942044s CPU (101.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.471699s wall, 7.363247s user + 0.265202s system = 7.628449s CPU (102.1%)

RUN-1004 : used memory is 420 MB, reserved memory is 392 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  519   out of  19600    2.65%
#reg                  131   out of  19600    0.67%
#le                   519
  #lut only           388   out of    519   74.76%
  #reg only             0   out of    519    0.00%
  #lut&reg            131   out of    519   25.24%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 580, pip num: 6852
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1001 valid insts, and 20969 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.756581s wall, 9.235259s user + 0.140401s system = 9.375660s CPU (249.6%)

RUN-1004 : used memory is 427 MB, reserved memory is 398 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.843013s wall, 1.778411s user + 0.062400s system = 1.840812s CPU (99.9%)

RUN-1004 : used memory is 522 MB, reserved memory is 493 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.983820s wall, 0.374402s user + 0.062400s system = 0.436803s CPU (6.3%)

RUN-1004 : used memory is 550 MB, reserved memory is 521 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.584994s wall, 2.293215s user + 0.140401s system = 2.433616s CPU (25.4%)

RUN-1004 : used memory is 408 MB, reserved memory is 369 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 538/4 useful/useless nets, 391/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 507/5 useful/useless nets, 360/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 507/0 useful/useless nets, 360/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          180
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                129
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ               4
#MACRO_MUX            151

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |51     |129    |26     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 614/7 useful/useless nets, 475/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 583/0 useful/useless nets, 444/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 702/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 702/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 1070/2 useful/useless nets, 931/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 205 (3.20), #lev = 3 (2.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 205 (3.14), #lev = 3 (2.48)
SYN-2581 : Mapping with K=4, #lut = 205 (3.14), #lev = 3 (2.48)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 353 instances into 211 LUTs, name keeping = 78%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 922/0 useful/useless nets, 783/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 131 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 211 LUT to BLE ...
SYN-4008 : Packed 211 LUT and 129 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 211/439 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  519   out of  19600    2.65%
#reg                  131   out of  19600    0.67%
#le                   519
  #lut only           388   out of    519   74.76%
  #reg only             0   out of    519    0.00%
  #lut&reg            131   out of    519   25.24%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |519   |519   |131   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 334 instances
RUN-1001 : 130 mslices, 130 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 580 nets
RUN-1001 : 425 nets have 2 pins
RUN-1001 : 89 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 260 slices, 19 macros(154 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2486, tnet num: 578, tinst num: 332, tnode num: 2877, tedge num: 4304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 222 clock pins, and constraint 391 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081971s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (114.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 157102
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2386): len = 107367, overlap = 74.25
PHY-3002 : Step(2387): len = 77497.6, overlap = 76.5
PHY-3002 : Step(2388): len = 59739.4, overlap = 76.5
PHY-3002 : Step(2389): len = 50948.9, overlap = 76.5
PHY-3002 : Step(2390): len = 46099.3, overlap = 76.5
PHY-3002 : Step(2391): len = 39797.3, overlap = 76.5
PHY-3002 : Step(2392): len = 33497.1, overlap = 76.5
PHY-3002 : Step(2393): len = 29328.5, overlap = 76.5
PHY-3002 : Step(2394): len = 26077.2, overlap = 76.5
PHY-3002 : Step(2395): len = 23666.3, overlap = 74.25
PHY-3002 : Step(2396): len = 22918.7, overlap = 74.25
PHY-3002 : Step(2397): len = 22197.1, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8442e-06
PHY-3002 : Step(2398): len = 21883.9, overlap = 74.25
PHY-3002 : Step(2399): len = 23993.1, overlap = 74.25
PHY-3002 : Step(2400): len = 23290.3, overlap = 74.25
PHY-3002 : Step(2401): len = 23198.8, overlap = 74.25
PHY-3002 : Step(2402): len = 23044, overlap = 69.75
PHY-3002 : Step(2403): len = 22771, overlap = 69.75
PHY-3002 : Step(2404): len = 22330.1, overlap = 69.75
PHY-3002 : Step(2405): len = 21930.8, overlap = 67.5
PHY-3002 : Step(2406): len = 20873, overlap = 72
PHY-3002 : Step(2407): len = 19977.7, overlap = 69.75
PHY-3002 : Step(2408): len = 19160.5, overlap = 65.25
PHY-3002 : Step(2409): len = 18157.4, overlap = 65.25
PHY-3002 : Step(2410): len = 17111, overlap = 63
PHY-3002 : Step(2411): len = 16791.5, overlap = 63
PHY-3002 : Step(2412): len = 16949.5, overlap = 65.25
PHY-3002 : Step(2413): len = 16645.4, overlap = 63.25
PHY-3002 : Step(2414): len = 16639.6, overlap = 58.5
PHY-3002 : Step(2415): len = 16583.7, overlap = 57.25
PHY-3002 : Step(2416): len = 16435.8, overlap = 54
PHY-3002 : Step(2417): len = 16326.3, overlap = 54.25
PHY-3002 : Step(2418): len = 16205.5, overlap = 56.75
PHY-3002 : Step(2419): len = 16197.2, overlap = 56.75
PHY-3002 : Step(2420): len = 16166.3, overlap = 56.75
PHY-3002 : Step(2421): len = 16076.2, overlap = 57
PHY-3002 : Step(2422): len = 15920.4, overlap = 57.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68841e-06
PHY-3002 : Step(2423): len = 16535.2, overlap = 61.75
PHY-3002 : Step(2424): len = 16955.2, overlap = 61.75
PHY-3002 : Step(2425): len = 17019.2, overlap = 61.75
PHY-3002 : Step(2426): len = 17028.7, overlap = 61.75
PHY-3002 : Step(2427): len = 17005.4, overlap = 55
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.37682e-06
PHY-3002 : Step(2428): len = 17485.3, overlap = 53
PHY-3002 : Step(2429): len = 17758.4, overlap = 59.75
PHY-3002 : Step(2430): len = 17905.1, overlap = 59.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31022e-05
PHY-3002 : Step(2431): len = 22965.3, overlap = 7.5
PHY-3002 : Step(2432): len = 22759.2, overlap = 7.5
PHY-3002 : Step(2433): len = 22505.3, overlap = 7.25
PHY-3002 : Step(2434): len = 22428.7, overlap = 7.25
PHY-3002 : Step(2435): len = 22307, overlap = 7.25
PHY-3002 : Step(2436): len = 22180.2, overlap = 6.75
PHY-3002 : Step(2437): len = 22159.7, overlap = 6.75
PHY-3002 : Step(2438): len = 22092.1, overlap = 6.75
PHY-3002 : Step(2439): len = 22080, overlap = 6.75
PHY-3002 : Step(2440): len = 21977.5, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62044e-05
PHY-3002 : Step(2441): len = 21970.9, overlap = 6.25
PHY-3002 : Step(2442): len = 21970.9, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24088e-05
PHY-3002 : Step(2443): len = 21937, overlap = 6.25
PHY-3002 : Step(2444): len = 21937, overlap = 6.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05793e-05
PHY-3002 : Step(2445): len = 22109.5, overlap = 13.25
PHY-3002 : Step(2446): len = 22179.6, overlap = 12.75
PHY-3002 : Step(2447): len = 23246.2, overlap = 7
PHY-3002 : Step(2448): len = 23953.1, overlap = 8.25
PHY-3002 : Step(2449): len = 23290.4, overlap = 8.5
PHY-3002 : Step(2450): len = 23135.6, overlap = 8.75
PHY-3002 : Step(2451): len = 22907.3, overlap = 8.25
PHY-3002 : Step(2452): len = 22812.7, overlap = 8
PHY-3002 : Step(2453): len = 22787.7, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.11585e-05
PHY-3002 : Step(2454): len = 22783.9, overlap = 7.75
PHY-3002 : Step(2455): len = 22789, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.56352e-05
PHY-3002 : Step(2456): len = 23167.8, overlap = 7.25
PHY-3002 : Step(2457): len = 23226, overlap = 7.25
PHY-3002 : Step(2458): len = 23390.4, overlap = 7.5
PHY-3002 : Step(2459): len = 23444.1, overlap = 7.5
PHY-3002 : Step(2460): len = 23600.5, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026568s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (117.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00188946
PHY-3002 : Step(2461): len = 28554.9, overlap = 1
PHY-3002 : Step(2462): len = 27874.7, overlap = 3.75
PHY-3002 : Step(2463): len = 27593.4, overlap = 5
PHY-3002 : Step(2464): len = 27478.1, overlap = 5.5
PHY-3002 : Step(2465): len = 27428.6, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00377892
PHY-3002 : Step(2466): len = 27443.4, overlap = 5.75
PHY-3002 : Step(2467): len = 27422.4, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00755784
PHY-3002 : Step(2468): len = 27395.4, overlap = 6.25
PHY-3002 : Step(2469): len = 27376.1, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011272s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (138.4%)

PHY-3001 : Legalized: Len = 28523, Over = 0
PHY-3001 : Final: Len = 28523, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.920922s wall, 2.558416s user + 0.842405s system = 3.400822s CPU (177.0%)

RUN-1004 : used memory is 424 MB, reserved memory is 388 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 180 to 162
PHY-1001 : Pin misalignment score is improved from 162 to 162
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 162 to 162
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.121273s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 130 mslices, 130 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 580 nets
RUN-1001 : 425 nets have 2 pins
RUN-1001 : 89 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 37896, over cnt = 93(0%), over = 222, worst = 8
PHY-1002 : len = 38976, over cnt = 46(0%), over = 96, worst = 4
PHY-1002 : len = 39520, over cnt = 43(0%), over = 50, worst = 2
PHY-1002 : len = 40408, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 40296, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2486, tnet num: 578, tinst num: 332, tnode num: 2877, tedge num: 4304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 222 clock pins, and constraint 391 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.439089s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (99.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.099249s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.3%)

PHY-1002 : len = 14672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.377684s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (98.5%)

PHY-1002 : len = 36904, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.047422s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.7%)

PHY-1002 : len = 36872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.323631s wall, 2.496016s user + 0.015600s system = 2.511616s CPU (108.1%)

PHY-1002 : len = 138120, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.022378s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.7%)

PHY-1002 : len = 138112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138112
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.459032s wall, 6.364841s user + 0.327602s system = 6.692443s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.113751s wall, 7.035645s user + 0.358802s system = 7.394447s CPU (103.9%)

RUN-1004 : used memory is 430 MB, reserved memory is 398 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  519   out of  19600    2.65%
#reg                  131   out of  19600    0.67%
#le                   519
  #lut only           388   out of    519   74.76%
  #reg only             0   out of    519    0.00%
  #lut&reg            131   out of    519   25.24%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 580, pip num: 6852
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1001 valid insts, and 20969 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.626472s wall, 9.188459s user + 0.046800s system = 9.235259s CPU (254.7%)

RUN-1004 : used memory is 439 MB, reserved memory is 406 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.845997s wall, 1.731611s user + 0.124801s system = 1.856412s CPU (100.6%)

RUN-1004 : used memory is 532 MB, reserved memory is 499 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.993742s wall, 0.312002s user + 0.140401s system = 0.452403s CPU (6.5%)

RUN-1004 : used memory is 561 MB, reserved memory is 527 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.559336s wall, 2.168414s user + 0.312002s system = 2.480416s CPU (25.9%)

RUN-1004 : used memory is 456 MB, reserved memory is 416 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-8007 ERROR: syntax error near '&&' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(83)
HDL-1007 : Verilog file 'source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-8007 ERROR: syntax error near '&&' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(83)
HDL-1007 : Verilog file 'source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 606/4 useful/useless nets, 444/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 575/5 useful/useless nets, 413/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 575/0 useful/useless nets, 413/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          198
  #and                 13
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            183

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |53     |145    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 682/7 useful/useless nets, 528/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 651/0 useful/useless nets, 497/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 785/0 useful/useless nets, 631/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 631/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1187/2 useful/useless nets, 1033/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 227 (3.02), #lev = 4 (2.96)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 227 (2.97), #lev = 4 (2.96)
SYN-2581 : Mapping with K=4, #lut = 227 (2.97), #lev = 4 (2.96)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 403 instances into 233 LUTs, name keeping = 78%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1010/0 useful/useless nets, 856/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 252 adder to BLE ...
SYN-4008 : Packed 252 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 233 LUT to BLE ...
SYN-4008 : Packed 233 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 86 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 233/475 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  147   out of  19600    0.75%
#le                   569
  #lut only           422   out of    569   74.17%
  #reg only             0   out of    569    0.00%
  #lut&reg            147   out of    569   25.83%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |569   |569   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 359 instances
RUN-1001 : 142 mslices, 143 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 631 nets
RUN-1001 : 460 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 357 instances, 285 slices, 21 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2636, tnet num: 629, tinst num: 357, tnode num: 3067, tedge num: 4561.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 246 clock pins, and constraint 431 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.083854s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (111.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 179586
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2470): len = 116438, overlap = 76.5
PHY-3002 : Step(2471): len = 83097.9, overlap = 76.5
PHY-3002 : Step(2472): len = 65338.2, overlap = 69.75
PHY-3002 : Step(2473): len = 56811.7, overlap = 74.25
PHY-3002 : Step(2474): len = 50218.5, overlap = 74.25
PHY-3002 : Step(2475): len = 43126.3, overlap = 74.25
PHY-3002 : Step(2476): len = 37619.5, overlap = 74.25
PHY-3002 : Step(2477): len = 33351.9, overlap = 74.25
PHY-3002 : Step(2478): len = 29951.6, overlap = 74.25
PHY-3002 : Step(2479): len = 27555, overlap = 74.25
PHY-3002 : Step(2480): len = 24749.3, overlap = 74.25
PHY-3002 : Step(2481): len = 23436.3, overlap = 74.25
PHY-3002 : Step(2482): len = 22751.3, overlap = 74.25
PHY-3002 : Step(2483): len = 21476.3, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47918e-06
PHY-3002 : Step(2484): len = 22386.2, overlap = 69.75
PHY-3002 : Step(2485): len = 24930.7, overlap = 67.5
PHY-3002 : Step(2486): len = 22716.7, overlap = 67.5
PHY-3002 : Step(2487): len = 22380.9, overlap = 65.25
PHY-3002 : Step(2488): len = 22308, overlap = 67.5
PHY-3002 : Step(2489): len = 22340.5, overlap = 65.25
PHY-3002 : Step(2490): len = 21870.5, overlap = 63
PHY-3002 : Step(2491): len = 20868.8, overlap = 58.5
PHY-3002 : Step(2492): len = 20621.8, overlap = 63
PHY-3002 : Step(2493): len = 19583.4, overlap = 56.25
PHY-3002 : Step(2494): len = 18467.3, overlap = 56.25
PHY-3002 : Step(2495): len = 18313.8, overlap = 51.75
PHY-3002 : Step(2496): len = 18258.3, overlap = 54
PHY-3002 : Step(2497): len = 18368.2, overlap = 54
PHY-3002 : Step(2498): len = 18472, overlap = 54
PHY-3002 : Step(2499): len = 18173.8, overlap = 47.25
PHY-3002 : Step(2500): len = 18092.9, overlap = 47.25
PHY-3002 : Step(2501): len = 17990.3, overlap = 47.25
PHY-3002 : Step(2502): len = 17924.1, overlap = 49.5
PHY-3002 : Step(2503): len = 17696.3, overlap = 54
PHY-3002 : Step(2504): len = 17358.9, overlap = 54
PHY-3002 : Step(2505): len = 17251.4, overlap = 63.5
PHY-3002 : Step(2506): len = 17297.3, overlap = 66
PHY-3002 : Step(2507): len = 17248.1, overlap = 66
PHY-3002 : Step(2508): len = 17225.7, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.95837e-06
PHY-3002 : Step(2509): len = 17797.8, overlap = 57
PHY-3002 : Step(2510): len = 18184.7, overlap = 50.25
PHY-3002 : Step(2511): len = 18340, overlap = 50.25
PHY-3002 : Step(2512): len = 18290.3, overlap = 46
PHY-3002 : Step(2513): len = 18144.7, overlap = 43.5
PHY-3002 : Step(2514): len = 18006.9, overlap = 42.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.91673e-06
PHY-3002 : Step(2515): len = 18528.8, overlap = 49.5
PHY-3002 : Step(2516): len = 18661.8, overlap = 47.25
PHY-3002 : Step(2517): len = 18673, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.98335e-05
PHY-3002 : Step(2518): len = 18941.6, overlap = 42.75
PHY-3002 : Step(2519): len = 18999.4, overlap = 42.75
PHY-3002 : Step(2520): len = 18991.9, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012819s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (121.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3817e-05
PHY-3002 : Step(2521): len = 21350.6, overlap = 4.25
PHY-3002 : Step(2522): len = 21348, overlap = 4.25
PHY-3002 : Step(2523): len = 21314.9, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.7634e-05
PHY-3002 : Step(2524): len = 21276.6, overlap = 4
PHY-3002 : Step(2525): len = 21276.6, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.52679e-05
PHY-3002 : Step(2526): len = 21334, overlap = 4
PHY-3002 : Step(2527): len = 21334, overlap = 4
PHY-3002 : Step(2528): len = 21315.9, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14069e-05
PHY-3002 : Step(2529): len = 21369.5, overlap = 12
PHY-3002 : Step(2530): len = 21369.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28139e-05
PHY-3002 : Step(2531): len = 21528.2, overlap = 12.75
PHY-3002 : Step(2532): len = 21563.4, overlap = 13.25
PHY-3002 : Step(2533): len = 21879.3, overlap = 11.5
PHY-3002 : Step(2534): len = 21993, overlap = 11.75
PHY-3002 : Step(2535): len = 22067.8, overlap = 11.75
PHY-3002 : Step(2536): len = 22099.7, overlap = 10.5
PHY-3002 : Step(2537): len = 22120, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56278e-05
PHY-3002 : Step(2538): len = 22129.5, overlap = 10
PHY-3002 : Step(2539): len = 22129.5, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026835s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (174.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000904746
PHY-3002 : Step(2540): len = 28221.2, overlap = 2.25
PHY-3002 : Step(2541): len = 27576.1, overlap = 5.25
PHY-3002 : Step(2542): len = 27166.8, overlap = 6.75
PHY-3002 : Step(2543): len = 27090.7, overlap = 6
PHY-3002 : Step(2544): len = 26939.1, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00180949
PHY-3002 : Step(2545): len = 27026.1, overlap = 6.25
PHY-3002 : Step(2546): len = 27060.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00361898
PHY-3002 : Step(2547): len = 27093.6, overlap = 6.5
PHY-3002 : Step(2548): len = 27085.9, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008733s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28183.2, Over = 0
PHY-3001 : Final: Len = 28183.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.695446s wall, 2.371215s user + 0.733205s system = 3.104420s CPU (183.1%)

RUN-1004 : used memory is 427 MB, reserved memory is 393 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 219 to 188
PHY-1001 : Pin misalignment score is improved from 188 to 188
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 190 to 188
PHY-1001 : Pin misalignment score is improved from 188 to 188
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : End pin swap;  0.142447s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (120.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 359 instances
RUN-1001 : 142 mslices, 143 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 631 nets
RUN-1001 : 460 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 38616, over cnt = 89(0%), over = 199, worst = 7
PHY-1002 : len = 39280, over cnt = 53(0%), over = 106, worst = 4
PHY-1002 : len = 39936, over cnt = 39(0%), over = 53, worst = 2
PHY-1002 : len = 40760, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2636, tnet num: 629, tinst num: 357, tnode num: 3067, tedge num: 4561.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 246 clock pins, and constraint 431 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.406687s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (103.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.095880s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.6%)

PHY-1002 : len = 16184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.924744s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (97.8%)

PHY-1002 : len = 37040, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.072370s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (64.7%)

PHY-1002 : len = 36832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.024930s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (62.6%)

PHY-1002 : len = 36800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  1.966284s wall, 2.074813s user + 0.046800s system = 2.121614s CPU (107.9%)

PHY-1002 : len = 141440, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.028657s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (108.9%)

PHY-1002 : len = 141280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.598902s wall, 5.506835s user + 0.312002s system = 5.818837s CPU (103.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.233754s wall, 6.193240s user + 0.327602s system = 6.520842s CPU (104.6%)

RUN-1004 : used memory is 434 MB, reserved memory is 404 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  147   out of  19600    0.75%
#le                   569
  #lut only           422   out of    569   74.17%
  #reg only             0   out of    569    0.00%
  #lut&reg            147   out of    569   25.83%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 359
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 631, pip num: 7226
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1046 valid insts, and 22039 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.672770s wall, 9.266459s user + 0.109201s system = 9.375660s CPU (255.3%)

RUN-1004 : used memory is 442 MB, reserved memory is 411 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.850101s wall, 1.762811s user + 0.078001s system = 1.840812s CPU (99.5%)

RUN-1004 : used memory is 536 MB, reserved memory is 505 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.937769s wall, 0.202801s user + 0.046800s system = 0.249602s CPU (3.6%)

RUN-1004 : used memory is 563 MB, reserved memory is 532 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.521006s wall, 2.059213s user + 0.202801s system = 2.262014s CPU (23.8%)

RUN-1004 : used memory is 457 MB, reserved memory is 417 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 606/4 useful/useless nets, 444/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 575/5 useful/useless nets, 413/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 575/0 useful/useless nets, 413/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          198
  #and                 13
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            183

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |53     |145    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 682/7 useful/useless nets, 528/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 651/0 useful/useless nets, 497/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 785/0 useful/useless nets, 631/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 785/0 useful/useless nets, 631/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1187/2 useful/useless nets, 1033/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 227 (3.02), #lev = 4 (2.96)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 227 (2.97), #lev = 4 (2.96)
SYN-2581 : Mapping with K=4, #lut = 227 (2.97), #lev = 4 (2.96)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 403 instances into 233 LUTs, name keeping = 78%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1010/0 useful/useless nets, 856/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 252 adder to BLE ...
SYN-4008 : Packed 252 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 233 LUT to BLE ...
SYN-4008 : Packed 233 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 86 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 233/475 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  147   out of  19600    0.75%
#le                   569
  #lut only           422   out of    569   74.17%
  #reg only             0   out of    569    0.00%
  #lut&reg            147   out of    569   25.83%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |569   |569   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 359 instances
RUN-1001 : 142 mslices, 143 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 631 nets
RUN-1001 : 460 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 357 instances, 285 slices, 21 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2636, tnet num: 629, tinst num: 357, tnode num: 3067, tedge num: 4561.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 246 clock pins, and constraint 431 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080696s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (77.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 179586
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2549): len = 116438, overlap = 76.5
PHY-3002 : Step(2550): len = 83097.9, overlap = 76.5
PHY-3002 : Step(2551): len = 65338.2, overlap = 69.75
PHY-3002 : Step(2552): len = 56811.7, overlap = 74.25
PHY-3002 : Step(2553): len = 50218.5, overlap = 74.25
PHY-3002 : Step(2554): len = 43126.3, overlap = 74.25
PHY-3002 : Step(2555): len = 37619.5, overlap = 74.25
PHY-3002 : Step(2556): len = 33351.9, overlap = 74.25
PHY-3002 : Step(2557): len = 29951.6, overlap = 74.25
PHY-3002 : Step(2558): len = 27555, overlap = 74.25
PHY-3002 : Step(2559): len = 24749.3, overlap = 74.25
PHY-3002 : Step(2560): len = 23436.3, overlap = 74.25
PHY-3002 : Step(2561): len = 22751.3, overlap = 74.25
PHY-3002 : Step(2562): len = 21476.3, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47918e-06
PHY-3002 : Step(2563): len = 22386.2, overlap = 69.75
PHY-3002 : Step(2564): len = 24930.7, overlap = 67.5
PHY-3002 : Step(2565): len = 22716.7, overlap = 67.5
PHY-3002 : Step(2566): len = 22380.9, overlap = 65.25
PHY-3002 : Step(2567): len = 22308, overlap = 67.5
PHY-3002 : Step(2568): len = 22340.5, overlap = 65.25
PHY-3002 : Step(2569): len = 21870.5, overlap = 63
PHY-3002 : Step(2570): len = 20868.8, overlap = 58.5
PHY-3002 : Step(2571): len = 20621.8, overlap = 63
PHY-3002 : Step(2572): len = 19583.4, overlap = 56.25
PHY-3002 : Step(2573): len = 18467.3, overlap = 56.25
PHY-3002 : Step(2574): len = 18313.8, overlap = 51.75
PHY-3002 : Step(2575): len = 18258.3, overlap = 54
PHY-3002 : Step(2576): len = 18368.2, overlap = 54
PHY-3002 : Step(2577): len = 18472, overlap = 54
PHY-3002 : Step(2578): len = 18173.8, overlap = 47.25
PHY-3002 : Step(2579): len = 18092.9, overlap = 47.25
PHY-3002 : Step(2580): len = 17990.3, overlap = 47.25
PHY-3002 : Step(2581): len = 17924.1, overlap = 49.5
PHY-3002 : Step(2582): len = 17696.3, overlap = 54
PHY-3002 : Step(2583): len = 17358.9, overlap = 54
PHY-3002 : Step(2584): len = 17251.4, overlap = 63.5
PHY-3002 : Step(2585): len = 17297.3, overlap = 66
PHY-3002 : Step(2586): len = 17248.1, overlap = 66
PHY-3002 : Step(2587): len = 17225.7, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.95837e-06
PHY-3002 : Step(2588): len = 17797.8, overlap = 57
PHY-3002 : Step(2589): len = 18184.7, overlap = 50.25
PHY-3002 : Step(2590): len = 18340, overlap = 50.25
PHY-3002 : Step(2591): len = 18290.3, overlap = 46
PHY-3002 : Step(2592): len = 18144.7, overlap = 43.5
PHY-3002 : Step(2593): len = 18006.9, overlap = 42.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.91673e-06
PHY-3002 : Step(2594): len = 18528.8, overlap = 49.5
PHY-3002 : Step(2595): len = 18661.8, overlap = 47.25
PHY-3002 : Step(2596): len = 18673, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.98335e-05
PHY-3002 : Step(2597): len = 18941.6, overlap = 42.75
PHY-3002 : Step(2598): len = 18999.4, overlap = 42.75
PHY-3002 : Step(2599): len = 18991.9, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012215s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (255.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3817e-05
PHY-3002 : Step(2600): len = 21350.6, overlap = 4.25
PHY-3002 : Step(2601): len = 21348, overlap = 4.25
PHY-3002 : Step(2602): len = 21314.9, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.7634e-05
PHY-3002 : Step(2603): len = 21276.6, overlap = 4
PHY-3002 : Step(2604): len = 21276.6, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.52679e-05
PHY-3002 : Step(2605): len = 21334, overlap = 4
PHY-3002 : Step(2606): len = 21334, overlap = 4
PHY-3002 : Step(2607): len = 21315.9, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14069e-05
PHY-3002 : Step(2608): len = 21369.5, overlap = 12
PHY-3002 : Step(2609): len = 21369.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28139e-05
PHY-3002 : Step(2610): len = 21528.2, overlap = 12.75
PHY-3002 : Step(2611): len = 21563.4, overlap = 13.25
PHY-3002 : Step(2612): len = 21879.3, overlap = 11.5
PHY-3002 : Step(2613): len = 21993, overlap = 11.75
PHY-3002 : Step(2614): len = 22067.8, overlap = 11.75
PHY-3002 : Step(2615): len = 22099.7, overlap = 10.5
PHY-3002 : Step(2616): len = 22120, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56278e-05
PHY-3002 : Step(2617): len = 22129.5, overlap = 10
PHY-3002 : Step(2618): len = 22129.5, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029986s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (52.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982551
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000904746
PHY-3002 : Step(2619): len = 28221.2, overlap = 2.25
PHY-3002 : Step(2620): len = 27576.1, overlap = 5.25
PHY-3002 : Step(2621): len = 27166.8, overlap = 6.75
PHY-3002 : Step(2622): len = 27090.7, overlap = 6
PHY-3002 : Step(2623): len = 26939.1, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00180949
PHY-3002 : Step(2624): len = 27026.1, overlap = 6.25
PHY-3002 : Step(2625): len = 27060.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00361898
PHY-3002 : Step(2626): len = 27093.6, overlap = 6.5
PHY-3002 : Step(2627): len = 27085.9, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009208s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (169.4%)

PHY-3001 : Legalized: Len = 28183.2, Over = 0
PHY-3001 : Final: Len = 28183.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.700542s wall, 2.886019s user + 0.514803s system = 3.400822s CPU (200.0%)

RUN-1004 : used memory is 428 MB, reserved memory is 393 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 219 to 188
PHY-1001 : Pin misalignment score is improved from 188 to 188
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 190 to 188
PHY-1001 : Pin misalignment score is improved from 188 to 188
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : End pin swap;  0.146216s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (85.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 359 instances
RUN-1001 : 142 mslices, 143 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 631 nets
RUN-1001 : 460 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 38616, over cnt = 89(0%), over = 199, worst = 7
PHY-1002 : len = 39280, over cnt = 53(0%), over = 106, worst = 4
PHY-1002 : len = 39936, over cnt = 39(0%), over = 53, worst = 2
PHY-1002 : len = 40760, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2636, tnet num: 629, tinst num: 357, tnode num: 3067, tedge num: 4561.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 246 clock pins, and constraint 431 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.435870s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (103.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.098765s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.8%)

PHY-1002 : len = 16184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.926348s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (96.0%)

PHY-1002 : len = 37040, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.073614s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (106.0%)

PHY-1002 : len = 36832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.017301s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (180.3%)

PHY-1002 : len = 36800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.008700s wall, 2.090413s user + 0.046800s system = 2.137214s CPU (106.4%)

PHY-1002 : len = 141440, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.030215s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (103.3%)

PHY-1002 : len = 141280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.748019s wall, 5.506835s user + 0.499203s system = 6.006038s CPU (104.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.414691s wall, 6.146439s user + 0.530403s system = 6.676843s CPU (104.1%)

RUN-1004 : used memory is 433 MB, reserved memory is 402 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  147   out of  19600    0.75%
#le                   569
  #lut only           422   out of    569   74.17%
  #reg only             0   out of    569    0.00%
  #lut&reg            147   out of    569   25.83%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 359
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 631, pip num: 7226
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1046 valid insts, and 22039 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.642989s wall, 9.406860s user + 0.046800s system = 9.453661s CPU (259.5%)

RUN-1004 : used memory is 441 MB, reserved memory is 409 MB, peak memory is 781 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.804342s wall, 1.778411s user + 0.015600s system = 1.794012s CPU (99.4%)

RUN-1004 : used memory is 536 MB, reserved memory is 503 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.975637s wall, 0.343202s user + 0.046800s system = 0.390002s CPU (5.6%)

RUN-1004 : used memory is 564 MB, reserved memory is 531 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.510869s wall, 2.246414s user + 0.062400s system = 2.308815s CPU (24.3%)

RUN-1004 : used memory is 459 MB, reserved memory is 421 MB, peak memory is 781 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 605/4 useful/useless nets, 443/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 574/5 useful/useless nets, 412/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 574/0 useful/useless nets, 412/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          197
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            183

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |52     |145    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/7 useful/useless nets, 527/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 650/0 useful/useless nets, 496/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 787/0 useful/useless nets, 633/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 787/0 useful/useless nets, 633/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1189/2 useful/useless nets, 1035/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (3.39), #lev = 3 (2.43)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (3.34), #lev = 3 (2.43)
SYN-2581 : Mapping with K=4, #lut = 225 (3.34), #lev = 3 (2.43)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 405 instances into 231 LUTs, name keeping = 78%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1008/0 useful/useless nets, 854/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 252 adder to BLE ...
SYN-4008 : Packed 252 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 231 LUT to BLE ...
SYN-4008 : Packed 231 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 84 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 231/473 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  567   out of  19600    2.89%
#reg                  147   out of  19600    0.75%
#le                   567
  #lut only           420   out of    567   74.07%
  #reg only             0   out of    567    0.00%
  #lut&reg            147   out of    567   25.93%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |567   |567   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 358 instances
RUN-1001 : 142 mslices, 142 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 629 nets
RUN-1001 : 457 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 356 instances, 284 slices, 21 macros(168 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2706, tnet num: 627, tinst num: 356, tnode num: 3133, tedge num: 4707.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082006s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (76.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183002
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2628): len = 120507, overlap = 76.5
PHY-3002 : Step(2629): len = 91460.8, overlap = 76.5
PHY-3002 : Step(2630): len = 71695.4, overlap = 74.25
PHY-3002 : Step(2631): len = 62649.8, overlap = 72
PHY-3002 : Step(2632): len = 55791.4, overlap = 74.25
PHY-3002 : Step(2633): len = 49921.5, overlap = 74.25
PHY-3002 : Step(2634): len = 44122.9, overlap = 74.25
PHY-3002 : Step(2635): len = 38142.3, overlap = 74.25
PHY-3002 : Step(2636): len = 35420, overlap = 74.25
PHY-3002 : Step(2637): len = 32106.3, overlap = 74.25
PHY-3002 : Step(2638): len = 30370.5, overlap = 74.25
PHY-3002 : Step(2639): len = 28720.6, overlap = 69.75
PHY-3002 : Step(2640): len = 25997.2, overlap = 72
PHY-3002 : Step(2641): len = 24022.2, overlap = 76.5
PHY-3002 : Step(2642): len = 22060.3, overlap = 76.5
PHY-3002 : Step(2643): len = 19825.1, overlap = 76.5
PHY-3002 : Step(2644): len = 18538, overlap = 76.5
PHY-3002 : Step(2645): len = 17501.7, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23317e-06
PHY-3002 : Step(2646): len = 18157.9, overlap = 76.5
PHY-3002 : Step(2647): len = 19757.5, overlap = 65.25
PHY-3002 : Step(2648): len = 19056.1, overlap = 65.25
PHY-3002 : Step(2649): len = 19310.3, overlap = 65.25
PHY-3002 : Step(2650): len = 19193.5, overlap = 65.25
PHY-3002 : Step(2651): len = 19103.2, overlap = 67.5
PHY-3002 : Step(2652): len = 18970.2, overlap = 65.25
PHY-3002 : Step(2653): len = 18865.8, overlap = 65.25
PHY-3002 : Step(2654): len = 18254.4, overlap = 65.25
PHY-3002 : Step(2655): len = 17782.4, overlap = 63
PHY-3002 : Step(2656): len = 17335.4, overlap = 65.25
PHY-3002 : Step(2657): len = 17058.2, overlap = 65.5
PHY-3002 : Step(2658): len = 16963.9, overlap = 61.25
PHY-3002 : Step(2659): len = 17017.8, overlap = 64.25
PHY-3002 : Step(2660): len = 17209.9, overlap = 64.5
PHY-3002 : Step(2661): len = 17290.2, overlap = 64.75
PHY-3002 : Step(2662): len = 17178.6, overlap = 62.5
PHY-3002 : Step(2663): len = 17028.5, overlap = 63
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46634e-06
PHY-3002 : Step(2664): len = 17324.2, overlap = 63
PHY-3002 : Step(2665): len = 17612.2, overlap = 63
PHY-3002 : Step(2666): len = 17821.6, overlap = 63
PHY-3002 : Step(2667): len = 17914.5, overlap = 63
PHY-3002 : Step(2668): len = 17948.4, overlap = 63
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.93268e-06
PHY-3002 : Step(2669): len = 18567.4, overlap = 63
PHY-3002 : Step(2670): len = 18947.2, overlap = 60.75
PHY-3002 : Step(2671): len = 19031.9, overlap = 60.75
PHY-3002 : Step(2672): len = 19006.7, overlap = 61
PHY-3002 : Step(2673): len = 18904.8, overlap = 65.5
PHY-3002 : Step(2674): len = 18751.7, overlap = 60.75
PHY-3002 : Step(2675): len = 18526.6, overlap = 58.75
PHY-3002 : Step(2676): len = 18405.8, overlap = 54.25
PHY-3002 : Step(2677): len = 18393.1, overlap = 49.75
PHY-3002 : Step(2678): len = 18407.1, overlap = 45.25
PHY-3002 : Step(2679): len = 18421, overlap = 43
PHY-3002 : Step(2680): len = 18456.5, overlap = 43.25
PHY-3002 : Step(2681): len = 18443.9, overlap = 43.25
PHY-3002 : Step(2682): len = 18447.3, overlap = 43.25
PHY-3002 : Step(2683): len = 18545, overlap = 43
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.86536e-06
PHY-3002 : Step(2684): len = 19097.6, overlap = 45.25
PHY-3002 : Step(2685): len = 19330.3, overlap = 38.25
PHY-3002 : Step(2686): len = 19388.5, overlap = 38.25
PHY-3002 : Step(2687): len = 19396.8, overlap = 38.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.97307e-05
PHY-3002 : Step(2688): len = 19633.8, overlap = 38.25
PHY-3002 : Step(2689): len = 19743.8, overlap = 38.25
PHY-3002 : Step(2690): len = 19769, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010783s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (144.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.04316e-06
PHY-3002 : Step(2691): len = 26865.3, overlap = 8.25
PHY-3002 : Step(2692): len = 26822.2, overlap = 8.75
PHY-3002 : Step(2693): len = 26678.1, overlap = 8.25
PHY-3002 : Step(2694): len = 26644.7, overlap = 8.25
PHY-3002 : Step(2695): len = 26501.4, overlap = 8.25
PHY-3002 : Step(2696): len = 26390.2, overlap = 6.75
PHY-3002 : Step(2697): len = 26140.2, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60863e-05
PHY-3002 : Step(2698): len = 26056.8, overlap = 6.75
PHY-3002 : Step(2699): len = 26057.7, overlap = 6.75
PHY-3002 : Step(2700): len = 26071.1, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.21726e-05
PHY-3002 : Step(2701): len = 26054.1, overlap = 6.75
PHY-3002 : Step(2702): len = 26071.1, overlap = 6.75
PHY-3002 : Step(2703): len = 26080.6, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77237e-05
PHY-3002 : Step(2704): len = 26068, overlap = 16.75
PHY-3002 : Step(2705): len = 26143.2, overlap = 16.25
PHY-3002 : Step(2706): len = 26238.7, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.54474e-05
PHY-3002 : Step(2707): len = 26496.3, overlap = 14.5
PHY-3002 : Step(2708): len = 26850.4, overlap = 14.25
PHY-3002 : Step(2709): len = 28122.2, overlap = 10
PHY-3002 : Step(2710): len = 27789, overlap = 9.5
PHY-3002 : Step(2711): len = 27428.9, overlap = 8.75
PHY-3002 : Step(2712): len = 27376.9, overlap = 8.5
PHY-3002 : Step(2713): len = 27102.9, overlap = 8.25
PHY-3002 : Step(2714): len = 27033.8, overlap = 8.5
PHY-3002 : Step(2715): len = 27021.4, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.08948e-05
PHY-3002 : Step(2716): len = 27077.5, overlap = 8.75
PHY-3002 : Step(2717): len = 27116.1, overlap = 8.75
PHY-3002 : Step(2718): len = 27298.1, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00014179
PHY-3002 : Step(2719): len = 27463, overlap = 8.75
PHY-3002 : Step(2720): len = 27549.7, overlap = 8
PHY-3002 : Step(2721): len = 27951.4, overlap = 6.75
PHY-3002 : Step(2722): len = 27890, overlap = 6.5
PHY-3002 : Step(2723): len = 27859.8, overlap = 6.5
PHY-3002 : Step(2724): len = 27798.2, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028877s wall, 0.015600s user + 0.046800s system = 0.062400s CPU (216.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0735164
PHY-3002 : Step(2725): len = 32591.7, overlap = 0
PHY-3002 : Step(2726): len = 32438.7, overlap = 0.25
PHY-3002 : Step(2727): len = 32283.9, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32820.8, Over = 0
PHY-3001 : Final: Len = 32820.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.857730s wall, 2.995219s user + 0.670804s system = 3.666024s CPU (197.3%)

RUN-1004 : used memory is 431 MB, reserved memory is 394 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 222 to 190
PHY-1001 : Pin misalignment score is improved from 190 to 189
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 191 to 189
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : End pin swap;  0.182792s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (119.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 358 instances
RUN-1001 : 142 mslices, 142 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 629 nets
RUN-1001 : 457 nets have 2 pins
RUN-1001 : 104 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 40776, over cnt = 81(0%), over = 216, worst = 8
PHY-1002 : len = 41544, over cnt = 54(0%), over = 122, worst = 6
PHY-1002 : len = 42368, over cnt = 48(0%), over = 62, worst = 3
PHY-1002 : len = 43200, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 43448, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2706, tnet num: 627, tinst num: 356, tnode num: 3133, tedge num: 4707.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.414078s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (116.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.098857s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.7%)

PHY-1002 : len = 15360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.500230s wall, 1.450809s user + 0.031200s system = 1.482009s CPU (98.8%)

PHY-1002 : len = 44016, over cnt = 13(0%), over = 14, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.059365s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (105.1%)

PHY-1002 : len = 43880, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.035910s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (86.9%)

PHY-1002 : len = 43768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.008942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 43768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.009383s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 43768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013007s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (119.9%)

PHY-1002 : len = 43768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.030751s wall, 2.293215s user + 0.031200s system = 2.324415s CPU (114.5%)

PHY-1002 : len = 147560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147560
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.365736s wall, 6.302440s user + 0.390002s system = 6.692443s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.046467s wall, 7.051245s user + 0.421203s system = 7.472448s CPU (106.0%)

RUN-1004 : used memory is 438 MB, reserved memory is 406 MB, peak memory is 781 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  567   out of  19600    2.89%
#reg                  147   out of  19600    0.75%
#le                   567
  #lut only           420   out of    567   74.07%
  #reg only             0   out of    567    0.00%
  #lut&reg            147   out of    567   25.93%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 358
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 629, pip num: 7522
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1005 valid insts, and 22807 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.383577s wall, 8.954457s user + 0.140401s system = 9.094858s CPU (268.8%)

RUN-1004 : used memory is 447 MB, reserved memory is 415 MB, peak memory is 781 MB
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.838643s wall, 1.840812s user + 0.031200s system = 1.872012s CPU (101.8%)

RUN-1004 : used memory is 540 MB, reserved memory is 509 MB, peak memory is 781 MB
RUN-1002 : start command "program -cable 0 -spd 6"
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 622/4 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 591/5 useful/useless nets, 429/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 591/0 useful/useless nets, 429/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          197
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |52     |145    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/7 useful/useless nets, 544/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 667/0 useful/useless nets, 513/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 804/0 useful/useless nets, 650/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 804/0 useful/useless nets, 650/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1223/2 useful/useless nets, 1069/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 226 (3.45), #lev = 3 (2.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 226 (3.40), #lev = 3 (2.52)
SYN-2581 : Mapping with K=4, #lut = 226 (3.40), #lev = 3 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 421 instances into 232 LUTs, name keeping = 78%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1027/0 useful/useless nets, 873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 232 LUT to BLE ...
SYN-4008 : Packed 232 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 232/483 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  586   out of  19600    2.99%
#reg                  147   out of  19600    0.75%
#le                   586
  #lut only           439   out of    586   74.91%
  #reg only             0   out of    586    0.00%
  #lut&reg            147   out of    586   25.09%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |586   |586   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 367 instances
RUN-1001 : 147 mslices, 146 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 639 nets
RUN-1001 : 465 nets have 2 pins
RUN-1001 : 89 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 365 instances, 293 slices, 22 macros(177 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2757, tnet num: 637, tinst num: 365, tnode num: 3184, tedge num: 4789.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 637 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106320s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (102.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186872
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2728): len = 118886, overlap = 76.5
PHY-3002 : Step(2729): len = 83435.2, overlap = 76.5
PHY-3002 : Step(2730): len = 64726.5, overlap = 72
PHY-3002 : Step(2731): len = 54903.1, overlap = 74.25
PHY-3002 : Step(2732): len = 48629.6, overlap = 74.25
PHY-3002 : Step(2733): len = 41093.7, overlap = 74.25
PHY-3002 : Step(2734): len = 32486.2, overlap = 74.25
PHY-3002 : Step(2735): len = 29467.9, overlap = 74.25
PHY-3002 : Step(2736): len = 25497.7, overlap = 74.25
PHY-3002 : Step(2737): len = 23657.4, overlap = 74.25
PHY-3002 : Step(2738): len = 22548.5, overlap = 74.25
PHY-3002 : Step(2739): len = 21429.3, overlap = 75.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15547e-06
PHY-3002 : Step(2740): len = 21515.2, overlap = 75.5
PHY-3002 : Step(2741): len = 22254.7, overlap = 75.5
PHY-3002 : Step(2742): len = 21589, overlap = 73.25
PHY-3002 : Step(2743): len = 21717.9, overlap = 73.5
PHY-3002 : Step(2744): len = 22070.2, overlap = 73.75
PHY-3002 : Step(2745): len = 21768.9, overlap = 73.75
PHY-3002 : Step(2746): len = 21436.3, overlap = 73.75
PHY-3002 : Step(2747): len = 20840.5, overlap = 71.25
PHY-3002 : Step(2748): len = 19949.1, overlap = 71.25
PHY-3002 : Step(2749): len = 19208.1, overlap = 66.75
PHY-3002 : Step(2750): len = 17973.1, overlap = 66.75
PHY-3002 : Step(2751): len = 17273.7, overlap = 66
PHY-3002 : Step(2752): len = 17033.9, overlap = 66
PHY-3002 : Step(2753): len = 16912.4, overlap = 68.25
PHY-3002 : Step(2754): len = 16952, overlap = 68.25
PHY-3002 : Step(2755): len = 16848, overlap = 66.25
PHY-3002 : Step(2756): len = 16733.6, overlap = 66.5
PHY-3002 : Step(2757): len = 16491.6, overlap = 59.75
PHY-3002 : Step(2758): len = 16458, overlap = 65
PHY-3002 : Step(2759): len = 16168.6, overlap = 67.75
PHY-3002 : Step(2760): len = 15981.7, overlap = 64
PHY-3002 : Step(2761): len = 16001.2, overlap = 63.75
PHY-3002 : Step(2762): len = 15980.5, overlap = 71
PHY-3002 : Step(2763): len = 15948.4, overlap = 71.25
PHY-3002 : Step(2764): len = 15785.9, overlap = 69.25
PHY-3002 : Step(2765): len = 15484.6, overlap = 67.25
PHY-3002 : Step(2766): len = 15355.9, overlap = 63
PHY-3002 : Step(2767): len = 15119.6, overlap = 61.25
PHY-3002 : Step(2768): len = 14775.3, overlap = 61
PHY-3002 : Step(2769): len = 14595.9, overlap = 61
PHY-3002 : Step(2770): len = 14668.2, overlap = 65.25
PHY-3002 : Step(2771): len = 14809.7, overlap = 63
PHY-3002 : Step(2772): len = 14764, overlap = 56
PHY-3002 : Step(2773): len = 14747.5, overlap = 60.5
PHY-3002 : Step(2774): len = 14804.4, overlap = 56
PHY-3002 : Step(2775): len = 14702.7, overlap = 51.5
PHY-3002 : Step(2776): len = 14715.1, overlap = 49.25
PHY-3002 : Step(2777): len = 14668.8, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31094e-06
PHY-3002 : Step(2778): len = 15268, overlap = 49.25
PHY-3002 : Step(2779): len = 15505.3, overlap = 49.25
PHY-3002 : Step(2780): len = 15504.5, overlap = 49.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.62187e-06
PHY-3002 : Step(2781): len = 15924.6, overlap = 51.5
PHY-3002 : Step(2782): len = 16123.9, overlap = 53.75
PHY-3002 : Step(2783): len = 16241.5, overlap = 51.5
PHY-3002 : Step(2784): len = 16081.9, overlap = 51.5
PHY-3002 : Step(2785): len = 16043.3, overlap = 51.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84145e-06
PHY-3002 : Step(2786): len = 26378, overlap = 5
PHY-3002 : Step(2787): len = 26197.2, overlap = 5.25
PHY-3002 : Step(2788): len = 25877.5, overlap = 5.25
PHY-3002 : Step(2789): len = 25515.3, overlap = 5.25
PHY-3002 : Step(2790): len = 25330, overlap = 5
PHY-3002 : Step(2791): len = 25146.6, overlap = 5
PHY-3002 : Step(2792): len = 24959.6, overlap = 9.25
PHY-3002 : Step(2793): len = 24931.2, overlap = 9.5
PHY-3002 : Step(2794): len = 24670.6, overlap = 9.75
PHY-3002 : Step(2795): len = 24592, overlap = 9.25
PHY-3002 : Step(2796): len = 24548.2, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96829e-05
PHY-3002 : Step(2797): len = 24519.7, overlap = 9.25
PHY-3002 : Step(2798): len = 24519.7, overlap = 9.25
PHY-3002 : Step(2799): len = 24434.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.93658e-05
PHY-3002 : Step(2800): len = 24535, overlap = 9.25
PHY-3002 : Step(2801): len = 24535, overlap = 9.25
PHY-3002 : Step(2802): len = 24544.7, overlap = 9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00294e-05
PHY-3002 : Step(2803): len = 24636, overlap = 12.5
PHY-3002 : Step(2804): len = 24636, overlap = 12.5
PHY-3002 : Step(2805): len = 24648, overlap = 12.75
PHY-3002 : Step(2806): len = 24705.7, overlap = 12.75
PHY-3002 : Step(2807): len = 24734.2, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00588e-05
PHY-3002 : Step(2808): len = 24953.2, overlap = 11.75
PHY-3002 : Step(2809): len = 25009.9, overlap = 12
PHY-3002 : Step(2810): len = 25174.1, overlap = 9.75
PHY-3002 : Step(2811): len = 25293.6, overlap = 10.25
PHY-3002 : Step(2812): len = 25592.4, overlap = 10
PHY-3002 : Step(2813): len = 25429.4, overlap = 10.25
PHY-3002 : Step(2814): len = 25429.4, overlap = 10.25
PHY-3002 : Step(2815): len = 25341.6, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01176e-05
PHY-3002 : Step(2816): len = 25306.2, overlap = 10
PHY-3002 : Step(2817): len = 25306.2, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.44424e-05
PHY-3002 : Step(2818): len = 25587.1, overlap = 8.5
PHY-3002 : Step(2819): len = 25666, overlap = 8.5
PHY-3002 : Step(2820): len = 25856.6, overlap = 7.75
PHY-3002 : Step(2821): len = 25966, overlap = 7.75
PHY-3002 : Step(2822): len = 26113.5, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026206s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (59.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00943366
PHY-3002 : Step(2823): len = 31817.5, overlap = 0.5
PHY-3002 : Step(2824): len = 31881, overlap = 0.5
PHY-3002 : Step(2825): len = 30833.4, overlap = 2
PHY-3002 : Step(2826): len = 30733.7, overlap = 2.75
PHY-3002 : Step(2827): len = 30683.6, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010032s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (155.5%)

PHY-3001 : Legalized: Len = 31292.8, Over = 0
PHY-3001 : Final: Len = 31292.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.005396s wall, 2.932819s user + 0.702005s system = 3.634823s CPU (181.3%)

RUN-1004 : used memory is 569 MB, reserved memory is 537 MB, peak memory is 781 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 230 to 196
PHY-1001 : Pin misalignment score is improved from 196 to 195
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 196 to 195
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : End pin swap;  0.211071s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (103.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 367 instances
RUN-1001 : 147 mslices, 146 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 639 nets
RUN-1001 : 465 nets have 2 pins
RUN-1001 : 89 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 40056, over cnt = 84(0%), over = 217, worst = 6
PHY-1002 : len = 41008, over cnt = 56(0%), over = 134, worst = 5
PHY-1002 : len = 41504, over cnt = 52(0%), over = 72, worst = 3
PHY-1002 : len = 42320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 42448, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2757, tnet num: 637, tinst num: 365, tnode num: 3184, tedge num: 4789.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 637 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.424304s wall, 0.468003s user + 0.031200s system = 0.499203s CPU (117.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.356237s wall, 1.294808s user + 0.140401s system = 1.435209s CPU (105.8%)

RUN-1004 : used memory is 836 MB, reserved memory is 794 MB, peak memory is 836 MB
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.099043s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (110.3%)

PHY-1002 : len = 16168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  7.400411s wall, 6.848444s user + 0.951606s system = 7.800050s CPU (105.4%)

RUN-1004 : used memory is 821 MB, reserved memory is 779 MB, peak memory is 847 MB
GUI-1001 : Download success!
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.831986s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (99.4%)

PHY-1002 : len = 37360, over cnt = 13(0%), over = 14, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.037842s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (123.7%)

PHY-1002 : len = 37208, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.026072s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (179.5%)

PHY-1002 : len = 37176, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.012980s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (120.2%)

PHY-1002 : len = 37176, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.015452s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (101.0%)

PHY-1002 : len = 37176, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013893s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.3%)

PHY-1002 : len = 37176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  1.426169s wall, 1.747211s user + 0.031200s system = 1.778411s CPU (124.7%)

PHY-1002 : len = 135304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 135304
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.976371s wall, 5.085633s user + 0.327602s system = 5.413235s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.362163s wall, 12.682881s user + 1.216808s system = 13.899689s CPU (104.0%)

RUN-1004 : used memory is 452 MB, reserved memory is 420 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  586   out of  19600    2.99%
#reg                  147   out of  19600    0.75%
#le                   586
  #lut only           439   out of    586   74.91%
  #reg only             0   out of    586    0.00%
  #lut&reg            147   out of    586   25.09%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 367
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 639, pip num: 7408
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1005 valid insts, and 22840 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.657742s wall, 8.954457s user + 0.265202s system = 9.219659s CPU (252.1%)

RUN-1004 : used memory is 459 MB, reserved memory is 425 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.828722s wall, 1.778411s user + 0.046800s system = 1.825212s CPU (99.8%)

RUN-1004 : used memory is 548 MB, reserved memory is 514 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.984406s wall, 0.608404s user + 0.078001s system = 0.686404s CPU (9.8%)

RUN-1004 : used memory is 572 MB, reserved memory is 536 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.544291s wall, 2.496016s user + 0.124801s system = 2.620817s CPU (27.5%)

RUN-1004 : used memory is 468 MB, reserved memory is 432 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 547/79 useful/useless nets, 406/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 515/6 useful/useless nets, 374/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 515/0 useful/useless nets, 374/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          182
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |52     |130    |28     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 555/7 useful/useless nets, 415/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 541/0 useful/useless nets, 408/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 679/0 useful/useless nets, 546/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 679/0 useful/useless nets, 546/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1068/0 useful/useless nets, 935/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.36), #lev = 3 (2.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.30), #lev = 3 (2.66)
SYN-2581 : Mapping with K=4, #lut = 183 (3.30), #lev = 3 (2.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 354 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 896/0 useful/useless nets, 763/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/402 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  534   out of  19600    2.72%
#reg                  130   out of  19600    0.66%
#le                   534
  #lut only           404   out of    534   75.66%
  #reg only             0   out of    534    0.00%
  #lut&reg            130   out of    534   24.34%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |534   |534   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 308 instances
RUN-1001 : 135 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 535 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 306 instances, 267 slices, 21 macros(173 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1894, tnet num: 533, tinst num: 306, tnode num: 2184, tedge num: 3207.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069782s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (134.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132740
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2828): len = 85501.7, overlap = 2.25
PHY-3002 : Step(2829): len = 56941.1, overlap = 2.25
PHY-3002 : Step(2830): len = 41884.9, overlap = 2.25
PHY-3002 : Step(2831): len = 33802.6, overlap = 2.25
PHY-3002 : Step(2832): len = 28973.3, overlap = 2.25
PHY-3002 : Step(2833): len = 25813.8, overlap = 2.25
PHY-3002 : Step(2834): len = 23014.6, overlap = 2.25
PHY-3002 : Step(2835): len = 21770.8, overlap = 2.25
PHY-3002 : Step(2836): len = 20282.9, overlap = 2.25
PHY-3002 : Step(2837): len = 19643.3, overlap = 3.25
PHY-3002 : Step(2838): len = 19101.5, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189753
PHY-3002 : Step(2839): len = 19160.1, overlap = 3.75
PHY-3002 : Step(2840): len = 17827.4, overlap = 2.75
PHY-3002 : Step(2841): len = 17745.7, overlap = 2.75
PHY-3002 : Step(2842): len = 17258.4, overlap = 3
PHY-3002 : Step(2843): len = 17085.4, overlap = 3.25
PHY-3002 : Step(2844): len = 16628.7, overlap = 3.75
PHY-3002 : Step(2845): len = 15511.2, overlap = 4
PHY-3002 : Step(2846): len = 15118.1, overlap = 4.25
PHY-3002 : Step(2847): len = 14226.3, overlap = 2
PHY-3002 : Step(2848): len = 13677.1, overlap = 4
PHY-3002 : Step(2849): len = 12965.2, overlap = 4.5
PHY-3002 : Step(2850): len = 12602, overlap = 5
PHY-3002 : Step(2851): len = 12244.1, overlap = 3
PHY-3002 : Step(2852): len = 12244.1, overlap = 3
PHY-3002 : Step(2853): len = 12033.8, overlap = 3.25
PHY-3002 : Step(2854): len = 11678.3, overlap = 3.25
PHY-3002 : Step(2855): len = 10963.4, overlap = 3.75
PHY-3002 : Step(2856): len = 10706.7, overlap = 3.75
PHY-3002 : Step(2857): len = 10293.2, overlap = 3.5
PHY-3002 : Step(2858): len = 10113.2, overlap = 4
PHY-3002 : Step(2859): len = 9971.4, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006204s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (502.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.60514e-06
PHY-3002 : Step(2860): len = 9827, overlap = 9.75
PHY-3002 : Step(2861): len = 9827, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12103e-05
PHY-3002 : Step(2862): len = 9747.4, overlap = 9.5
PHY-3002 : Step(2863): len = 9747.4, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.24206e-05
PHY-3002 : Step(2864): len = 9747.4, overlap = 9.25
PHY-3002 : Step(2865): len = 9747.4, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24018e-05
PHY-3002 : Step(2866): len = 9811.6, overlap = 14.25
PHY-3002 : Step(2867): len = 9811.6, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48037e-05
PHY-3002 : Step(2868): len = 10053.5, overlap = 13.75
PHY-3002 : Step(2869): len = 10053.5, overlap = 13.75
PHY-3002 : Step(2870): len = 9998.2, overlap = 13.75
PHY-3002 : Step(2871): len = 10104.2, overlap = 13.5
PHY-3002 : Step(2872): len = 10306.8, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.96073e-05
PHY-3002 : Step(2873): len = 10543.5, overlap = 13.5
PHY-3002 : Step(2874): len = 10902.3, overlap = 12.75
PHY-3002 : Step(2875): len = 11419.3, overlap = 9
PHY-3002 : Step(2876): len = 11202.4, overlap = 9
PHY-3002 : Step(2877): len = 11236.9, overlap = 9.25
PHY-3002 : Step(2878): len = 11157.6, overlap = 9.75
PHY-3002 : Step(2879): len = 11015.6, overlap = 10
PHY-3002 : Step(2880): len = 11034.5, overlap = 10.25
PHY-3002 : Step(2881): len = 11034.5, overlap = 10.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.92146e-05
PHY-3002 : Step(2882): len = 11230.2, overlap = 10.25
PHY-3002 : Step(2883): len = 11307.9, overlap = 10.25
PHY-3002 : Step(2884): len = 11481.3, overlap = 10
PHY-3002 : Step(2885): len = 11780.6, overlap = 8.5
PHY-3002 : Step(2886): len = 11952.6, overlap = 9.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000198429
PHY-3002 : Step(2887): len = 11927.9, overlap = 9.25
PHY-3002 : Step(2888): len = 12153.9, overlap = 9.25
PHY-3002 : Step(2889): len = 12331.7, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019942s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (78.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0155052
PHY-3002 : Step(2890): len = 16689, overlap = 0.25
PHY-3002 : Step(2891): len = 16450.3, overlap = 0.75
PHY-3002 : Step(2892): len = 16381.2, overlap = 0.75
PHY-3002 : Step(2893): len = 15924, overlap = 1.75
PHY-3002 : Step(2894): len = 15599.5, overlap = 3.5
PHY-3002 : Step(2895): len = 15563.9, overlap = 3.5
PHY-3002 : Step(2896): len = 15583.7, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009877s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (157.9%)

PHY-3001 : Legalized: Len = 16538, Over = 0
PHY-3001 : Final: Len = 16538, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.415085s wall, 2.168414s user + 0.468003s system = 2.636417s CPU (186.3%)

RUN-1004 : used memory is 475 MB, reserved memory is 442 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 196 to 173
PHY-1001 : Pin misalignment score is improved from 173 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.147825s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (95.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 308 instances
RUN-1001 : 135 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 535 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19104, over cnt = 43(0%), over = 49, worst = 3
PHY-1002 : len = 19240, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 19240, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 19448, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1894, tnet num: 533, tinst num: 306, tnode num: 2184, tedge num: 3207.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.239788s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (117.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.102526s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (91.3%)

PHY-1002 : len = 12072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.565668s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (102.0%)

PHY-1002 : len = 24728, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.140059s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.2%)

PHY-1002 : len = 24552, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.048635s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (96.2%)

PHY-1002 : len = 24504, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.018445s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.6%)

PHY-1002 : len = 24504, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018163s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (257.7%)

PHY-1002 : len = 24504, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.014451s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (215.9%)

PHY-1002 : len = 24504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.697998s wall, 1.092007s user + 0.015600s system = 1.107607s CPU (158.7%)

PHY-1002 : len = 57424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 57424
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.047052s wall, 4.227627s user + 0.296402s system = 4.524029s CPU (111.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.526916s wall, 4.711230s user + 0.312002s system = 5.023232s CPU (111.0%)

RUN-1004 : used memory is 448 MB, reserved memory is 417 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  534   out of  19600    2.72%
#reg                  130   out of  19600    0.66%
#le                   534
  #lut only           404   out of    534   75.66%
  #reg only             0   out of    534    0.00%
  #lut&reg            130   out of    534   24.34%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 308
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 535, pip num: 4032
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 663 valid insts, and 14282 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.331965s wall, 5.959238s user + 0.015600s system = 5.974838s CPU (256.2%)

RUN-1004 : used memory is 456 MB, reserved memory is 423 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.810114s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (100.0%)

RUN-1004 : used memory is 543 MB, reserved memory is 510 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.547914s wall, 0.265202s user + 0.046800s system = 0.312002s CPU (4.8%)

RUN-1004 : used memory is 569 MB, reserved memory is 535 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.090784s wall, 2.168414s user + 0.093601s system = 2.262014s CPU (24.9%)

RUN-1004 : used memory is 463 MB, reserved memory is 423 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 549/79 useful/useless nets, 408/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 517/6 useful/useless nets, 376/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 517/0 useful/useless nets, 376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          184
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |54     |130    |28     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 557/7 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 543/0 useful/useless nets, 410/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1070/0 useful/useless nets, 937/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.36), #lev = 3 (2.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 356 instances into 189 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 897/0 useful/useless nets, 764/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/403 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  535   out of  19600    2.73%
#reg                  130   out of  19600    0.66%
#le                   535
  #lut only           405   out of    535   75.70%
  #reg only             0   out of    535    0.00%
  #lut&reg            130   out of    535   24.30%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |535   |535   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 309 instances
RUN-1001 : 135 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 536 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 307 instances, 268 slices, 21 macros(173 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1898, tnet num: 534, tinst num: 307, tnode num: 2188, tedge num: 3213.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077763s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (120.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 142592
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2897): len = 86519.1, overlap = 0
PHY-3002 : Step(2898): len = 53912.3, overlap = 2.25
PHY-3002 : Step(2899): len = 40446.9, overlap = 2.25
PHY-3002 : Step(2900): len = 33761.5, overlap = 3.25
PHY-3002 : Step(2901): len = 29938.1, overlap = 3.5
PHY-3002 : Step(2902): len = 26510.6, overlap = 2.25
PHY-3002 : Step(2903): len = 23978.1, overlap = 3
PHY-3002 : Step(2904): len = 21694, overlap = 4.75
PHY-3002 : Step(2905): len = 20657.7, overlap = 5.5
PHY-3002 : Step(2906): len = 19379, overlap = 5.25
PHY-3002 : Step(2907): len = 18438.2, overlap = 4.25
PHY-3002 : Step(2908): len = 17723.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00138097
PHY-3002 : Step(2909): len = 17667.7, overlap = 4.5
PHY-3002 : Step(2910): len = 16910.5, overlap = 4.5
PHY-3002 : Step(2911): len = 16609.4, overlap = 4.75
PHY-3002 : Step(2912): len = 16274.9, overlap = 4.75
PHY-3002 : Step(2913): len = 15293.7, overlap = 5.75
PHY-3002 : Step(2914): len = 15030.6, overlap = 6.5
PHY-3002 : Step(2915): len = 14038, overlap = 4.5
PHY-3002 : Step(2916): len = 13612.6, overlap = 3.5
PHY-3002 : Step(2917): len = 13452.9, overlap = 6
PHY-3002 : Step(2918): len = 13154.3, overlap = 5.75
PHY-3002 : Step(2919): len = 12963, overlap = 5.5
PHY-3002 : Step(2920): len = 12608.7, overlap = 5.5
PHY-3002 : Step(2921): len = 12512.3, overlap = 3.25
PHY-3002 : Step(2922): len = 12366.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009889s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (157.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.9281e-06
PHY-3002 : Step(2923): len = 12178.3, overlap = 7.25
PHY-3002 : Step(2924): len = 12177.9, overlap = 7.25
PHY-3002 : Step(2925): len = 12105.9, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18562e-05
PHY-3002 : Step(2926): len = 11834, overlap = 6.75
PHY-3002 : Step(2927): len = 11842.7, overlap = 6.75
PHY-3002 : Step(2928): len = 11755.5, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.37124e-05
PHY-3002 : Step(2929): len = 11525.7, overlap = 6.75
PHY-3002 : Step(2930): len = 11552.3, overlap = 7
PHY-3002 : Step(2931): len = 11556.7, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69715e-05
PHY-3002 : Step(2932): len = 11464.7, overlap = 12
PHY-3002 : Step(2933): len = 11637.2, overlap = 11.75
PHY-3002 : Step(2934): len = 11956, overlap = 9
PHY-3002 : Step(2935): len = 11699.8, overlap = 9.25
PHY-3002 : Step(2936): len = 11588, overlap = 9.75
PHY-3002 : Step(2937): len = 11421.4, overlap = 10.5
PHY-3002 : Step(2938): len = 11378.3, overlap = 10.5
PHY-3002 : Step(2939): len = 11216.5, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39431e-05
PHY-3002 : Step(2940): len = 11171.1, overlap = 10.25
PHY-3002 : Step(2941): len = 11208.9, overlap = 10.25
PHY-3002 : Step(2942): len = 11263.6, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107886
PHY-3002 : Step(2943): len = 11557.5, overlap = 9.75
PHY-3002 : Step(2944): len = 11749.5, overlap = 9.25
PHY-3002 : Step(2945): len = 12319.9, overlap = 8.75
PHY-3002 : Step(2946): len = 12138.6, overlap = 9.25
PHY-3002 : Step(2947): len = 12103.7, overlap = 9.75
PHY-3002 : Step(2948): len = 12072.7, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023190s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (134.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0125604
PHY-3002 : Step(2949): len = 17645.4, overlap = 0.5
PHY-3002 : Step(2950): len = 17374.2, overlap = 2.25
PHY-3002 : Step(2951): len = 17147.1, overlap = 2.75
PHY-3002 : Step(2952): len = 16790.2, overlap = 3.75
PHY-3002 : Step(2953): len = 16683.9, overlap = 4
PHY-3002 : Step(2954): len = 16728.6, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008771s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (177.8%)

PHY-3001 : Legalized: Len = 17486.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 17632.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.286241s wall, 1.747211s user + 0.546003s system = 2.293215s CPU (178.3%)

RUN-1004 : used memory is 472 MB, reserved memory is 437 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 197 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 176
PHY-1001 : Pin misalignment score is improved from 176 to 176
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 177 to 176
PHY-1001 : Pin misalignment score is improved from 176 to 176
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.167705s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (102.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 309 instances
RUN-1001 : 135 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 536 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20264, over cnt = 43(0%), over = 51, worst = 3
PHY-1002 : len = 20360, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 20384, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 20544, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1898, tnet num: 534, tinst num: 307, tnode num: 2188, tedge num: 3213.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.218838s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (114.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.105949s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (88.3%)

PHY-1002 : len = 11632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.546170s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (100.0%)

PHY-1002 : len = 23752, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.109573s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (99.7%)

PHY-1002 : len = 23608, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.038749s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (120.8%)

PHY-1002 : len = 23576, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.068268s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (68.6%)

PHY-1002 : len = 23544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018782s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.1%)

PHY-1002 : len = 23544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.020975s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (148.7%)

PHY-1002 : len = 23544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.712068s wall, 0.795605s user + 0.031200s system = 0.826805s CPU (116.1%)

PHY-1002 : len = 56952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56952
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.014208s wall, 3.884425s user + 0.265202s system = 4.149627s CPU (103.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.493653s wall, 4.368028s user + 0.296402s system = 4.664430s CPU (103.8%)

RUN-1004 : used memory is 448 MB, reserved memory is 414 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  535   out of  19600    2.73%
#reg                  130   out of  19600    0.66%
#le                   535
  #lut only           405   out of    535   75.70%
  #reg only             0   out of    535    0.00%
  #lut&reg            130   out of    535   24.30%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 309
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 536, pip num: 4092
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 652 valid insts, and 14413 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.368764s wall, 5.600436s user + 0.093601s system = 5.694037s CPU (240.4%)

RUN-1004 : used memory is 456 MB, reserved memory is 421 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.853946s wall, 1.778411s user + 0.078001s system = 1.856412s CPU (100.1%)

RUN-1004 : used memory is 544 MB, reserved memory is 510 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.583418s wall, 0.156001s user + 0.046800s system = 0.202801s CPU (3.1%)

RUN-1004 : used memory is 571 MB, reserved memory is 537 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.167288s wall, 2.106013s user + 0.124801s system = 2.230814s CPU (24.3%)

RUN-1004 : used memory is 465 MB, reserved memory is 425 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 549/79 useful/useless nets, 408/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 517/6 useful/useless nets, 376/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 517/0 useful/useless nets, 376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          184
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |54     |130    |28     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 557/7 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 543/0 useful/useless nets, 410/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1070/0 useful/useless nets, 937/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.36), #lev = 3 (2.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 356 instances into 189 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 897/0 useful/useless nets, 764/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/403 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  535   out of  19600    2.73%
#reg                  130   out of  19600    0.66%
#le                   535
  #lut only           405   out of    535   75.70%
  #reg only             0   out of    535    0.00%
  #lut&reg            130   out of    535   24.30%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |535   |535   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 309 instances
RUN-1001 : 135 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 536 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 307 instances, 268 slices, 21 macros(173 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1898, tnet num: 534, tinst num: 307, tnode num: 2188, tedge num: 3213.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075956s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (82.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 142592
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2955): len = 86519.1, overlap = 0
PHY-3002 : Step(2956): len = 53912.3, overlap = 2.25
PHY-3002 : Step(2957): len = 40446.9, overlap = 2.25
PHY-3002 : Step(2958): len = 33761.5, overlap = 3.25
PHY-3002 : Step(2959): len = 29938.1, overlap = 3.5
PHY-3002 : Step(2960): len = 26510.6, overlap = 2.25
PHY-3002 : Step(2961): len = 23978.1, overlap = 3
PHY-3002 : Step(2962): len = 21694, overlap = 4.75
PHY-3002 : Step(2963): len = 20657.7, overlap = 5.5
PHY-3002 : Step(2964): len = 19379, overlap = 5.25
PHY-3002 : Step(2965): len = 18438.2, overlap = 4.25
PHY-3002 : Step(2966): len = 17723.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00138097
PHY-3002 : Step(2967): len = 17667.7, overlap = 4.5
PHY-3002 : Step(2968): len = 16910.5, overlap = 4.5
PHY-3002 : Step(2969): len = 16609.4, overlap = 4.75
PHY-3002 : Step(2970): len = 16274.9, overlap = 4.75
PHY-3002 : Step(2971): len = 15293.7, overlap = 5.75
PHY-3002 : Step(2972): len = 15030.6, overlap = 6.5
PHY-3002 : Step(2973): len = 14038, overlap = 4.5
PHY-3002 : Step(2974): len = 13612.6, overlap = 3.5
PHY-3002 : Step(2975): len = 13452.9, overlap = 6
PHY-3002 : Step(2976): len = 13154.3, overlap = 5.75
PHY-3002 : Step(2977): len = 12963, overlap = 5.5
PHY-3002 : Step(2978): len = 12608.7, overlap = 5.5
PHY-3002 : Step(2979): len = 12512.3, overlap = 3.25
PHY-3002 : Step(2980): len = 12366.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005821s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (268.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.9281e-06
PHY-3002 : Step(2981): len = 12178.3, overlap = 7.25
PHY-3002 : Step(2982): len = 12177.9, overlap = 7.25
PHY-3002 : Step(2983): len = 12105.9, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18562e-05
PHY-3002 : Step(2984): len = 11834, overlap = 6.75
PHY-3002 : Step(2985): len = 11842.7, overlap = 6.75
PHY-3002 : Step(2986): len = 11755.5, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.37124e-05
PHY-3002 : Step(2987): len = 11525.7, overlap = 6.75
PHY-3002 : Step(2988): len = 11552.3, overlap = 7
PHY-3002 : Step(2989): len = 11556.7, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69715e-05
PHY-3002 : Step(2990): len = 11464.7, overlap = 12
PHY-3002 : Step(2991): len = 11637.2, overlap = 11.75
PHY-3002 : Step(2992): len = 11956, overlap = 9
PHY-3002 : Step(2993): len = 11699.8, overlap = 9.25
PHY-3002 : Step(2994): len = 11588, overlap = 9.75
PHY-3002 : Step(2995): len = 11421.4, overlap = 10.5
PHY-3002 : Step(2996): len = 11378.3, overlap = 10.5
PHY-3002 : Step(2997): len = 11216.5, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39431e-05
PHY-3002 : Step(2998): len = 11171.1, overlap = 10.25
PHY-3002 : Step(2999): len = 11208.9, overlap = 10.25
PHY-3002 : Step(3000): len = 11263.6, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107886
PHY-3002 : Step(3001): len = 11557.5, overlap = 9.75
PHY-3002 : Step(3002): len = 11749.5, overlap = 9.25
PHY-3002 : Step(3003): len = 12319.9, overlap = 8.75
PHY-3002 : Step(3004): len = 12138.6, overlap = 9.25
PHY-3002 : Step(3005): len = 12103.7, overlap = 9.75
PHY-3002 : Step(3006): len = 12072.7, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017428s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (179.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0125604
PHY-3002 : Step(3007): len = 17645.4, overlap = 0.5
PHY-3002 : Step(3008): len = 17374.2, overlap = 2.25
PHY-3002 : Step(3009): len = 17147.1, overlap = 2.75
PHY-3002 : Step(3010): len = 16790.2, overlap = 3.75
PHY-3002 : Step(3011): len = 16683.9, overlap = 4
PHY-3002 : Step(3012): len = 16728.6, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008379s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17486.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 17632.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.197079s wall, 1.606810s user + 0.499203s system = 2.106013s CPU (175.9%)

RUN-1004 : used memory is 472 MB, reserved memory is 438 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 197 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 176
PHY-1001 : Pin misalignment score is improved from 176 to 176
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 177 to 176
PHY-1001 : Pin misalignment score is improved from 176 to 176
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.191478s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (89.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 309 instances
RUN-1001 : 135 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 536 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20264, over cnt = 43(0%), over = 51, worst = 3
PHY-1002 : len = 20360, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 20384, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 20544, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1898, tnet num: 534, tinst num: 307, tnode num: 2188, tedge num: 3213.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.219509s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (120.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.100126s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (93.5%)

PHY-1002 : len = 11632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.561221s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (97.3%)

PHY-1002 : len = 23752, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.105877s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (103.1%)

PHY-1002 : len = 23608, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.039039s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (119.9%)

PHY-1002 : len = 23576, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.046446s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (100.8%)

PHY-1002 : len = 23544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.027025s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (57.7%)

PHY-1002 : len = 23544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.019852s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (78.6%)

PHY-1002 : len = 23544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.751330s wall, 0.920406s user + 0.015600s system = 0.936006s CPU (124.6%)

PHY-1002 : len = 56952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56952
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.095827s wall, 3.993626s user + 0.343202s system = 4.336828s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.590812s wall, 4.524029s user + 0.343202s system = 4.867231s CPU (106.0%)

RUN-1004 : used memory is 450 MB, reserved memory is 418 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  535   out of  19600    2.73%
#reg                  130   out of  19600    0.66%
#le                   535
  #lut only           405   out of    535   75.70%
  #reg only             0   out of    535    0.00%
  #lut&reg            130   out of    535   24.30%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 309
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 536, pip num: 4092
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 652 valid insts, and 14413 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.493066s wall, 5.928038s user + 0.078001s system = 6.006038s CPU (240.9%)

RUN-1004 : used memory is 459 MB, reserved memory is 427 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.810916s wall, 1.794012s user + 0.015600s system = 1.809612s CPU (99.9%)

RUN-1004 : used memory is 547 MB, reserved memory is 516 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.539084s wall, 0.234002s user + 0.093601s system = 0.327602s CPU (5.0%)

RUN-1004 : used memory is 572 MB, reserved memory is 541 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.068005s wall, 2.121614s user + 0.140401s system = 2.262014s CPU (24.9%)

RUN-1004 : used memory is 465 MB, reserved memory is 427 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 549/79 useful/useless nets, 408/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 517/6 useful/useless nets, 376/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 517/0 useful/useless nets, 376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          184
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |54     |130    |28     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 557/7 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 543/0 useful/useless nets, 410/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1070/0 useful/useless nets, 937/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.36), #lev = 3 (2.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 356 instances into 189 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 897/0 useful/useless nets, 764/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/403 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  535   out of  19600    2.73%
#reg                  130   out of  19600    0.66%
#le                   535
  #lut only           405   out of    535   75.70%
  #reg only             0   out of    535    0.00%
  #lut&reg            130   out of    535   24.30%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |535   |535   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 309 instances
RUN-1001 : 135 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 536 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 307 instances, 268 slices, 21 macros(173 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1898, tnet num: 534, tinst num: 307, tnode num: 2188, tedge num: 3213.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.066833s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (140.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 142592
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3013): len = 86519.1, overlap = 0
PHY-3002 : Step(3014): len = 53912.3, overlap = 2.25
PHY-3002 : Step(3015): len = 40446.9, overlap = 2.25
PHY-3002 : Step(3016): len = 33761.5, overlap = 3.25
PHY-3002 : Step(3017): len = 29938.1, overlap = 3.5
PHY-3002 : Step(3018): len = 26510.6, overlap = 2.25
PHY-3002 : Step(3019): len = 23978.1, overlap = 3
PHY-3002 : Step(3020): len = 21694, overlap = 4.75
PHY-3002 : Step(3021): len = 20657.7, overlap = 5.5
PHY-3002 : Step(3022): len = 19379, overlap = 5.25
PHY-3002 : Step(3023): len = 18438.2, overlap = 4.25
PHY-3002 : Step(3024): len = 17723.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00138097
PHY-3002 : Step(3025): len = 17667.7, overlap = 4.5
PHY-3002 : Step(3026): len = 16910.5, overlap = 4.5
PHY-3002 : Step(3027): len = 16609.4, overlap = 4.75
PHY-3002 : Step(3028): len = 16274.9, overlap = 4.75
PHY-3002 : Step(3029): len = 15293.7, overlap = 5.75
PHY-3002 : Step(3030): len = 15030.6, overlap = 6.5
PHY-3002 : Step(3031): len = 14038, overlap = 4.5
PHY-3002 : Step(3032): len = 13612.6, overlap = 3.5
PHY-3002 : Step(3033): len = 13452.9, overlap = 6
PHY-3002 : Step(3034): len = 13154.3, overlap = 5.75
PHY-3002 : Step(3035): len = 12963, overlap = 5.5
PHY-3002 : Step(3036): len = 12608.7, overlap = 5.5
PHY-3002 : Step(3037): len = 12512.3, overlap = 3.25
PHY-3002 : Step(3038): len = 12366.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006476s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.9281e-06
PHY-3002 : Step(3039): len = 12178.3, overlap = 7.25
PHY-3002 : Step(3040): len = 12177.9, overlap = 7.25
PHY-3002 : Step(3041): len = 12105.9, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18562e-05
PHY-3002 : Step(3042): len = 11834, overlap = 6.75
PHY-3002 : Step(3043): len = 11842.7, overlap = 6.75
PHY-3002 : Step(3044): len = 11755.5, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.37124e-05
PHY-3002 : Step(3045): len = 11525.7, overlap = 6.75
PHY-3002 : Step(3046): len = 11552.3, overlap = 7
PHY-3002 : Step(3047): len = 11556.7, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69715e-05
PHY-3002 : Step(3048): len = 11464.7, overlap = 12
PHY-3002 : Step(3049): len = 11637.2, overlap = 11.75
PHY-3002 : Step(3050): len = 11956, overlap = 9
PHY-3002 : Step(3051): len = 11699.8, overlap = 9.25
PHY-3002 : Step(3052): len = 11588, overlap = 9.75
PHY-3002 : Step(3053): len = 11421.4, overlap = 10.5
PHY-3002 : Step(3054): len = 11378.3, overlap = 10.5
PHY-3002 : Step(3055): len = 11216.5, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39431e-05
PHY-3002 : Step(3056): len = 11171.1, overlap = 10.25
PHY-3002 : Step(3057): len = 11208.9, overlap = 10.25
PHY-3002 : Step(3058): len = 11263.6, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107886
PHY-3002 : Step(3059): len = 11557.5, overlap = 9.75
PHY-3002 : Step(3060): len = 11749.5, overlap = 9.25
PHY-3002 : Step(3061): len = 12319.9, overlap = 8.75
PHY-3002 : Step(3062): len = 12138.6, overlap = 9.25
PHY-3002 : Step(3063): len = 12103.7, overlap = 9.75
PHY-3002 : Step(3064): len = 12072.7, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016501s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (189.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0125604
PHY-3002 : Step(3065): len = 17645.4, overlap = 0.5
PHY-3002 : Step(3066): len = 17374.2, overlap = 2.25
PHY-3002 : Step(3067): len = 17147.1, overlap = 2.75
PHY-3002 : Step(3068): len = 16790.2, overlap = 3.75
PHY-3002 : Step(3069): len = 16683.9, overlap = 4
PHY-3002 : Step(3070): len = 16728.6, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17486.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 17632.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.277129s wall, 1.856412s user + 0.405603s system = 2.262014s CPU (177.1%)

RUN-1004 : used memory is 473 MB, reserved memory is 440 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 197 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 176
PHY-1001 : Pin misalignment score is improved from 176 to 176
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 177 to 176
PHY-1001 : Pin misalignment score is improved from 176 to 176
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.171855s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (99.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 309 instances
RUN-1001 : 135 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 536 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20264, over cnt = 43(0%), over = 51, worst = 3
PHY-1002 : len = 20360, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 20384, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 20544, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1898, tnet num: 534, tinst num: 307, tnode num: 2188, tedge num: 3213.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.240977s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (123.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.099012s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.5%)

PHY-1002 : len = 11632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.574795s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.4%)

PHY-1002 : len = 23752, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.114786s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.1%)

PHY-1002 : len = 23608, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.048232s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.0%)

PHY-1002 : len = 23576, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.047180s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (99.2%)

PHY-1002 : len = 23544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.019541s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (239.5%)

PHY-1002 : len = 23544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.029283s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (106.5%)

PHY-1002 : len = 23544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.757760s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (123.5%)

PHY-1002 : len = 56952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56952
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.138653s wall, 4.087226s user + 0.280802s system = 4.368028s CPU (105.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.640423s wall, 4.633230s user + 0.296402s system = 4.929632s CPU (106.2%)

RUN-1004 : used memory is 452 MB, reserved memory is 420 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  535   out of  19600    2.73%
#reg                  130   out of  19600    0.66%
#le                   535
  #lut only           405   out of    535   75.70%
  #reg only             0   out of    535    0.00%
  #lut&reg            130   out of    535   24.30%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 309
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 536, pip num: 4092
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 652 valid insts, and 14413 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.390782s wall, 5.803237s user + 0.046800s system = 5.850038s CPU (244.7%)

RUN-1004 : used memory is 460 MB, reserved memory is 428 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.767729s wall, 1.747211s user + 0.031200s system = 1.778411s CPU (100.6%)

RUN-1004 : used memory is 548 MB, reserved memory is 516 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.641410s wall, 0.405603s user + 0.046800s system = 0.452403s CPU (6.8%)

RUN-1004 : used memory is 573 MB, reserved memory is 541 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.125880s wall, 2.262014s user + 0.124801s system = 2.386815s CPU (26.2%)

RUN-1004 : used memory is 466 MB, reserved memory is 427 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.898336s wall, 1.903212s user + 0.062400s system = 1.965613s CPU (103.5%)

RUN-1004 : used memory is 540 MB, reserved memory is 501 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.582165s wall, 0.436803s user + 0.046800s system = 0.483603s CPU (7.3%)

RUN-1004 : used memory is 557 MB, reserved memory is 518 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.222402s wall, 2.464816s user + 0.156001s system = 2.620817s CPU (28.4%)

RUN-1004 : used memory is 466 MB, reserved memory is 425 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 551/79 useful/useless nets, 410/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 519/6 useful/useless nets, 378/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 519/0 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.36), #lev = 3 (2.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 189 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 915/0 useful/useless nets, 782/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/412 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  553   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   553
  #lut only           423   out of    553   76.49%
  #reg only             0   out of    553    0.00%
  #lut&reg            130   out of    553   23.51%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 318 instances
RUN-1001 : 144 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 545 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 316 instances, 277 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1932, tnet num: 543, tinst num: 316, tnode num: 2222, tedge num: 3263.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.061013s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (127.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 138492
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3071): len = 89121.5, overlap = 0
PHY-3002 : Step(3072): len = 62248.2, overlap = 2.25
PHY-3002 : Step(3073): len = 48177.6, overlap = 2.25
PHY-3002 : Step(3074): len = 40681.9, overlap = 2.25
PHY-3002 : Step(3075): len = 35728.9, overlap = 2.25
PHY-3002 : Step(3076): len = 32902.4, overlap = 2.25
PHY-3002 : Step(3077): len = 29994.1, overlap = 2.25
PHY-3002 : Step(3078): len = 26693, overlap = 2.25
PHY-3002 : Step(3079): len = 24728.1, overlap = 3.75
PHY-3002 : Step(3080): len = 23160.7, overlap = 5
PHY-3002 : Step(3081): len = 22022, overlap = 5
PHY-3002 : Step(3082): len = 21482.7, overlap = 4.25
PHY-3002 : Step(3083): len = 19821.7, overlap = 5
PHY-3002 : Step(3084): len = 18669.6, overlap = 5.75
PHY-3002 : Step(3085): len = 16321.1, overlap = 6.25
PHY-3002 : Step(3086): len = 15380.3, overlap = 7.25
PHY-3002 : Step(3087): len = 15179.2, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00146052
PHY-3002 : Step(3088): len = 15058.2, overlap = 7.75
PHY-3002 : Step(3089): len = 14494.6, overlap = 8
PHY-3002 : Step(3090): len = 14416.4, overlap = 7.75
PHY-3002 : Step(3091): len = 14341.6, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00292104
PHY-3002 : Step(3092): len = 14312.5, overlap = 7.5
PHY-3002 : Step(3093): len = 14078.7, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005828s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (267.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.76138e-06
PHY-3002 : Step(3094): len = 14336.6, overlap = 8.5
PHY-3002 : Step(3095): len = 14306.9, overlap = 8.5
PHY-3002 : Step(3096): len = 13950.1, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35228e-05
PHY-3002 : Step(3097): len = 13735.1, overlap = 8.75
PHY-3002 : Step(3098): len = 13699, overlap = 8.75
PHY-3002 : Step(3099): len = 13610.1, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70455e-05
PHY-3002 : Step(3100): len = 13508.7, overlap = 8.75
PHY-3002 : Step(3101): len = 13518.9, overlap = 8.75
PHY-3002 : Step(3102): len = 13333, overlap = 8.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.10184e-05
PHY-3002 : Step(3103): len = 13311.9, overlap = 12.75
PHY-3002 : Step(3104): len = 13366.6, overlap = 12.25
PHY-3002 : Step(3105): len = 13384.7, overlap = 10.5
PHY-3002 : Step(3106): len = 13621.4, overlap = 9.75
PHY-3002 : Step(3107): len = 13247.5, overlap = 8
PHY-3002 : Step(3108): len = 13075.7, overlap = 8.25
PHY-3002 : Step(3109): len = 12928.7, overlap = 9.5
PHY-3002 : Step(3110): len = 12898.2, overlap = 9.75
PHY-3002 : Step(3111): len = 12574.9, overlap = 9.5
PHY-3002 : Step(3112): len = 12365.3, overlap = 9
PHY-3002 : Step(3113): len = 12049.5, overlap = 9.5
PHY-3002 : Step(3114): len = 11673.9, overlap = 10.75
PHY-3002 : Step(3115): len = 11603.1, overlap = 10.75
PHY-3002 : Step(3116): len = 11431.9, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.20368e-05
PHY-3002 : Step(3117): len = 11331.9, overlap = 10
PHY-3002 : Step(3118): len = 11331.9, overlap = 10
PHY-3002 : Step(3119): len = 11303.6, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.40736e-05
PHY-3002 : Step(3120): len = 11677.7, overlap = 9.75
PHY-3002 : Step(3121): len = 11677.7, overlap = 9.75
PHY-3002 : Step(3122): len = 11602, overlap = 10.25
PHY-3002 : Step(3123): len = 11602, overlap = 10.25
PHY-3002 : Step(3124): len = 11720.7, overlap = 10
PHY-3002 : Step(3125): len = 11720.7, overlap = 10
PHY-3002 : Step(3126): len = 11751.8, overlap = 10
PHY-3002 : Step(3127): len = 11751.8, overlap = 10
PHY-3002 : Step(3128): len = 11809.4, overlap = 9.25
PHY-3002 : Step(3129): len = 11809.4, overlap = 9.25
PHY-3002 : Step(3130): len = 11868.8, overlap = 10.25
PHY-3002 : Step(3131): len = 11886, overlap = 10.25
PHY-3002 : Step(3132): len = 11968.3, overlap = 10.5
PHY-3002 : Step(3133): len = 11939, overlap = 10.5
PHY-3002 : Step(3134): len = 11951.7, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000168147
PHY-3002 : Step(3135): len = 12217.2, overlap = 10.25
PHY-3002 : Step(3136): len = 12269.9, overlap = 10
PHY-3002 : Step(3137): len = 12324.9, overlap = 9.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000336294
PHY-3002 : Step(3138): len = 12745.8, overlap = 9
PHY-3002 : Step(3139): len = 13226.1, overlap = 8.75
PHY-3002 : Step(3140): len = 13504, overlap = 7.75
PHY-3002 : Step(3141): len = 13898.6, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018048s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00486848
PHY-3002 : Step(3142): len = 17341.6, overlap = 1
PHY-3002 : Step(3143): len = 17022.5, overlap = 3
PHY-3002 : Step(3144): len = 16668.5, overlap = 4.25
PHY-3002 : Step(3145): len = 16450.5, overlap = 5.75
PHY-3002 : Step(3146): len = 16488, overlap = 5.25
PHY-3002 : Step(3147): len = 16179.4, overlap = 7.5
PHY-3002 : Step(3148): len = 15915.4, overlap = 8
PHY-3002 : Step(3149): len = 15679, overlap = 7.75
PHY-3002 : Step(3150): len = 15591.4, overlap = 8.25
PHY-3002 : Step(3151): len = 15575.1, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00973696
PHY-3002 : Step(3152): len = 15635, overlap = 8.25
PHY-3002 : Step(3153): len = 15621.3, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0194739
PHY-3002 : Step(3154): len = 15651.4, overlap = 8.25
PHY-3002 : Step(3155): len = 15656, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009633s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (161.9%)

PHY-3001 : Legalized: Len = 17014, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 17046, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.509125s wall, 2.371215s user + 0.514803s system = 2.886019s CPU (191.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 434 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 206 to 187
PHY-1001 : Pin misalignment score is improved from 187 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.185129s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (109.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 318 instances
RUN-1001 : 144 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 545 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20016, over cnt = 47(0%), over = 68, worst = 4
PHY-1002 : len = 20152, over cnt = 18(0%), over = 25, worst = 4
PHY-1002 : len = 20240, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 20520, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20552, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1932, tnet num: 543, tinst num: 316, tnode num: 2222, tedge num: 3263.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.238425s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (117.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.098682s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.9%)

PHY-1002 : len = 10608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.615607s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (98.8%)

PHY-1002 : len = 25040, over cnt = 29(0%), over = 30, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.165661s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (103.6%)

PHY-1002 : len = 24640, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.036376s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.8%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.015194s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.7%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.015040s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (103.7%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.014148s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (220.5%)

PHY-1002 : len = 24624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.645479s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (118.4%)

PHY-1002 : len = 56848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56848
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.067678s wall, 3.900025s user + 0.390002s system = 4.290027s CPU (105.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.575880s wall, 4.446028s user + 0.405603s system = 4.851631s CPU (106.0%)

RUN-1004 : used memory is 451 MB, reserved memory is 420 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  553   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   553
  #lut only           423   out of    553   76.49%
  #reg only             0   out of    553    0.00%
  #lut&reg            130   out of    553   23.51%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 318
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 545, pip num: 4109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 673 valid insts, and 14618 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.261846s wall, 5.616036s user + 0.078001s system = 5.694037s CPU (251.7%)

RUN-1004 : used memory is 461 MB, reserved memory is 429 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.775633s wall, 1.762811s user + 0.062400s system = 1.825212s CPU (102.8%)

RUN-1004 : used memory is 548 MB, reserved memory is 517 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.593223s wall, 0.405603s user + 0.156001s system = 0.561604s CPU (8.5%)

RUN-1004 : used memory is 573 MB, reserved memory is 541 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.095888s wall, 2.293215s user + 0.249602s system = 2.542816s CPU (28.0%)

RUN-1004 : used memory is 468 MB, reserved memory is 426 MB, peak memory is 847 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.990888s wall, 1.965613s user + 0.015600s system = 1.981213s CPU (99.5%)

RUN-1004 : used memory is 547 MB, reserved memory is 506 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.598801s wall, 0.327602s user + 0.078001s system = 0.405603s CPU (6.1%)

RUN-1004 : used memory is 557 MB, reserved memory is 516 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.304380s wall, 2.402415s user + 0.109201s system = 2.511616s CPU (27.0%)

RUN-1004 : used memory is 467 MB, reserved memory is 425 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 551/79 useful/useless nets, 410/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 519/6 useful/useless nets, 378/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 519/0 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.36), #lev = 3 (2.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 189 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 915/0 useful/useless nets, 782/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/412 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  553   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   553
  #lut only           423   out of    553   76.49%
  #reg only             0   out of    553    0.00%
  #lut&reg            130   out of    553   23.51%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 318 instances
RUN-1001 : 144 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 545 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 316 instances, 277 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1932, tnet num: 543, tinst num: 316, tnode num: 2222, tedge num: 3263.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076489s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (122.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 138492
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3156): len = 89121.5, overlap = 0
PHY-3002 : Step(3157): len = 62248.2, overlap = 2.25
PHY-3002 : Step(3158): len = 48177.6, overlap = 2.25
PHY-3002 : Step(3159): len = 40681.9, overlap = 2.25
PHY-3002 : Step(3160): len = 35728.9, overlap = 2.25
PHY-3002 : Step(3161): len = 32902.4, overlap = 2.25
PHY-3002 : Step(3162): len = 29994.1, overlap = 2.25
PHY-3002 : Step(3163): len = 26693, overlap = 2.25
PHY-3002 : Step(3164): len = 24728.1, overlap = 3.75
PHY-3002 : Step(3165): len = 23160.7, overlap = 5
PHY-3002 : Step(3166): len = 22022, overlap = 5
PHY-3002 : Step(3167): len = 21482.7, overlap = 4.25
PHY-3002 : Step(3168): len = 19821.7, overlap = 5
PHY-3002 : Step(3169): len = 18669.6, overlap = 5.75
PHY-3002 : Step(3170): len = 16321.1, overlap = 6.25
PHY-3002 : Step(3171): len = 15380.3, overlap = 7.25
PHY-3002 : Step(3172): len = 15179.2, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00146052
PHY-3002 : Step(3173): len = 15058.2, overlap = 7.75
PHY-3002 : Step(3174): len = 14494.6, overlap = 8
PHY-3002 : Step(3175): len = 14416.4, overlap = 7.75
PHY-3002 : Step(3176): len = 14341.6, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00292104
PHY-3002 : Step(3177): len = 14312.5, overlap = 7.5
PHY-3002 : Step(3178): len = 14078.7, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006728s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.76138e-06
PHY-3002 : Step(3179): len = 14336.6, overlap = 8.5
PHY-3002 : Step(3180): len = 14306.9, overlap = 8.5
PHY-3002 : Step(3181): len = 13950.1, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35228e-05
PHY-3002 : Step(3182): len = 13735.1, overlap = 8.75
PHY-3002 : Step(3183): len = 13699, overlap = 8.75
PHY-3002 : Step(3184): len = 13610.1, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70455e-05
PHY-3002 : Step(3185): len = 13508.7, overlap = 8.75
PHY-3002 : Step(3186): len = 13518.9, overlap = 8.75
PHY-3002 : Step(3187): len = 13333, overlap = 8.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.10184e-05
PHY-3002 : Step(3188): len = 13311.9, overlap = 12.75
PHY-3002 : Step(3189): len = 13366.6, overlap = 12.25
PHY-3002 : Step(3190): len = 13384.7, overlap = 10.5
PHY-3002 : Step(3191): len = 13621.4, overlap = 9.75
PHY-3002 : Step(3192): len = 13247.5, overlap = 8
PHY-3002 : Step(3193): len = 13075.7, overlap = 8.25
PHY-3002 : Step(3194): len = 12928.7, overlap = 9.5
PHY-3002 : Step(3195): len = 12898.2, overlap = 9.75
PHY-3002 : Step(3196): len = 12574.9, overlap = 9.5
PHY-3002 : Step(3197): len = 12365.3, overlap = 9
PHY-3002 : Step(3198): len = 12049.5, overlap = 9.5
PHY-3002 : Step(3199): len = 11673.9, overlap = 10.75
PHY-3002 : Step(3200): len = 11603.1, overlap = 10.75
PHY-3002 : Step(3201): len = 11431.9, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.20368e-05
PHY-3002 : Step(3202): len = 11331.9, overlap = 10
PHY-3002 : Step(3203): len = 11331.9, overlap = 10
PHY-3002 : Step(3204): len = 11303.6, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.40736e-05
PHY-3002 : Step(3205): len = 11677.7, overlap = 9.75
PHY-3002 : Step(3206): len = 11677.7, overlap = 9.75
PHY-3002 : Step(3207): len = 11602, overlap = 10.25
PHY-3002 : Step(3208): len = 11602, overlap = 10.25
PHY-3002 : Step(3209): len = 11720.7, overlap = 10
PHY-3002 : Step(3210): len = 11720.7, overlap = 10
PHY-3002 : Step(3211): len = 11751.8, overlap = 10
PHY-3002 : Step(3212): len = 11751.8, overlap = 10
PHY-3002 : Step(3213): len = 11809.4, overlap = 9.25
PHY-3002 : Step(3214): len = 11809.4, overlap = 9.25
PHY-3002 : Step(3215): len = 11868.8, overlap = 10.25
PHY-3002 : Step(3216): len = 11886, overlap = 10.25
PHY-3002 : Step(3217): len = 11968.3, overlap = 10.5
PHY-3002 : Step(3218): len = 11939, overlap = 10.5
PHY-3002 : Step(3219): len = 11951.7, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000168147
PHY-3002 : Step(3220): len = 12217.2, overlap = 10.25
PHY-3002 : Step(3221): len = 12269.9, overlap = 10
PHY-3002 : Step(3222): len = 12324.9, overlap = 9.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000336294
PHY-3002 : Step(3223): len = 12745.8, overlap = 9
PHY-3002 : Step(3224): len = 13226.1, overlap = 8.75
PHY-3002 : Step(3225): len = 13504, overlap = 7.75
PHY-3002 : Step(3226): len = 13898.6, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049395s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (157.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00486848
PHY-3002 : Step(3227): len = 17341.6, overlap = 1
PHY-3002 : Step(3228): len = 17022.5, overlap = 3
PHY-3002 : Step(3229): len = 16668.5, overlap = 4.25
PHY-3002 : Step(3230): len = 16450.5, overlap = 5.75
PHY-3002 : Step(3231): len = 16488, overlap = 5.25
PHY-3002 : Step(3232): len = 16179.4, overlap = 7.5
PHY-3002 : Step(3233): len = 15915.4, overlap = 8
PHY-3002 : Step(3234): len = 15679, overlap = 7.75
PHY-3002 : Step(3235): len = 15591.4, overlap = 8.25
PHY-3002 : Step(3236): len = 15575.1, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00973696
PHY-3002 : Step(3237): len = 15635, overlap = 8.25
PHY-3002 : Step(3238): len = 15621.3, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0194739
PHY-3002 : Step(3239): len = 15651.4, overlap = 8.25
PHY-3002 : Step(3240): len = 15656, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008031s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (194.3%)

PHY-3001 : Legalized: Len = 17014, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 17046, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.715615s wall, 2.293215s user + 0.670804s system = 2.964019s CPU (172.8%)

RUN-1004 : used memory is 475 MB, reserved memory is 436 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 206 to 187
PHY-1001 : Pin misalignment score is improved from 187 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.186020s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (92.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 318 instances
RUN-1001 : 144 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 545 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20016, over cnt = 47(0%), over = 68, worst = 4
PHY-1002 : len = 20152, over cnt = 18(0%), over = 25, worst = 4
PHY-1002 : len = 20240, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 20520, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20552, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1932, tnet num: 543, tinst num: 316, tnode num: 2222, tedge num: 3263.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.221672s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (105.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.098420s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (126.8%)

PHY-1002 : len = 10608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.626773s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (99.6%)

PHY-1002 : len = 25040, over cnt = 29(0%), over = 30, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.153405s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (111.9%)

PHY-1002 : len = 24640, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.037017s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (84.3%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.015212s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (205.1%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.015273s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.1%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.016219s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.2%)

PHY-1002 : len = 24624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.699011s wall, 0.655204s user + 0.046800s system = 0.702005s CPU (100.4%)

PHY-1002 : len = 56848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56848
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.336008s wall, 3.993626s user + 0.327602s system = 4.321228s CPU (99.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.830216s wall, 4.492829s user + 0.327602s system = 4.820431s CPU (99.8%)

RUN-1004 : used memory is 455 MB, reserved memory is 422 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  553   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   553
  #lut only           423   out of    553   76.49%
  #reg only             0   out of    553    0.00%
  #lut&reg            130   out of    553   23.51%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 318
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 545, pip num: 4108
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 673 valid insts, and 14616 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.265246s wall, 5.616036s user + 0.093601s system = 5.709637s CPU (252.1%)

RUN-1004 : used memory is 464 MB, reserved memory is 430 MB, peak memory is 847 MB
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 551/79 useful/useless nets, 410/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 90 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 519/6 useful/useless nets, 378/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 519/0 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.36), #lev = 3 (2.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-2581 : Mapping with K=4, #lut = 184 (3.30), #lev = 3 (2.66)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 189 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 915/0 useful/useless nets, 782/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/412 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  553   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   553
  #lut only           423   out of    553   76.49%
  #reg only             0   out of    553    0.00%
  #lut&reg            130   out of    553   23.51%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 318 instances
RUN-1001 : 144 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 545 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 316 instances, 277 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1932, tnet num: 543, tinst num: 316, tnode num: 2222, tedge num: 3263.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062053s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 138492
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3241): len = 89121.5, overlap = 0
PHY-3002 : Step(3242): len = 62248.2, overlap = 2.25
PHY-3002 : Step(3243): len = 48177.6, overlap = 2.25
PHY-3002 : Step(3244): len = 40681.9, overlap = 2.25
PHY-3002 : Step(3245): len = 35728.9, overlap = 2.25
PHY-3002 : Step(3246): len = 32902.4, overlap = 2.25
PHY-3002 : Step(3247): len = 29994.1, overlap = 2.25
PHY-3002 : Step(3248): len = 26693, overlap = 2.25
PHY-3002 : Step(3249): len = 24728.1, overlap = 3.75
PHY-3002 : Step(3250): len = 23160.7, overlap = 5
PHY-3002 : Step(3251): len = 22022, overlap = 5
PHY-3002 : Step(3252): len = 21482.7, overlap = 4.25
PHY-3002 : Step(3253): len = 19821.7, overlap = 5
PHY-3002 : Step(3254): len = 18669.6, overlap = 5.75
PHY-3002 : Step(3255): len = 16321.1, overlap = 6.25
PHY-3002 : Step(3256): len = 15380.3, overlap = 7.25
PHY-3002 : Step(3257): len = 15179.2, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00146052
PHY-3002 : Step(3258): len = 15058.2, overlap = 7.75
PHY-3002 : Step(3259): len = 14494.6, overlap = 8
PHY-3002 : Step(3260): len = 14416.4, overlap = 7.75
PHY-3002 : Step(3261): len = 14341.6, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00292104
PHY-3002 : Step(3262): len = 14312.5, overlap = 7.5
PHY-3002 : Step(3263): len = 14078.7, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006625s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (235.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.76138e-06
PHY-3002 : Step(3264): len = 14336.6, overlap = 8.5
PHY-3002 : Step(3265): len = 14306.9, overlap = 8.5
PHY-3002 : Step(3266): len = 13950.1, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35228e-05
PHY-3002 : Step(3267): len = 13735.1, overlap = 8.75
PHY-3002 : Step(3268): len = 13699, overlap = 8.75
PHY-3002 : Step(3269): len = 13610.1, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70455e-05
PHY-3002 : Step(3270): len = 13508.7, overlap = 8.75
PHY-3002 : Step(3271): len = 13518.9, overlap = 8.75
PHY-3002 : Step(3272): len = 13333, overlap = 8.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.10184e-05
PHY-3002 : Step(3273): len = 13311.9, overlap = 12.75
PHY-3002 : Step(3274): len = 13366.6, overlap = 12.25
PHY-3002 : Step(3275): len = 13384.7, overlap = 10.5
PHY-3002 : Step(3276): len = 13621.4, overlap = 9.75
PHY-3002 : Step(3277): len = 13247.5, overlap = 8
PHY-3002 : Step(3278): len = 13075.7, overlap = 8.25
PHY-3002 : Step(3279): len = 12928.7, overlap = 9.5
PHY-3002 : Step(3280): len = 12898.2, overlap = 9.75
PHY-3002 : Step(3281): len = 12574.9, overlap = 9.5
PHY-3002 : Step(3282): len = 12365.3, overlap = 9
PHY-3002 : Step(3283): len = 12049.5, overlap = 9.5
PHY-3002 : Step(3284): len = 11673.9, overlap = 10.75
PHY-3002 : Step(3285): len = 11603.1, overlap = 10.75
PHY-3002 : Step(3286): len = 11431.9, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.20368e-05
PHY-3002 : Step(3287): len = 11331.9, overlap = 10
PHY-3002 : Step(3288): len = 11331.9, overlap = 10
PHY-3002 : Step(3289): len = 11303.6, overlap = 11.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.40736e-05
PHY-3002 : Step(3290): len = 11677.7, overlap = 9.75
PHY-3002 : Step(3291): len = 11677.7, overlap = 9.75
PHY-3002 : Step(3292): len = 11602, overlap = 10.25
PHY-3002 : Step(3293): len = 11602, overlap = 10.25
PHY-3002 : Step(3294): len = 11720.7, overlap = 10
PHY-3002 : Step(3295): len = 11720.7, overlap = 10
PHY-3002 : Step(3296): len = 11751.8, overlap = 10
PHY-3002 : Step(3297): len = 11751.8, overlap = 10
PHY-3002 : Step(3298): len = 11809.4, overlap = 9.25
PHY-3002 : Step(3299): len = 11809.4, overlap = 9.25
PHY-3002 : Step(3300): len = 11868.8, overlap = 10.25
PHY-3002 : Step(3301): len = 11886, overlap = 10.25
PHY-3002 : Step(3302): len = 11968.3, overlap = 10.5
PHY-3002 : Step(3303): len = 11939, overlap = 10.5
PHY-3002 : Step(3304): len = 11951.7, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000168147
PHY-3002 : Step(3305): len = 12217.2, overlap = 10.25
PHY-3002 : Step(3306): len = 12269.9, overlap = 10
PHY-3002 : Step(3307): len = 12324.9, overlap = 9.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000336294
PHY-3002 : Step(3308): len = 12745.8, overlap = 9
PHY-3002 : Step(3309): len = 13226.1, overlap = 8.75
PHY-3002 : Step(3310): len = 13504, overlap = 7.75
PHY-3002 : Step(3311): len = 13898.6, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017498s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00486848
PHY-3002 : Step(3312): len = 17341.6, overlap = 1
PHY-3002 : Step(3313): len = 17022.5, overlap = 3
PHY-3002 : Step(3314): len = 16668.5, overlap = 4.25
PHY-3002 : Step(3315): len = 16450.5, overlap = 5.75
PHY-3002 : Step(3316): len = 16488, overlap = 5.25
PHY-3002 : Step(3317): len = 16179.4, overlap = 7.5
PHY-3002 : Step(3318): len = 15915.4, overlap = 8
PHY-3002 : Step(3319): len = 15679, overlap = 7.75
PHY-3002 : Step(3320): len = 15591.4, overlap = 8.25
PHY-3002 : Step(3321): len = 15575.1, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00973696
PHY-3002 : Step(3322): len = 15635, overlap = 8.25
PHY-3002 : Step(3323): len = 15621.3, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0194739
PHY-3002 : Step(3324): len = 15651.4, overlap = 8.25
PHY-3002 : Step(3325): len = 15656, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17014, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 17046, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.483736s wall, 2.402415s user + 0.670804s system = 3.073220s CPU (207.1%)

RUN-1004 : used memory is 467 MB, reserved memory is 437 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 206 to 187
PHY-1001 : Pin misalignment score is improved from 187 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.178043s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (96.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 318 instances
RUN-1001 : 144 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 545 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20016, over cnt = 47(0%), over = 68, worst = 4
PHY-1002 : len = 20152, over cnt = 18(0%), over = 25, worst = 4
PHY-1002 : len = 20240, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 20520, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20552, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1932, tnet num: 543, tinst num: 316, tnode num: 2222, tedge num: 3263.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.234135s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (106.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.095611s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (114.2%)

PHY-1002 : len = 10608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.611781s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (99.4%)

PHY-1002 : len = 25040, over cnt = 29(0%), over = 30, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.174621s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (107.2%)

PHY-1002 : len = 24640, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.036159s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (86.3%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.014639s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.017915s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.1%)

PHY-1002 : len = 24624, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013692s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (227.9%)

PHY-1002 : len = 24624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.632682s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (118.4%)

PHY-1002 : len = 56848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 56848
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.913509s wall, 3.837625s user + 0.249602s system = 4.087226s CPU (104.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.411559s wall, 4.336828s user + 0.265202s system = 4.602030s CPU (104.3%)

RUN-1004 : used memory is 454 MB, reserved memory is 425 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  553   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   553
  #lut only           423   out of    553   76.49%
  #reg only             0   out of    553    0.00%
  #lut&reg            130   out of    553   23.51%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 318
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 545, pip num: 4108
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 673 valid insts, and 14616 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.258214s wall, 5.787637s user + 0.078001s system = 5.865638s CPU (259.7%)

RUN-1004 : used memory is 463 MB, reserved memory is 431 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.768588s wall, 1.731611s user + 0.031200s system = 1.762811s CPU (99.7%)

RUN-1004 : used memory is 551 MB, reserved memory is 520 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.762802s wall, 0.514803s user + 0.046800s system = 0.561604s CPU (8.3%)

RUN-1004 : used memory is 577 MB, reserved memory is 546 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.285817s wall, 2.371215s user + 0.078001s system = 2.449216s CPU (26.4%)

RUN-1004 : used memory is 470 MB, reserved memory is 429 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 549/78 useful/useless nets, 408/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 517/5 useful/useless nets, 376/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 517/0 useful/useless nets, 376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          184
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |54     |130    |28     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 557/7 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 543/0 useful/useless nets, 410/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1070/0 useful/useless nets, 937/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.37), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.31), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.31), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 356 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 896/0 useful/useless nets, 763/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/402 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  534   out of  19600    2.72%
#reg                  130   out of  19600    0.66%
#le                   534
  #lut only           404   out of    534   75.66%
  #reg only             0   out of    534    0.00%
  #lut&reg            130   out of    534   24.34%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |534   |534   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 308 instances
RUN-1001 : 135 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 535 nets
RUN-1001 : 373 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 306 instances, 267 slices, 21 macros(173 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1896, tnet num: 533, tinst num: 306, tnode num: 2186, tedge num: 3211.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.066097s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (141.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 152204
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3326): len = 91848.3, overlap = 2.25
PHY-3002 : Step(3327): len = 65343.4, overlap = 0
PHY-3002 : Step(3328): len = 47200.5, overlap = 2.25
PHY-3002 : Step(3329): len = 38676.5, overlap = 2.25
PHY-3002 : Step(3330): len = 33720.3, overlap = 2.25
PHY-3002 : Step(3331): len = 30111.1, overlap = 2.25
PHY-3002 : Step(3332): len = 27662, overlap = 2.25
PHY-3002 : Step(3333): len = 25965.7, overlap = 2.25
PHY-3002 : Step(3334): len = 23809.8, overlap = 2.25
PHY-3002 : Step(3335): len = 22048, overlap = 2.25
PHY-3002 : Step(3336): len = 20322.4, overlap = 2.25
PHY-3002 : Step(3337): len = 18881.9, overlap = 2.25
PHY-3002 : Step(3338): len = 17846.5, overlap = 2.25
PHY-3002 : Step(3339): len = 17328.9, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00152012
PHY-3002 : Step(3340): len = 17250.9, overlap = 2.25
PHY-3002 : Step(3341): len = 16520.8, overlap = 4.5
PHY-3002 : Step(3342): len = 16320.6, overlap = 5
PHY-3002 : Step(3343): len = 16218.5, overlap = 4.75
PHY-3002 : Step(3344): len = 15644.3, overlap = 3.25
PHY-3002 : Step(3345): len = 15406, overlap = 2.5
PHY-3002 : Step(3346): len = 15310.9, overlap = 2
PHY-3002 : Step(3347): len = 14391.3, overlap = 4.5
PHY-3002 : Step(3348): len = 13569.8, overlap = 5
PHY-3002 : Step(3349): len = 12473.5, overlap = 6
PHY-3002 : Step(3350): len = 12382.5, overlap = 6.5
PHY-3002 : Step(3351): len = 11730.8, overlap = 6.75
PHY-3002 : Step(3352): len = 11570.3, overlap = 6.5
PHY-3002 : Step(3353): len = 11315.2, overlap = 6.75
PHY-3002 : Step(3354): len = 11219.5, overlap = 6.75
PHY-3002 : Step(3355): len = 11147.2, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00304023
PHY-3002 : Step(3356): len = 11030.7, overlap = 6.75
PHY-3002 : Step(3357): len = 10994.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005966s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.90497e-06
PHY-3002 : Step(3358): len = 11313.6, overlap = 9
PHY-3002 : Step(3359): len = 11313.6, overlap = 9
PHY-3002 : Step(3360): len = 11181, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.80995e-06
PHY-3002 : Step(3361): len = 11144, overlap = 8.5
PHY-3002 : Step(3362): len = 11144, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.96199e-05
PHY-3002 : Step(3363): len = 11079.2, overlap = 8.5
PHY-3002 : Step(3364): len = 11079.2, overlap = 8.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.75304e-06
PHY-3002 : Step(3365): len = 11055.1, overlap = 14.75
PHY-3002 : Step(3366): len = 11055.1, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95061e-05
PHY-3002 : Step(3367): len = 11102.9, overlap = 13.5
PHY-3002 : Step(3368): len = 11160.9, overlap = 13
PHY-3002 : Step(3369): len = 11128.6, overlap = 12.5
PHY-3002 : Step(3370): len = 11190.1, overlap = 11.75
PHY-3002 : Step(3371): len = 10912, overlap = 11.25
PHY-3002 : Step(3372): len = 10849.2, overlap = 12.75
PHY-3002 : Step(3373): len = 10839.7, overlap = 12.75
PHY-3002 : Step(3374): len = 10710, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.90122e-05
PHY-3002 : Step(3375): len = 10855.1, overlap = 12
PHY-3002 : Step(3376): len = 10882.3, overlap = 12
PHY-3002 : Step(3377): len = 10870.7, overlap = 12
PHY-3002 : Step(3378): len = 10920.1, overlap = 12.5
PHY-3002 : Step(3379): len = 10951, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.80243e-05
PHY-3002 : Step(3380): len = 11018.1, overlap = 12
PHY-3002 : Step(3381): len = 11051, overlap = 12
PHY-3002 : Step(3382): len = 11351.4, overlap = 10.75
PHY-3002 : Step(3383): len = 11411.5, overlap = 10.5
PHY-3002 : Step(3384): len = 11241.9, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00205727
PHY-3002 : Step(3385): len = 16671.5, overlap = 1.75
PHY-3002 : Step(3386): len = 16376.9, overlap = 2.25
PHY-3002 : Step(3387): len = 15713.8, overlap = 4.25
PHY-3002 : Step(3388): len = 15595.8, overlap = 6.5
PHY-3002 : Step(3389): len = 15285.9, overlap = 8
PHY-3002 : Step(3390): len = 15032, overlap = 8
PHY-3002 : Step(3391): len = 14920.6, overlap = 8.5
PHY-3002 : Step(3392): len = 14840.9, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00411454
PHY-3002 : Step(3393): len = 14890, overlap = 9
PHY-3002 : Step(3394): len = 14891.8, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00822908
PHY-3002 : Step(3395): len = 14890.6, overlap = 8.75
PHY-3002 : Step(3396): len = 14901.7, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008719s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (178.9%)

PHY-3001 : Legalized: Len = 16736, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 16710, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.300766s wall, 1.965613s user + 0.452403s system = 2.418016s CPU (185.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 442 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 216 to 189
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.113991s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 308 instances
RUN-1001 : 135 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 535 nets
RUN-1001 : 373 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 49(0%), over = 66, worst = 4
PHY-1002 : len = 19472, over cnt = 14(0%), over = 18, worst = 4
PHY-1002 : len = 19488, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 19728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 19760, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1896, tnet num: 533, tinst num: 306, tnode num: 2186, tedge num: 3211.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.222062s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (98.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.100537s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (124.1%)

PHY-1002 : len = 12048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.621613s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (100.4%)

PHY-1002 : len = 25056, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.130205s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (107.8%)

PHY-1002 : len = 24864, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.018184s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (85.8%)

PHY-1002 : len = 24864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.699134s wall, 0.904806s user + 0.031200s system = 0.936006s CPU (133.9%)

PHY-1002 : len = 58840, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.016336s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.5%)

PHY-1002 : len = 58888, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58888
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.018777s wall, 3.962425s user + 0.405603s system = 4.368028s CPU (108.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.441406s wall, 4.383628s user + 0.421203s system = 4.804831s CPU (108.2%)

RUN-1004 : used memory is 457 MB, reserved memory is 424 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  534   out of  19600    2.72%
#reg                  130   out of  19600    0.66%
#le                   534
  #lut only           404   out of    534   75.66%
  #reg only             0   out of    534    0.00%
  #lut&reg            130   out of    534   24.34%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 308
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 535, pip num: 4047
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 674 valid insts, and 14292 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.389514s wall, 5.709637s user + 0.156001s system = 5.865638s CPU (245.5%)

RUN-1004 : used memory is 466 MB, reserved memory is 432 MB, peak memory is 847 MB
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 547/78 useful/useless nets, 406/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 515/5 useful/useless nets, 374/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 515/0 useful/useless nets, 374/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          183
  #and                 13
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |53     |130    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 555/7 useful/useless nets, 415/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 541/0 useful/useless nets, 408/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 679/0 useful/useless nets, 546/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 679/0 useful/useless nets, 546/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 1051/0 useful/useless nets, 918/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.37), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.31), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.31), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 355 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 878/0 useful/useless nets, 745/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 252 adder to BLE ...
SYN-4008 : Packed 252 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/393 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  516   out of  19600    2.63%
#reg                  130   out of  19600    0.66%
#le                   516
  #lut only           386   out of    516   74.81%
  #reg only             0   out of    516    0.00%
  #lut&reg            130   out of    516   25.19%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |516   |516   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 299 instances
RUN-1001 : 129 mslices, 129 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 526 nets
RUN-1001 : 364 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 297 instances, 258 slices, 20 macros(164 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1862, tnet num: 524, tinst num: 297, tnode num: 2152, tedge num: 3161.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 524 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080694s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (174.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 139266
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3397): len = 91780.4, overlap = 2.25
PHY-3002 : Step(3398): len = 59663.7, overlap = 0
PHY-3002 : Step(3399): len = 46735, overlap = 2.25
PHY-3002 : Step(3400): len = 37814.2, overlap = 2.25
PHY-3002 : Step(3401): len = 31359.7, overlap = 2.25
PHY-3002 : Step(3402): len = 26985.8, overlap = 2.25
PHY-3002 : Step(3403): len = 23238.4, overlap = 2.25
PHY-3002 : Step(3404): len = 21131.5, overlap = 2.25
PHY-3002 : Step(3405): len = 19411.1, overlap = 2.25
PHY-3002 : Step(3406): len = 18123.3, overlap = 2.25
PHY-3002 : Step(3407): len = 16834.7, overlap = 2.25
PHY-3002 : Step(3408): len = 16365.2, overlap = 2.25
PHY-3002 : Step(3409): len = 15729.3, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00138726
PHY-3002 : Step(3410): len = 16066.3, overlap = 0
PHY-3002 : Step(3411): len = 15617.2, overlap = 0
PHY-3002 : Step(3412): len = 15545.3, overlap = 0
PHY-3002 : Step(3413): len = 15203.2, overlap = 0
PHY-3002 : Step(3414): len = 15124.1, overlap = 0
PHY-3002 : Step(3415): len = 15099.7, overlap = 0
PHY-3002 : Step(3416): len = 14961, overlap = 0
PHY-3002 : Step(3417): len = 14382.3, overlap = 0
PHY-3002 : Step(3418): len = 13717.9, overlap = 2.25
PHY-3002 : Step(3419): len = 13448.4, overlap = 0
PHY-3002 : Step(3420): len = 12575.5, overlap = 2.25
PHY-3002 : Step(3421): len = 12533.2, overlap = 0
PHY-3002 : Step(3422): len = 12445.1, overlap = 0
PHY-3002 : Step(3423): len = 12382.9, overlap = 0
PHY-3002 : Step(3424): len = 12185.7, overlap = 0
PHY-3002 : Step(3425): len = 12145.3, overlap = 0
PHY-3002 : Step(3426): len = 12081.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007895s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.00126e-05
PHY-3002 : Step(3427): len = 12323.5, overlap = 0.5
PHY-3002 : Step(3428): len = 12328, overlap = 0.5
PHY-3002 : Step(3429): len = 12181.8, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.43884e-05
PHY-3002 : Step(3430): len = 12633.4, overlap = 10.75
PHY-3002 : Step(3431): len = 12763, overlap = 10.25
PHY-3002 : Step(3432): len = 12638.2, overlap = 10.25
PHY-3002 : Step(3433): len = 12752.9, overlap = 10.75
PHY-3002 : Step(3434): len = 12510.6, overlap = 9.75
PHY-3002 : Step(3435): len = 12391, overlap = 9.75
PHY-3002 : Step(3436): len = 12391, overlap = 9.75
PHY-3002 : Step(3437): len = 12325, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.87769e-05
PHY-3002 : Step(3438): len = 12526.4, overlap = 10.5
PHY-3002 : Step(3439): len = 12526.4, overlap = 10.5
PHY-3002 : Step(3440): len = 12474.2, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177554
PHY-3002 : Step(3441): len = 12766.9, overlap = 9.75
PHY-3002 : Step(3442): len = 12928.5, overlap = 9.75
PHY-3002 : Step(3443): len = 13416.4, overlap = 8
PHY-3002 : Step(3444): len = 13558, overlap = 7.5
PHY-3002 : Step(3445): len = 13440.7, overlap = 8.5
PHY-3002 : Step(3446): len = 13333.3, overlap = 7
PHY-3002 : Step(3447): len = 13251.7, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028260s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (165.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00154467
PHY-3002 : Step(3448): len = 17243.5, overlap = 1.25
PHY-3002 : Step(3449): len = 16244.6, overlap = 3.25
PHY-3002 : Step(3450): len = 15805.6, overlap = 4.25
PHY-3002 : Step(3451): len = 15414.6, overlap = 6
PHY-3002 : Step(3452): len = 15120.4, overlap = 7.75
PHY-3002 : Step(3453): len = 14979.3, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00308934
PHY-3002 : Step(3454): len = 15107.8, overlap = 8
PHY-3002 : Step(3455): len = 15147.3, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00617868
PHY-3002 : Step(3456): len = 15164.3, overlap = 8
PHY-3002 : Step(3457): len = 15202.7, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008975s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (173.8%)

PHY-3001 : Legalized: Len = 16944.2, Over = 0
PHY-3001 : Final: Len = 16944.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.410876s wall, 1.996813s user + 0.468003s system = 2.464816s CPU (174.7%)

RUN-1004 : used memory is 469 MB, reserved memory is 439 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 191 to 173
PHY-1001 : Pin misalignment score is improved from 173 to 173
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 173 to 173
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.105006s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (89.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 299 instances
RUN-1001 : 129 mslices, 129 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 526 nets
RUN-1001 : 364 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19056, over cnt = 39(0%), over = 51, worst = 3
PHY-1002 : len = 19240, over cnt = 13(0%), over = 16, worst = 3
PHY-1002 : len = 19272, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 19448, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1862, tnet num: 524, tinst num: 297, tnode num: 2152, tedge num: 3161.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 524 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.225650s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (103.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.106408s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (102.6%)

PHY-1002 : len = 11240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.715662s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (100.3%)

PHY-1002 : len = 24344, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.102398s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (106.6%)

PHY-1002 : len = 24128, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.030392s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (154.0%)

PHY-1002 : len = 24104, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.024883s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (62.7%)

PHY-1002 : len = 24104, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.027996s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (55.7%)

PHY-1002 : len = 24104, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.028255s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (110.4%)

PHY-1002 : len = 24104, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.022209s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (140.5%)

PHY-1002 : len = 24104, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.025759s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (121.1%)

PHY-1002 : len = 24104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.025593s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (121.9%)

PHY-1002 : len = 24104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.026713s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (116.8%)

PHY-1002 : len = 24112, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.014545s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.3%)

PHY-1002 : len = 24120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.703367s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (122.0%)

PHY-1002 : len = 58952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58952
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.310130s wall, 4.134027s user + 0.405603s system = 4.539629s CPU (105.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.740796s wall, 4.570829s user + 0.436803s system = 5.007632s CPU (105.6%)

RUN-1004 : used memory is 457 MB, reserved memory is 427 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  516   out of  19600    2.63%
#reg                  130   out of  19600    0.66%
#le                   516
  #lut only           386   out of    516   74.81%
  #reg only             0   out of    516    0.00%
  #lut&reg            130   out of    516   25.19%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 299
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 526, pip num: 4020
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 684 valid insts, and 14043 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.512945s wall, 6.146439s user + 0.031200s system = 6.177640s CPU (245.8%)

RUN-1004 : used memory is 467 MB, reserved memory is 436 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.818627s wall, 1.794012s user + 0.031200s system = 1.825212s CPU (100.4%)

RUN-1004 : used memory is 553 MB, reserved memory is 523 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.825718s wall, 0.530403s user + 0.124801s system = 0.655204s CPU (9.6%)

RUN-1004 : used memory is 580 MB, reserved memory is 549 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.438656s wall, 2.480416s user + 0.218401s system = 2.698817s CPU (28.6%)

RUN-1004 : used memory is 472 MB, reserved memory is 431 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 549/78 useful/useless nets, 408/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 244 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 517/5 useful/useless nets, 376/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 517/0 useful/useless nets, 376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          184
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             21
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |54     |130    |28     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 557/7 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 543/0 useful/useless nets, 410/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 681/0 useful/useless nets, 548/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1032 : 1070/0 useful/useless nets, 937/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.37), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.31), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.31), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 356 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 896/0 useful/useless nets, 763/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 270 adder to BLE ...
SYN-4008 : Packed 270 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/402 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  534   out of  19600    2.72%
#reg                  130   out of  19600    0.66%
#le                   534
  #lut only           404   out of    534   75.66%
  #reg only             0   out of    534    0.00%
  #lut&reg            130   out of    534   24.34%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |534   |534   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 308 instances
RUN-1001 : 135 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 535 nets
RUN-1001 : 373 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 306 instances, 267 slices, 21 macros(173 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1896, tnet num: 533, tinst num: 306, tnode num: 2186, tedge num: 3211.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.058515s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (106.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 152204
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3458): len = 91848.3, overlap = 2.25
PHY-3002 : Step(3459): len = 65343.4, overlap = 0
PHY-3002 : Step(3460): len = 47200.5, overlap = 2.25
PHY-3002 : Step(3461): len = 38676.5, overlap = 2.25
PHY-3002 : Step(3462): len = 33720.3, overlap = 2.25
PHY-3002 : Step(3463): len = 30111.1, overlap = 2.25
PHY-3002 : Step(3464): len = 27662, overlap = 2.25
PHY-3002 : Step(3465): len = 25965.7, overlap = 2.25
PHY-3002 : Step(3466): len = 23809.8, overlap = 2.25
PHY-3002 : Step(3467): len = 22048, overlap = 2.25
PHY-3002 : Step(3468): len = 20322.4, overlap = 2.25
PHY-3002 : Step(3469): len = 18881.9, overlap = 2.25
PHY-3002 : Step(3470): len = 17846.5, overlap = 2.25
PHY-3002 : Step(3471): len = 17328.9, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00152012
PHY-3002 : Step(3472): len = 17250.9, overlap = 2.25
PHY-3002 : Step(3473): len = 16520.8, overlap = 4.5
PHY-3002 : Step(3474): len = 16320.6, overlap = 5
PHY-3002 : Step(3475): len = 16218.5, overlap = 4.75
PHY-3002 : Step(3476): len = 15644.3, overlap = 3.25
PHY-3002 : Step(3477): len = 15406, overlap = 2.5
PHY-3002 : Step(3478): len = 15310.9, overlap = 2
PHY-3002 : Step(3479): len = 14391.3, overlap = 4.5
PHY-3002 : Step(3480): len = 13569.8, overlap = 5
PHY-3002 : Step(3481): len = 12473.5, overlap = 6
PHY-3002 : Step(3482): len = 12382.5, overlap = 6.5
PHY-3002 : Step(3483): len = 11730.8, overlap = 6.75
PHY-3002 : Step(3484): len = 11570.3, overlap = 6.5
PHY-3002 : Step(3485): len = 11315.2, overlap = 6.75
PHY-3002 : Step(3486): len = 11219.5, overlap = 6.75
PHY-3002 : Step(3487): len = 11147.2, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00304023
PHY-3002 : Step(3488): len = 11030.7, overlap = 6.75
PHY-3002 : Step(3489): len = 10994.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005829s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.90497e-06
PHY-3002 : Step(3490): len = 11313.6, overlap = 9
PHY-3002 : Step(3491): len = 11313.6, overlap = 9
PHY-3002 : Step(3492): len = 11181, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.80995e-06
PHY-3002 : Step(3493): len = 11144, overlap = 8.5
PHY-3002 : Step(3494): len = 11144, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.96199e-05
PHY-3002 : Step(3495): len = 11079.2, overlap = 8.5
PHY-3002 : Step(3496): len = 11079.2, overlap = 8.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.75304e-06
PHY-3002 : Step(3497): len = 11055.1, overlap = 14.75
PHY-3002 : Step(3498): len = 11055.1, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95061e-05
PHY-3002 : Step(3499): len = 11102.9, overlap = 13.5
PHY-3002 : Step(3500): len = 11160.9, overlap = 13
PHY-3002 : Step(3501): len = 11128.6, overlap = 12.5
PHY-3002 : Step(3502): len = 11190.1, overlap = 11.75
PHY-3002 : Step(3503): len = 10912, overlap = 11.25
PHY-3002 : Step(3504): len = 10849.2, overlap = 12.75
PHY-3002 : Step(3505): len = 10839.7, overlap = 12.75
PHY-3002 : Step(3506): len = 10710, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.90122e-05
PHY-3002 : Step(3507): len = 10855.1, overlap = 12
PHY-3002 : Step(3508): len = 10882.3, overlap = 12
PHY-3002 : Step(3509): len = 10870.7, overlap = 12
PHY-3002 : Step(3510): len = 10920.1, overlap = 12.5
PHY-3002 : Step(3511): len = 10951, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.80243e-05
PHY-3002 : Step(3512): len = 11018.1, overlap = 12
PHY-3002 : Step(3513): len = 11051, overlap = 12
PHY-3002 : Step(3514): len = 11351.4, overlap = 10.75
PHY-3002 : Step(3515): len = 11411.5, overlap = 10.5
PHY-3002 : Step(3516): len = 11241.9, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015234s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (204.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983653
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00205727
PHY-3002 : Step(3517): len = 16671.5, overlap = 1.75
PHY-3002 : Step(3518): len = 16376.9, overlap = 2.25
PHY-3002 : Step(3519): len = 15713.8, overlap = 4.25
PHY-3002 : Step(3520): len = 15595.8, overlap = 6.5
PHY-3002 : Step(3521): len = 15285.9, overlap = 8
PHY-3002 : Step(3522): len = 15032, overlap = 8
PHY-3002 : Step(3523): len = 14920.6, overlap = 8.5
PHY-3002 : Step(3524): len = 14840.9, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00411454
PHY-3002 : Step(3525): len = 14890, overlap = 9
PHY-3002 : Step(3526): len = 14891.8, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00822908
PHY-3002 : Step(3527): len = 14890.6, overlap = 8.75
PHY-3002 : Step(3528): len = 14901.7, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008779s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (177.7%)

PHY-3001 : Legalized: Len = 16736, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 16710, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.212309s wall, 1.887612s user + 0.436803s system = 2.324415s CPU (191.7%)

RUN-1004 : used memory is 479 MB, reserved memory is 443 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 216 to 189
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.115977s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (107.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 308 instances
RUN-1001 : 135 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 535 nets
RUN-1001 : 373 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 49(0%), over = 66, worst = 4
PHY-1002 : len = 19472, over cnt = 14(0%), over = 18, worst = 4
PHY-1002 : len = 19488, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 19728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 19760, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1896, tnet num: 533, tinst num: 306, tnode num: 2186, tedge num: 3211.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.220705s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (113.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.104883s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (104.1%)

PHY-1002 : len = 12048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.579185s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (99.7%)

PHY-1002 : len = 25056, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.131239s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (107.0%)

PHY-1002 : len = 24864, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.019590s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (79.6%)

PHY-1002 : len = 24864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.640212s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (119.4%)

PHY-1002 : len = 58840, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.017762s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.8%)

PHY-1002 : len = 58888, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58888
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.794189s wall, 3.666024s user + 0.249602s system = 3.915625s CPU (103.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.212634s wall, 4.118426s user + 0.265202s system = 4.383628s CPU (104.1%)

RUN-1004 : used memory is 459 MB, reserved memory is 427 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  534   out of  19600    2.72%
#reg                  130   out of  19600    0.66%
#le                   534
  #lut only           404   out of    534   75.66%
  #reg only             0   out of    534    0.00%
  #lut&reg            130   out of    534   24.34%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 308
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 535, pip num: 4053
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 674 valid insts, and 14304 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.303288s wall, 5.756437s user + 0.046800s system = 5.803237s CPU (252.0%)

RUN-1004 : used memory is 469 MB, reserved memory is 436 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.837624s wall, 1.809612s user + 0.031200s system = 1.840812s CPU (100.2%)

RUN-1004 : used memory is 554 MB, reserved memory is 522 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.781522s wall, 0.608404s user + 0.062400s system = 0.670804s CPU (9.9%)

RUN-1004 : used memory is 580 MB, reserved memory is 548 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.383366s wall, 2.511616s user + 0.124801s system = 2.636417s CPU (28.1%)

RUN-1004 : used memory is 473 MB, reserved memory is 432 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 551/79 useful/useless nets, 410/48 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 246 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 519/5 useful/useless nets, 378/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 519/0 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 914/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/411 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |552   |552   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 276 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070393s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (133.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154356
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3529): len = 99766.9, overlap = 2.25
PHY-3002 : Step(3530): len = 66725.9, overlap = 0
PHY-3002 : Step(3531): len = 49764.7, overlap = 2.25
PHY-3002 : Step(3532): len = 39643.9, overlap = 2.25
PHY-3002 : Step(3533): len = 34475.3, overlap = 2.25
PHY-3002 : Step(3534): len = 30618.2, overlap = 2.25
PHY-3002 : Step(3535): len = 27614.2, overlap = 2.25
PHY-3002 : Step(3536): len = 25979, overlap = 2.25
PHY-3002 : Step(3537): len = 24216.4, overlap = 2.75
PHY-3002 : Step(3538): len = 23149.7, overlap = 2.75
PHY-3002 : Step(3539): len = 21121.4, overlap = 3.25
PHY-3002 : Step(3540): len = 19478, overlap = 3.25
PHY-3002 : Step(3541): len = 17504.3, overlap = 3
PHY-3002 : Step(3542): len = 16660.1, overlap = 2.25
PHY-3002 : Step(3543): len = 15356, overlap = 5
PHY-3002 : Step(3544): len = 14627.9, overlap = 5
PHY-3002 : Step(3545): len = 13518.1, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00154969
PHY-3002 : Step(3546): len = 13401.5, overlap = 6
PHY-3002 : Step(3547): len = 12858.7, overlap = 7
PHY-3002 : Step(3548): len = 12734.8, overlap = 7.25
PHY-3002 : Step(3549): len = 12552.4, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00309939
PHY-3002 : Step(3550): len = 12485.3, overlap = 7.5
PHY-3002 : Step(3551): len = 12357.5, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00619878
PHY-3002 : Step(3552): len = 12293.1, overlap = 7.5
PHY-3002 : Step(3553): len = 12251.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007256s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (215.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28907e-06
PHY-3002 : Step(3554): len = 12066.5, overlap = 10.5
PHY-3002 : Step(3555): len = 12066.5, overlap = 10.5
PHY-3002 : Step(3556): len = 11968.9, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25781e-05
PHY-3002 : Step(3557): len = 11875.3, overlap = 10.5
PHY-3002 : Step(3558): len = 11875.3, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.51563e-05
PHY-3002 : Step(3559): len = 11848.9, overlap = 10.5
PHY-3002 : Step(3560): len = 11848.9, overlap = 10.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18798e-05
PHY-3002 : Step(3561): len = 11826.6, overlap = 14.75
PHY-3002 : Step(3562): len = 11826.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.37595e-05
PHY-3002 : Step(3563): len = 11965.1, overlap = 13.75
PHY-3002 : Step(3564): len = 12056.9, overlap = 13.75
PHY-3002 : Step(3565): len = 12281, overlap = 9
PHY-3002 : Step(3566): len = 12653.5, overlap = 9.75
PHY-3002 : Step(3567): len = 12440.2, overlap = 9.5
PHY-3002 : Step(3568): len = 12276.3, overlap = 8.5
PHY-3002 : Step(3569): len = 12246.8, overlap = 9
PHY-3002 : Step(3570): len = 12080.4, overlap = 9
PHY-3002 : Step(3571): len = 12070.7, overlap = 8.75
PHY-3002 : Step(3572): len = 11999.8, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.7519e-05
PHY-3002 : Step(3573): len = 11946.6, overlap = 8.5
PHY-3002 : Step(3574): len = 11946.6, overlap = 8.5
PHY-3002 : Step(3575): len = 11926, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.5038e-05
PHY-3002 : Step(3576): len = 12249.1, overlap = 8.5
PHY-3002 : Step(3577): len = 12359.5, overlap = 8.25
PHY-3002 : Step(3578): len = 12489, overlap = 7.5
PHY-3002 : Step(3579): len = 12599.8, overlap = 7.5
PHY-3002 : Step(3580): len = 12605, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017207s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (181.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00503808
PHY-3002 : Step(3581): len = 17912.7, overlap = 1.25
PHY-3002 : Step(3582): len = 17820.4, overlap = 2
PHY-3002 : Step(3583): len = 17183.7, overlap = 3.25
PHY-3002 : Step(3584): len = 16996.8, overlap = 4
PHY-3002 : Step(3585): len = 16770.8, overlap = 6
PHY-3002 : Step(3586): len = 16623.4, overlap = 6.75
PHY-3002 : Step(3587): len = 16510.2, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0100762
PHY-3002 : Step(3588): len = 16569.6, overlap = 7.25
PHY-3002 : Step(3589): len = 16520.6, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0201523
PHY-3002 : Step(3590): len = 16509.3, overlap = 7.25
PHY-3002 : Step(3591): len = 16386.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17783.8, Over = 0
PHY-3001 : Final: Len = 17783.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.367707s wall, 1.887612s user + 0.374402s system = 2.262014s CPU (165.4%)

RUN-1004 : used memory is 480 MB, reserved memory is 443 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 212 to 196
PHY-1001 : Pin misalignment score is improved from 196 to 196
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 196 to 196
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.167143s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (84.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20976, over cnt = 48(0%), over = 58, worst = 3
PHY-1002 : len = 21160, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 21168, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 21456, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.260041s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (102.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.106805s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (102.2%)

PHY-1002 : len = 12184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.746902s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (100.3%)

PHY-1002 : len = 27424, over cnt = 31(0%), over = 32, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.167243s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (93.3%)

PHY-1002 : len = 27160, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.067068s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (116.3%)

PHY-1002 : len = 27144, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.039362s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (118.9%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.030355s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (154.2%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.028542s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (109.3%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.030499s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (153.4%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.034239s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (91.1%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.034826s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (179.2%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.043159s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (72.3%)

PHY-1002 : len = 27136, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.022809s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (136.8%)

PHY-1002 : len = 27168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.663119s wall, 0.780005s user + 0.031200s system = 0.811205s CPU (122.3%)

PHY-1002 : len = 61104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 61104
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.414474s wall, 4.321228s user + 0.296402s system = 4.617630s CPU (104.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.939273s wall, 4.836031s user + 0.312002s system = 5.148033s CPU (104.2%)

RUN-1004 : used memory is 461 MB, reserved memory is 427 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 544, pip num: 4243
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 710 valid insts, and 14844 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.639795s wall, 6.271240s user + 0.046800s system = 6.318041s CPU (239.3%)

RUN-1004 : used memory is 470 MB, reserved memory is 437 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.808993s wall, 1.778411s user + 0.031200s system = 1.809612s CPU (100.0%)

RUN-1004 : used memory is 555 MB, reserved memory is 523 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.714532s wall, 0.655204s user + 0.031200s system = 0.686404s CPU (10.2%)

RUN-1004 : used memory is 582 MB, reserved memory is 550 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.284630s wall, 2.605217s user + 0.109201s system = 2.714417s CPU (29.2%)

RUN-1004 : used memory is 475 MB, reserved memory is 434 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 551/79 useful/useless nets, 410/48 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 246 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 519/5 useful/useless nets, 378/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 519/0 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 914/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/411 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |552   |552   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 276 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069535s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (134.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154356
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3592): len = 99766.9, overlap = 2.25
PHY-3002 : Step(3593): len = 66725.9, overlap = 0
PHY-3002 : Step(3594): len = 49764.7, overlap = 2.25
PHY-3002 : Step(3595): len = 39643.9, overlap = 2.25
PHY-3002 : Step(3596): len = 34475.3, overlap = 2.25
PHY-3002 : Step(3597): len = 30618.2, overlap = 2.25
PHY-3002 : Step(3598): len = 27614.2, overlap = 2.25
PHY-3002 : Step(3599): len = 25979, overlap = 2.25
PHY-3002 : Step(3600): len = 24216.4, overlap = 2.75
PHY-3002 : Step(3601): len = 23149.7, overlap = 2.75
PHY-3002 : Step(3602): len = 21121.4, overlap = 3.25
PHY-3002 : Step(3603): len = 19478, overlap = 3.25
PHY-3002 : Step(3604): len = 17504.3, overlap = 3
PHY-3002 : Step(3605): len = 16660.1, overlap = 2.25
PHY-3002 : Step(3606): len = 15356, overlap = 5
PHY-3002 : Step(3607): len = 14627.9, overlap = 5
PHY-3002 : Step(3608): len = 13518.1, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00154969
PHY-3002 : Step(3609): len = 13401.5, overlap = 6
PHY-3002 : Step(3610): len = 12858.7, overlap = 7
PHY-3002 : Step(3611): len = 12734.8, overlap = 7.25
PHY-3002 : Step(3612): len = 12552.4, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00309939
PHY-3002 : Step(3613): len = 12485.3, overlap = 7.5
PHY-3002 : Step(3614): len = 12357.5, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00619878
PHY-3002 : Step(3615): len = 12293.1, overlap = 7.5
PHY-3002 : Step(3616): len = 12251.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28907e-06
PHY-3002 : Step(3617): len = 12066.5, overlap = 10.5
PHY-3002 : Step(3618): len = 12066.5, overlap = 10.5
PHY-3002 : Step(3619): len = 11968.9, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25781e-05
PHY-3002 : Step(3620): len = 11875.3, overlap = 10.5
PHY-3002 : Step(3621): len = 11875.3, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.51563e-05
PHY-3002 : Step(3622): len = 11848.9, overlap = 10.5
PHY-3002 : Step(3623): len = 11848.9, overlap = 10.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18798e-05
PHY-3002 : Step(3624): len = 11826.6, overlap = 14.75
PHY-3002 : Step(3625): len = 11826.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.37595e-05
PHY-3002 : Step(3626): len = 11965.1, overlap = 13.75
PHY-3002 : Step(3627): len = 12056.9, overlap = 13.75
PHY-3002 : Step(3628): len = 12281, overlap = 9
PHY-3002 : Step(3629): len = 12653.5, overlap = 9.75
PHY-3002 : Step(3630): len = 12440.2, overlap = 9.5
PHY-3002 : Step(3631): len = 12276.3, overlap = 8.5
PHY-3002 : Step(3632): len = 12246.8, overlap = 9
PHY-3002 : Step(3633): len = 12080.4, overlap = 9
PHY-3002 : Step(3634): len = 12070.7, overlap = 8.75
PHY-3002 : Step(3635): len = 11999.8, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.7519e-05
PHY-3002 : Step(3636): len = 11946.6, overlap = 8.5
PHY-3002 : Step(3637): len = 11946.6, overlap = 8.5
PHY-3002 : Step(3638): len = 11926, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.5038e-05
PHY-3002 : Step(3639): len = 12249.1, overlap = 8.5
PHY-3002 : Step(3640): len = 12359.5, overlap = 8.25
PHY-3002 : Step(3641): len = 12489, overlap = 7.5
PHY-3002 : Step(3642): len = 12599.8, overlap = 7.5
PHY-3002 : Step(3643): len = 12605, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016795s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00503808
PHY-3002 : Step(3644): len = 17912.7, overlap = 1.25
PHY-3002 : Step(3645): len = 17820.4, overlap = 2
PHY-3002 : Step(3646): len = 17183.7, overlap = 3.25
PHY-3002 : Step(3647): len = 16996.8, overlap = 4
PHY-3002 : Step(3648): len = 16770.8, overlap = 6
PHY-3002 : Step(3649): len = 16623.4, overlap = 6.75
PHY-3002 : Step(3650): len = 16510.2, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0100762
PHY-3002 : Step(3651): len = 16569.6, overlap = 7.25
PHY-3002 : Step(3652): len = 16520.6, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0201523
PHY-3002 : Step(3653): len = 16509.3, overlap = 7.25
PHY-3002 : Step(3654): len = 16386.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009109s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (171.3%)

PHY-3001 : Legalized: Len = 17783.8, Over = 0
PHY-3001 : Final: Len = 17783.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.262713s wall, 1.918812s user + 0.452403s system = 2.371215s CPU (187.8%)

RUN-1004 : used memory is 483 MB, reserved memory is 447 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 212 to 196
PHY-1001 : Pin misalignment score is improved from 196 to 196
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 196 to 196
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.179641s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (112.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20976, over cnt = 48(0%), over = 58, worst = 3
PHY-1002 : len = 21160, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 21168, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 21456, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.225657s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (110.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.113841s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (123.3%)

PHY-1002 : len = 12184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.787885s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (97.0%)

PHY-1002 : len = 27424, over cnt = 31(0%), over = 32, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.161693s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.5%)

PHY-1002 : len = 27160, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.052448s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (148.7%)

PHY-1002 : len = 27144, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.039149s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (119.5%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.026343s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (118.4%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.029536s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (105.6%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.033519s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.1%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.035569s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.7%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.030007s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (104.0%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.034476s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.5%)

PHY-1002 : len = 27136, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.023528s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.3%)

PHY-1002 : len = 27168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.684345s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (114.0%)

PHY-1002 : len = 61104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 61104
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.538795s wall, 4.414828s user + 0.249602s system = 4.664430s CPU (102.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.033835s wall, 4.914032s user + 0.296402s system = 5.210433s CPU (103.5%)

RUN-1004 : used memory is 463 MB, reserved memory is 429 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 544, pip num: 4243
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 710 valid insts, and 14844 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.626958s wall, 6.130839s user + 0.031200s system = 6.162039s CPU (234.6%)

RUN-1004 : used memory is 472 MB, reserved memory is 438 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.918769s wall, 1.840812s user + 0.093601s system = 1.934412s CPU (100.8%)

RUN-1004 : used memory is 557 MB, reserved memory is 523 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.864702s wall, 0.639604s user + 0.093601s system = 0.733205s CPU (10.7%)

RUN-1004 : used memory is 584 MB, reserved memory is 550 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.565098s wall, 2.636417s user + 0.202801s system = 2.839218s CPU (29.7%)

RUN-1004 : used memory is 476 MB, reserved memory is 436 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.875765s wall, 1.684811s user + 0.171601s system = 1.856412s CPU (99.0%)

RUN-1004 : used memory is 546 MB, reserved memory is 507 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 627/3 useful/useless nets, 465/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 596/4 useful/useless nets, 434/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 596/0 useful/useless nets, 434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |32     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 703/7 useful/useless nets, 549/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 672/0 useful/useless nets, 518/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 809/0 useful/useless nets, 655/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 809/0 useful/useless nets, 655/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 1262/2 useful/useless nets, 1108/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 227 (3.42), #lev = 3 (2.45)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 227 (3.37), #lev = 3 (2.45)
SYN-2581 : Mapping with K=4, #lut = 227 (3.37), #lev = 3 (2.45)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 233 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1064/0 useful/useless nets, 910/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 233 LUT to BLE ...
SYN-4008 : Packed 233 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 86 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 233/502 primitive instances ...
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model TOP
GUI-1001 : Download success!
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db LCDTest_gate.db" in  9.395720s wall, 3.728424s user + 0.483603s system = 4.212027s CPU (44.8%)

RUN-1004 : used memory is 477 MB, reserved memory is 438 MB, peak memory is 847 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 386 instances
RUN-1001 : 156 mslices, 156 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 658 nets
RUN-1001 : 482 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 384 instances, 312 slices, 24 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2821, tnet num: 656, tinst num: 384, tnode num: 3248, tedge num: 4879.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.125621s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (136.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 188574
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.980898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3655): len = 126313, overlap = 76.5
PHY-3002 : Step(3656): len = 88884.3, overlap = 74.25
PHY-3002 : Step(3657): len = 69737.4, overlap = 72
PHY-3002 : Step(3658): len = 59667.7, overlap = 74.25
PHY-3002 : Step(3659): len = 52386.9, overlap = 76.5
PHY-3002 : Step(3660): len = 42451.7, overlap = 74.25
PHY-3002 : Step(3661): len = 37035, overlap = 76.5
PHY-3002 : Step(3662): len = 33628.4, overlap = 74.25
PHY-3002 : Step(3663): len = 29094.4, overlap = 74.25
PHY-3002 : Step(3664): len = 25804.6, overlap = 74.25
PHY-3002 : Step(3665): len = 24032.1, overlap = 74.25
PHY-3002 : Step(3666): len = 22520.9, overlap = 74.25
PHY-3002 : Step(3667): len = 21191.4, overlap = 74.25
PHY-3002 : Step(3668): len = 20130.2, overlap = 74.25
PHY-3002 : Step(3669): len = 19809.3, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.64228e-06
PHY-3002 : Step(3670): len = 22142.2, overlap = 69.75
PHY-3002 : Step(3671): len = 24444.7, overlap = 65.25
PHY-3002 : Step(3672): len = 21988.8, overlap = 67.5
PHY-3002 : Step(3673): len = 21557.9, overlap = 69.75
PHY-3002 : Step(3674): len = 21897.9, overlap = 72
PHY-3002 : Step(3675): len = 21871.5, overlap = 69.75
PHY-3002 : Step(3676): len = 21799.4, overlap = 69.75
PHY-3002 : Step(3677): len = 21079.8, overlap = 63
PHY-3002 : Step(3678): len = 20612.1, overlap = 63
PHY-3002 : Step(3679): len = 20417.1, overlap = 65.25
PHY-3002 : Step(3680): len = 19959.9, overlap = 65.25
PHY-3002 : Step(3681): len = 19735.2, overlap = 58.5
PHY-3002 : Step(3682): len = 19451.8, overlap = 60.75
PHY-3002 : Step(3683): len = 19329.7, overlap = 63
PHY-3002 : Step(3684): len = 19132.6, overlap = 57
PHY-3002 : Step(3685): len = 18726.8, overlap = 56.75
PHY-3002 : Step(3686): len = 18600.5, overlap = 56.5
PHY-3002 : Step(3687): len = 18538.1, overlap = 58.75
PHY-3002 : Step(3688): len = 18397.5, overlap = 61.5
PHY-3002 : Step(3689): len = 18390.3, overlap = 61.5
PHY-3002 : Step(3690): len = 18272.5, overlap = 64.5
PHY-3002 : Step(3691): len = 18246.4, overlap = 63
PHY-3002 : Step(3692): len = 18352.9, overlap = 65.25
PHY-3002 : Step(3693): len = 18270.5, overlap = 63
PHY-3002 : Step(3694): len = 18146.7, overlap = 58.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.28457e-06
PHY-3002 : Step(3695): len = 18588.9, overlap = 52.25
PHY-3002 : Step(3696): len = 18828.9, overlap = 59
PHY-3002 : Step(3697): len = 18906.4, overlap = 52.25
PHY-3002 : Step(3698): len = 18908.7, overlap = 52.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.05691e-05
PHY-3002 : Step(3699): len = 19320.9, overlap = 54.75
PHY-3002 : Step(3700): len = 19579.7, overlap = 50.25
PHY-3002 : Step(3701): len = 19743.5, overlap = 45.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013215s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (236.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59239e-05
PHY-3002 : Step(3702): len = 27213.1, overlap = 7.25
PHY-3002 : Step(3703): len = 27050.9, overlap = 7
PHY-3002 : Step(3704): len = 26842.6, overlap = 7
PHY-3002 : Step(3705): len = 26650.9, overlap = 7
PHY-3002 : Step(3706): len = 26299.2, overlap = 7
PHY-3002 : Step(3707): len = 25910.3, overlap = 6.75
PHY-3002 : Step(3708): len = 25758.3, overlap = 6.75
PHY-3002 : Step(3709): len = 25647.7, overlap = 6
PHY-3002 : Step(3710): len = 25534.9, overlap = 6
PHY-3002 : Step(3711): len = 25442.2, overlap = 6
PHY-3002 : Step(3712): len = 25358, overlap = 5.5
PHY-3002 : Step(3713): len = 25346.7, overlap = 5.5
PHY-3002 : Step(3714): len = 25305.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.18479e-05
PHY-3002 : Step(3715): len = 25298, overlap = 5.5
PHY-3002 : Step(3716): len = 25298, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.36958e-05
PHY-3002 : Step(3717): len = 25425.1, overlap = 5
PHY-3002 : Step(3718): len = 25425.1, overlap = 5
PHY-3002 : Step(3719): len = 25402.2, overlap = 4.75
PHY-3002 : Step(3720): len = 25402.2, overlap = 4.75
PHY-3002 : Step(3721): len = 25455.8, overlap = 4.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83031e-05
PHY-3002 : Step(3722): len = 25463.5, overlap = 13.75
PHY-3002 : Step(3723): len = 25497.1, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66062e-05
PHY-3002 : Step(3724): len = 25754, overlap = 12.75
PHY-3002 : Step(3725): len = 25835.6, overlap = 12.75
PHY-3002 : Step(3726): len = 26324.6, overlap = 11.75
PHY-3002 : Step(3727): len = 26467.1, overlap = 11.75
PHY-3002 : Step(3728): len = 26457.7, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32124e-05
PHY-3002 : Step(3729): len = 26860.5, overlap = 11
PHY-3002 : Step(3730): len = 26860.5, overlap = 11
PHY-3002 : Step(3731): len = 26928.6, overlap = 10.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000146425
PHY-3002 : Step(3732): len = 27984.3, overlap = 8.75
PHY-3002 : Step(3733): len = 27984.3, overlap = 8.75
PHY-3002 : Step(3734): len = 28089.3, overlap = 8
PHY-3002 : Step(3735): len = 28126.1, overlap = 8
PHY-3002 : Step(3736): len = 28317.9, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028337s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (165.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.980898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0257744
PHY-3002 : Step(3737): len = 33147.7, overlap = 0.25
PHY-3002 : Step(3738): len = 33099.7, overlap = 0.75
PHY-3002 : Step(3739): len = 32387, overlap = 1.5
PHY-3002 : Step(3740): len = 32093.5, overlap = 2.25
PHY-3002 : Step(3741): len = 32111.4, overlap = 2.5
PHY-3002 : Step(3742): len = 32013.9, overlap = 3.5
PHY-3002 : Step(3743): len = 31928.9, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009169s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (170.1%)

PHY-3001 : Legalized: Len = 32778.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 32902.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.118190s wall, 3.369622s user + 0.686404s system = 4.056026s CPU (191.5%)

RUN-1004 : used memory is 482 MB, reserved memory is 443 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 230 to 203
PHY-1001 : Pin misalignment score is improved from 203 to 203
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 205 to 203
PHY-1001 : Pin misalignment score is improved from 203 to 203
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.235235s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (126.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 386 instances
RUN-1001 : 156 mslices, 156 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 658 nets
RUN-1001 : 482 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 43696, over cnt = 96(0%), over = 231, worst = 7
PHY-1002 : len = 44656, over cnt = 52(0%), over = 98, worst = 4
PHY-1002 : len = 45656, over cnt = 38(0%), over = 48, worst = 2
PHY-1002 : len = 46512, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 46320, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2821, tnet num: 656, tinst num: 384, tnode num: 3248, tedge num: 4879.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.469686s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (99.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.095822s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (114.0%)

PHY-1002 : len = 15168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.464364s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (99.1%)

PHY-1002 : len = 44200, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.085070s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (128.4%)

PHY-1002 : len = 44032, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.053580s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (116.5%)

PHY-1002 : len = 43712, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.022008s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (70.9%)

PHY-1002 : len = 43688, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.025220s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.9%)

PHY-1002 : len = 43496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 :  2.472192s wall, 2.667617s user + 0.015600s system = 2.683217s CPU (108.5%)

PHY-1002 : len = 146584, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 146584
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.669795s wall, 6.676843s user + 0.280802s system = 6.957645s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.458411s wall, 7.550448s user + 0.280802s system = 7.831250s CPU (105.0%)

RUN-1004 : used memory is 464 MB, reserved memory is 430 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  623   out of  19600    3.18%
#reg                  147   out of  19600    0.75%
#le                   623
  #lut only           476   out of    623   76.40%
  #reg only             0   out of    623    0.00%
  #lut&reg            147   out of    623   23.60%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 386
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 658, pip num: 7559
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1075 valid insts, and 23516 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.504166s wall, 9.391260s user + 0.140401s system = 9.531661s CPU (272.0%)

RUN-1004 : used memory is 473 MB, reserved memory is 439 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.837003s wall, 1.809612s user + 0.031200s system = 1.840812s CPU (100.2%)

RUN-1004 : used memory is 563 MB, reserved memory is 529 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.238905s wall, 0.577204s user + 0.078001s system = 0.655204s CPU (9.1%)

RUN-1004 : used memory is 591 MB, reserved memory is 556 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.833692s wall, 2.511616s user + 0.156001s system = 2.667617s CPU (27.1%)

RUN-1004 : used memory is 483 MB, reserved memory is 442 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 626/3 useful/useless nets, 464/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 595/4 useful/useless nets, 433/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 595/0 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/7 useful/useless nets, 548/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 671/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1244/2 useful/useless nets, 1090/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.41), #lev = 3 (2.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 234 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1047/0 useful/useless nets, 893/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 234 LUT to BLE ...
SYN-4008 : Packed 234 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 234/494 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |606   |606   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 375 instances, 303 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077743s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (160.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 185044
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3744): len = 123217, overlap = 76.5
PHY-3002 : Step(3745): len = 86323.3, overlap = 76.5
PHY-3002 : Step(3746): len = 67391.6, overlap = 74.25
PHY-3002 : Step(3747): len = 53684.3, overlap = 74.25
PHY-3002 : Step(3748): len = 45171, overlap = 76.5
PHY-3002 : Step(3749): len = 39179.5, overlap = 74.25
PHY-3002 : Step(3750): len = 33854.7, overlap = 74.25
PHY-3002 : Step(3751): len = 28948, overlap = 74.25
PHY-3002 : Step(3752): len = 25901.1, overlap = 74.25
PHY-3002 : Step(3753): len = 23493.8, overlap = 74.25
PHY-3002 : Step(3754): len = 20944, overlap = 74.25
PHY-3002 : Step(3755): len = 19559.9, overlap = 74.25
PHY-3002 : Step(3756): len = 18710.7, overlap = 69.75
PHY-3002 : Step(3757): len = 17262, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66608e-06
PHY-3002 : Step(3758): len = 18246, overlap = 69.75
PHY-3002 : Step(3759): len = 19672.2, overlap = 69.75
PHY-3002 : Step(3760): len = 18455, overlap = 69.75
PHY-3002 : Step(3761): len = 18662.3, overlap = 74.25
PHY-3002 : Step(3762): len = 19370.3, overlap = 72
PHY-3002 : Step(3763): len = 19284.9, overlap = 67.5
PHY-3002 : Step(3764): len = 19327.9, overlap = 63
PHY-3002 : Step(3765): len = 19129.7, overlap = 58.5
PHY-3002 : Step(3766): len = 18795.7, overlap = 60.75
PHY-3002 : Step(3767): len = 18546.4, overlap = 72
PHY-3002 : Step(3768): len = 18209.6, overlap = 72
PHY-3002 : Step(3769): len = 18005.3, overlap = 72
PHY-3002 : Step(3770): len = 17987, overlap = 71
PHY-3002 : Step(3771): len = 17827.4, overlap = 71.25
PHY-3002 : Step(3772): len = 17755.1, overlap = 71.75
PHY-3002 : Step(3773): len = 17666.8, overlap = 71.75
PHY-3002 : Step(3774): len = 17530.3, overlap = 72.25
PHY-3002 : Step(3775): len = 17335.8, overlap = 72.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.33216e-06
PHY-3002 : Step(3776): len = 17823.5, overlap = 68.25
PHY-3002 : Step(3777): len = 18503.5, overlap = 68.25
PHY-3002 : Step(3778): len = 18802.4, overlap = 64.25
PHY-3002 : Step(3779): len = 18740.8, overlap = 64.25
PHY-3002 : Step(3780): len = 18670.2, overlap = 66.75
PHY-3002 : Step(3781): len = 18604.6, overlap = 66.75
PHY-3002 : Step(3782): len = 18439.3, overlap = 71.25
PHY-3002 : Step(3783): len = 18229, overlap = 68.75
PHY-3002 : Step(3784): len = 18084.6, overlap = 69
PHY-3002 : Step(3785): len = 17903, overlap = 69
PHY-3002 : Step(3786): len = 17878.2, overlap = 64.5
PHY-3002 : Step(3787): len = 17759.7, overlap = 60
PHY-3002 : Step(3788): len = 17774.4, overlap = 55.5
PHY-3002 : Step(3789): len = 17935.6, overlap = 60.25
PHY-3002 : Step(3790): len = 18017.1, overlap = 57.5
PHY-3002 : Step(3791): len = 18004.7, overlap = 57.25
PHY-3002 : Step(3792): len = 17798.7, overlap = 57
PHY-3002 : Step(3793): len = 17761, overlap = 57
PHY-3002 : Step(3794): len = 17558.7, overlap = 57.5
PHY-3002 : Step(3795): len = 17489.6, overlap = 57.5
PHY-3002 : Step(3796): len = 17356.8, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66432e-06
PHY-3002 : Step(3797): len = 18063.4, overlap = 53
PHY-3002 : Step(3798): len = 18327.5, overlap = 48.5
PHY-3002 : Step(3799): len = 18459.2, overlap = 45.5
PHY-3002 : Step(3800): len = 18548.9, overlap = 50
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.33286e-05
PHY-3002 : Step(3801): len = 18813.5, overlap = 59
PHY-3002 : Step(3802): len = 19006.8, overlap = 56.75
PHY-3002 : Step(3803): len = 19171.6, overlap = 57.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.66573e-05
PHY-3002 : Step(3804): len = 19398.2, overlap = 52.75
PHY-3002 : Step(3805): len = 19599.2, overlap = 52.75
PHY-3002 : Step(3806): len = 19809.9, overlap = 55
PHY-3002 : Step(3807): len = 19739.9, overlap = 57.25
PHY-3002 : Step(3808): len = 19661.7, overlap = 53
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012711s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (122.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.4542e-06
PHY-3002 : Step(3809): len = 24898.5, overlap = 8.75
PHY-3002 : Step(3810): len = 24891.3, overlap = 8.5
PHY-3002 : Step(3811): len = 24818.2, overlap = 8.5
PHY-3002 : Step(3812): len = 24709.9, overlap = 8.75
PHY-3002 : Step(3813): len = 24566.5, overlap = 9.75
PHY-3002 : Step(3814): len = 24221.4, overlap = 9.5
PHY-3002 : Step(3815): len = 23950.7, overlap = 9.5
PHY-3002 : Step(3816): len = 23737.9, overlap = 9.75
PHY-3002 : Step(3817): len = 23616.1, overlap = 9.75
PHY-3002 : Step(3818): len = 23548.5, overlap = 10.25
PHY-3002 : Step(3819): len = 23320.7, overlap = 10
PHY-3002 : Step(3820): len = 23274.9, overlap = 10.25
PHY-3002 : Step(3821): len = 23119.6, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49084e-05
PHY-3002 : Step(3822): len = 23125.7, overlap = 10
PHY-3002 : Step(3823): len = 23125.7, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98168e-05
PHY-3002 : Step(3824): len = 23219.7, overlap = 10
PHY-3002 : Step(3825): len = 23219.7, overlap = 10
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03741e-05
PHY-3002 : Step(3826): len = 23385.4, overlap = 14.25
PHY-3002 : Step(3827): len = 23385.4, overlap = 14.25
PHY-3002 : Step(3828): len = 23377.2, overlap = 14.75
PHY-3002 : Step(3829): len = 23377.2, overlap = 14.75
PHY-3002 : Step(3830): len = 23411.4, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.07132e-05
PHY-3002 : Step(3831): len = 23676.3, overlap = 14.25
PHY-3002 : Step(3832): len = 23765.3, overlap = 14
PHY-3002 : Step(3833): len = 24038.5, overlap = 11.25
PHY-3002 : Step(3834): len = 23935.5, overlap = 13.25
PHY-3002 : Step(3835): len = 23935.5, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.14265e-05
PHY-3002 : Step(3836): len = 24206.3, overlap = 12.25
PHY-3002 : Step(3837): len = 24206.3, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024196s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (64.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00161129
PHY-3002 : Step(3838): len = 31544.7, overlap = 2.25
PHY-3002 : Step(3839): len = 31416, overlap = 2
PHY-3002 : Step(3840): len = 31134.6, overlap = 3
PHY-3002 : Step(3841): len = 30763.1, overlap = 3.5
PHY-3002 : Step(3842): len = 30378.7, overlap = 5.25
PHY-3002 : Step(3843): len = 30242.7, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00322258
PHY-3002 : Step(3844): len = 30417.4, overlap = 5.75
PHY-3002 : Step(3845): len = 30486.1, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00644516
PHY-3002 : Step(3846): len = 30453.4, overlap = 5.5
PHY-3002 : Step(3847): len = 30389.4, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008820s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (176.9%)

PHY-3001 : Legalized: Len = 31117, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 31163, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.870537s wall, 3.198021s user + 0.592804s system = 3.790824s CPU (202.7%)

RUN-1004 : used memory is 492 MB, reserved memory is 453 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 241 to 216
PHY-1001 : Pin misalignment score is improved from 216 to 212
PHY-1001 : Pin misalignment score is improved from 212 to 212
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 212 to 212
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.228754s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (95.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 40848, over cnt = 104(0%), over = 247, worst = 7
PHY-1002 : len = 42032, over cnt = 65(0%), over = 117, worst = 4
PHY-1002 : len = 42696, over cnt = 53(0%), over = 60, worst = 2
PHY-1002 : len = 43752, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 43752, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.438823s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (110.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.093258s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (100.4%)

PHY-1002 : len = 14808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.059376s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (100.1%)

PHY-1002 : len = 35664, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.100946s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (92.7%)

PHY-1002 : len = 35408, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.021506s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (217.6%)

PHY-1002 : len = 35400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.018660s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (250.8%)

PHY-1002 : len = 35400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.014168s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.1%)

PHY-1002 : len = 35400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.012407s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (125.7%)

PHY-1002 : len = 35400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  2.201739s wall, 2.589617s user + 0.062400s system = 2.652017s CPU (120.5%)

PHY-1002 : len = 139152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 139152
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.171360s wall, 6.318041s user + 0.374402s system = 6.692443s CPU (108.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.925238s wall, 7.113646s user + 0.421203s system = 7.534848s CPU (108.8%)

RUN-1004 : used memory is 467 MB, reserved memory is 432 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 377
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7422
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1028 valid insts, and 23037 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.666310s wall, 9.063658s user + 0.234002s system = 9.297660s CPU (253.6%)

RUN-1004 : used memory is 475 MB, reserved memory is 441 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.822409s wall, 1.794012s user + 0.031200s system = 1.825212s CPU (100.2%)

RUN-1004 : used memory is 566 MB, reserved memory is 532 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.099345s wall, 0.374402s user + 0.078001s system = 0.452403s CPU (6.4%)

RUN-1004 : used memory is 593 MB, reserved memory is 558 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.654566s wall, 2.262014s user + 0.140401s system = 2.402415s CPU (24.9%)

RUN-1004 : used memory is 486 MB, reserved memory is 444 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 626/3 useful/useless nets, 464/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 595/4 useful/useless nets, 433/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 595/0 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/7 useful/useless nets, 548/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 671/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1244/2 useful/useless nets, 1090/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.41), #lev = 3 (2.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 234 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1047/0 useful/useless nets, 893/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 234 LUT to BLE ...
SYN-4008 : Packed 234 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 234/494 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |606   |606   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 375 instances, 303 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085177s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (91.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 185564
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3848): len = 123726, overlap = 76.5
PHY-3002 : Step(3849): len = 86831.1, overlap = 76.5
PHY-3002 : Step(3850): len = 67904.7, overlap = 74.25
PHY-3002 : Step(3851): len = 54186.5, overlap = 74.25
PHY-3002 : Step(3852): len = 45598.1, overlap = 76.5
PHY-3002 : Step(3853): len = 39147, overlap = 74.25
PHY-3002 : Step(3854): len = 33917.5, overlap = 72
PHY-3002 : Step(3855): len = 28489.4, overlap = 72
PHY-3002 : Step(3856): len = 25553.2, overlap = 72
PHY-3002 : Step(3857): len = 23666.5, overlap = 74.25
PHY-3002 : Step(3858): len = 20961.9, overlap = 74.25
PHY-3002 : Step(3859): len = 19297.7, overlap = 74.25
PHY-3002 : Step(3860): len = 18565.2, overlap = 69.75
PHY-3002 : Step(3861): len = 17815.1, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86351e-06
PHY-3002 : Step(3862): len = 17820.3, overlap = 69.75
PHY-3002 : Step(3863): len = 19494.7, overlap = 69.75
PHY-3002 : Step(3864): len = 18904.8, overlap = 67.5
PHY-3002 : Step(3865): len = 18954.2, overlap = 69.75
PHY-3002 : Step(3866): len = 19711.1, overlap = 67.5
PHY-3002 : Step(3867): len = 19696.3, overlap = 67.5
PHY-3002 : Step(3868): len = 19454.6, overlap = 67.5
PHY-3002 : Step(3869): len = 19351.2, overlap = 72
PHY-3002 : Step(3870): len = 19158.5, overlap = 67.5
PHY-3002 : Step(3871): len = 18919.7, overlap = 67.5
PHY-3002 : Step(3872): len = 18284.4, overlap = 70.25
PHY-3002 : Step(3873): len = 18141.3, overlap = 61.75
PHY-3002 : Step(3874): len = 18188.2, overlap = 62.75
PHY-3002 : Step(3875): len = 17922, overlap = 63.5
PHY-3002 : Step(3876): len = 17769.5, overlap = 64
PHY-3002 : Step(3877): len = 17727.7, overlap = 68
PHY-3002 : Step(3878): len = 17694.8, overlap = 68.25
PHY-3002 : Step(3879): len = 17259.9, overlap = 70.75
PHY-3002 : Step(3880): len = 16996.7, overlap = 73.25
PHY-3002 : Step(3881): len = 16882.1, overlap = 70.75
PHY-3002 : Step(3882): len = 16841.9, overlap = 66.5
PHY-3002 : Step(3883): len = 16760.2, overlap = 64.25
PHY-3002 : Step(3884): len = 16795.8, overlap = 64.5
PHY-3002 : Step(3885): len = 16748.8, overlap = 62.5
PHY-3002 : Step(3886): len = 16684.9, overlap = 60.25
PHY-3002 : Step(3887): len = 16659.2, overlap = 59.75
PHY-3002 : Step(3888): len = 16643, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.72702e-06
PHY-3002 : Step(3889): len = 17224.2, overlap = 64.5
PHY-3002 : Step(3890): len = 17619.2, overlap = 62.25
PHY-3002 : Step(3891): len = 17809.1, overlap = 62.25
PHY-3002 : Step(3892): len = 17777.7, overlap = 62.25
PHY-3002 : Step(3893): len = 17752.7, overlap = 62
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.45404e-06
PHY-3002 : Step(3894): len = 18227, overlap = 64.25
PHY-3002 : Step(3895): len = 18553.9, overlap = 59.75
PHY-3002 : Step(3896): len = 18737.1, overlap = 59.5
PHY-3002 : Step(3897): len = 18529.5, overlap = 59.25
PHY-3002 : Step(3898): len = 18278.8, overlap = 57.5
PHY-3002 : Step(3899): len = 18141.3, overlap = 64.75
PHY-3002 : Step(3900): len = 18149.9, overlap = 64.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.49081e-05
PHY-3002 : Step(3901): len = 18704.2, overlap = 62.5
PHY-3002 : Step(3902): len = 18916.5, overlap = 62.5
PHY-3002 : Step(3903): len = 18904.6, overlap = 58
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.98162e-05
PHY-3002 : Step(3904): len = 19238.1, overlap = 62.5
PHY-3002 : Step(3905): len = 19510.6, overlap = 62.5
PHY-3002 : Step(3906): len = 19678.8, overlap = 64.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010801s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (288.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.07529e-06
PHY-3002 : Step(3907): len = 26909, overlap = 8.75
PHY-3002 : Step(3908): len = 26864.8, overlap = 9
PHY-3002 : Step(3909): len = 26707.5, overlap = 9
PHY-3002 : Step(3910): len = 26586.7, overlap = 9
PHY-3002 : Step(3911): len = 26504, overlap = 9.75
PHY-3002 : Step(3912): len = 26337.7, overlap = 9.75
PHY-3002 : Step(3913): len = 26090.1, overlap = 9.75
PHY-3002 : Step(3914): len = 25576, overlap = 10.25
PHY-3002 : Step(3915): len = 25217.9, overlap = 9.75
PHY-3002 : Step(3916): len = 25127.2, overlap = 6.5
PHY-3002 : Step(3917): len = 25125.9, overlap = 5.75
PHY-3002 : Step(3918): len = 25076, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.41506e-05
PHY-3002 : Step(3919): len = 25019.1, overlap = 5.75
PHY-3002 : Step(3920): len = 25019.1, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.83012e-05
PHY-3002 : Step(3921): len = 25088.3, overlap = 5.5
PHY-3002 : Step(3922): len = 25088.3, overlap = 5.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06759e-05
PHY-3002 : Step(3923): len = 25139.9, overlap = 15.25
PHY-3002 : Step(3924): len = 25139.9, overlap = 15.25
PHY-3002 : Step(3925): len = 25168.9, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021563s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (144.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00175331
PHY-3002 : Step(3926): len = 34989.3, overlap = 2.5
PHY-3002 : Step(3927): len = 34869.9, overlap = 2.5
PHY-3002 : Step(3928): len = 33881.2, overlap = 3.75
PHY-3002 : Step(3929): len = 33467, overlap = 5
PHY-3002 : Step(3930): len = 33270.9, overlap = 5.25
PHY-3002 : Step(3931): len = 33335.9, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00350663
PHY-3002 : Step(3932): len = 33364.3, overlap = 5.75
PHY-3002 : Step(3933): len = 33268.3, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00701325
PHY-3002 : Step(3934): len = 33338.1, overlap = 6
PHY-3002 : Step(3935): len = 33307.3, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009136s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 34035, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 34055, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.729638s wall, 2.698817s user + 0.577204s system = 3.276021s CPU (189.4%)

RUN-1004 : used memory is 494 MB, reserved memory is 459 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 233 to 211
PHY-1001 : Pin misalignment score is improved from 211 to 208
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 209 to 208
PHY-1001 : Pin misalignment score is improved from 208 to 208
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.282431s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (99.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 43512, over cnt = 84(0%), over = 216, worst = 8
PHY-1002 : len = 44208, over cnt = 49(0%), over = 104, worst = 4
PHY-1002 : len = 44960, over cnt = 44(0%), over = 54, worst = 2
PHY-1002 : len = 45720, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 45880, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.424987s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (102.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.096087s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.4%)

PHY-1002 : len = 15056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.670906s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (97.7%)

PHY-1002 : len = 29304, over cnt = 11(0%), over = 12, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.064473s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (121.0%)

PHY-1002 : len = 29128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.021418s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (145.7%)

PHY-1002 : len = 29128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016046s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.2%)

PHY-1002 : len = 29128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.021277s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (220.0%)

PHY-1002 : len = 29128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.019176s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (162.7%)

PHY-1002 : len = 29128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  2.497515s wall, 2.636417s user + 0.031200s system = 2.667617s CPU (106.8%)

PHY-1002 : len = 142408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 142408
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.899606s wall, 5.740837s user + 0.390002s system = 6.130839s CPU (103.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.695215s wall, 6.520842s user + 0.421203s system = 6.942044s CPU (103.7%)

RUN-1004 : used memory is 470 MB, reserved memory is 437 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 377
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1073 valid insts, and 23109 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.473539s wall, 9.516061s user + 0.109201s system = 9.625262s CPU (277.1%)

RUN-1004 : used memory is 480 MB, reserved memory is 447 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.811649s wall, 1.747211s user + 0.062400s system = 1.809612s CPU (99.9%)

RUN-1004 : used memory is 568 MB, reserved memory is 535 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.177449s wall, 0.514803s user + 0.109201s system = 0.624004s CPU (8.7%)

RUN-1004 : used memory is 596 MB, reserved memory is 562 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.748928s wall, 2.402415s user + 0.265202s system = 2.667617s CPU (27.4%)

RUN-1004 : used memory is 487 MB, reserved memory is 446 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048) in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 626/3 useful/useless nets, 464/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 595/4 useful/useless nets, 433/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 595/0 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/7 useful/useless nets, 548/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 671/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1244/2 useful/useless nets, 1090/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.41), #lev = 3 (2.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 234 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1047/0 useful/useless nets, 893/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 234 LUT to BLE ...
SYN-4008 : Packed 234 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 234/494 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |606   |606   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 375 instances, 303 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076554s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (122.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184912
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3936): len = 123088, overlap = 76.5
PHY-3002 : Step(3937): len = 86146.8, overlap = 76.5
PHY-3002 : Step(3938): len = 67211.2, overlap = 74.25
PHY-3002 : Step(3939): len = 53504.4, overlap = 74.25
PHY-3002 : Step(3940): len = 44968.2, overlap = 76.5
PHY-3002 : Step(3941): len = 38989.2, overlap = 74.25
PHY-3002 : Step(3942): len = 33618.9, overlap = 74.25
PHY-3002 : Step(3943): len = 28703.1, overlap = 74.25
PHY-3002 : Step(3944): len = 25637, overlap = 74.25
PHY-3002 : Step(3945): len = 23338.5, overlap = 74.25
PHY-3002 : Step(3946): len = 20621.3, overlap = 74.25
PHY-3002 : Step(3947): len = 19451.3, overlap = 74.25
PHY-3002 : Step(3948): len = 18386.1, overlap = 69.75
PHY-3002 : Step(3949): len = 17235.1, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61393e-06
PHY-3002 : Step(3950): len = 18135.8, overlap = 69.75
PHY-3002 : Step(3951): len = 19498.5, overlap = 69.75
PHY-3002 : Step(3952): len = 18289.2, overlap = 69.75
PHY-3002 : Step(3953): len = 18313.7, overlap = 74.25
PHY-3002 : Step(3954): len = 19078.1, overlap = 72
PHY-3002 : Step(3955): len = 19130.8, overlap = 72
PHY-3002 : Step(3956): len = 19177.7, overlap = 67.5
PHY-3002 : Step(3957): len = 18807.5, overlap = 60.75
PHY-3002 : Step(3958): len = 18681.3, overlap = 60.75
PHY-3002 : Step(3959): len = 18571.6, overlap = 63
PHY-3002 : Step(3960): len = 18304.3, overlap = 70
PHY-3002 : Step(3961): len = 18000.1, overlap = 68.5
PHY-3002 : Step(3962): len = 18018.9, overlap = 69.5
PHY-3002 : Step(3963): len = 17862.6, overlap = 67.5
PHY-3002 : Step(3964): len = 17488.2, overlap = 64
PHY-3002 : Step(3965): len = 17360.6, overlap = 61.25
PHY-3002 : Step(3966): len = 17143, overlap = 59.5
PHY-3002 : Step(3967): len = 17137.8, overlap = 59.75
PHY-3002 : Step(3968): len = 17230.6, overlap = 64.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22786e-06
PHY-3002 : Step(3969): len = 17757, overlap = 59.75
PHY-3002 : Step(3970): len = 18193.2, overlap = 60
PHY-3002 : Step(3971): len = 18258, overlap = 64.25
PHY-3002 : Step(3972): len = 18280.5, overlap = 64.25
PHY-3002 : Step(3973): len = 18247.3, overlap = 66.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45572e-06
PHY-3002 : Step(3974): len = 18695.6, overlap = 60
PHY-3002 : Step(3975): len = 18962, overlap = 60
PHY-3002 : Step(3976): len = 19145.3, overlap = 55.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005458s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.46575e-06
PHY-3002 : Step(3977): len = 25907.2, overlap = 10.25
PHY-3002 : Step(3978): len = 25929.6, overlap = 10
PHY-3002 : Step(3979): len = 25919.8, overlap = 10.25
PHY-3002 : Step(3980): len = 25790.2, overlap = 9.75
PHY-3002 : Step(3981): len = 25656.9, overlap = 9.75
PHY-3002 : Step(3982): len = 25394.9, overlap = 9.75
PHY-3002 : Step(3983): len = 25224.9, overlap = 7.75
PHY-3002 : Step(3984): len = 25131.3, overlap = 6.25
PHY-3002 : Step(3985): len = 24891.8, overlap = 5
PHY-3002 : Step(3986): len = 24947.1, overlap = 4.5
PHY-3002 : Step(3987): len = 25061, overlap = 4.5
PHY-3002 : Step(3988): len = 24892.1, overlap = 4
PHY-3002 : Step(3989): len = 24925.7, overlap = 5.75
PHY-3002 : Step(3990): len = 24947.3, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89315e-05
PHY-3002 : Step(3991): len = 24766.6, overlap = 6.5
PHY-3002 : Step(3992): len = 24769.2, overlap = 6.5
PHY-3002 : Step(3993): len = 24771.5, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.7863e-05
PHY-3002 : Step(3994): len = 24672.3, overlap = 6.5
PHY-3002 : Step(3995): len = 24684.2, overlap = 6.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61952e-05
PHY-3002 : Step(3996): len = 24751.3, overlap = 11.75
PHY-3002 : Step(3997): len = 24800.3, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.23904e-05
PHY-3002 : Step(3998): len = 24953.7, overlap = 10.75
PHY-3002 : Step(3999): len = 25028.2, overlap = 9.75
PHY-3002 : Step(4000): len = 25299.9, overlap = 9.5
PHY-3002 : Step(4001): len = 25575.5, overlap = 9.25
PHY-3002 : Step(4002): len = 25683.1, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.47808e-05
PHY-3002 : Step(4003): len = 25911, overlap = 9
PHY-3002 : Step(4004): len = 25911, overlap = 9
PHY-3002 : Step(4005): len = 25964.6, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024623s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (126.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104187
PHY-3002 : Step(4006): len = 32086.4, overlap = 2
PHY-3002 : Step(4007): len = 31213, overlap = 5.5
PHY-3002 : Step(4008): len = 30778.8, overlap = 6.5
PHY-3002 : Step(4009): len = 30473.9, overlap = 7.5
PHY-3002 : Step(4010): len = 30279.3, overlap = 8.5
PHY-3002 : Step(4011): len = 30142.1, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00208374
PHY-3002 : Step(4012): len = 30146.2, overlap = 7.75
PHY-3002 : Step(4013): len = 30129.3, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00416749
PHY-3002 : Step(4014): len = 30120, overlap = 7.75
PHY-3002 : Step(4015): len = 30056.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31677, Over = 0
PHY-3001 : Final: Len = 31677, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.539983s wall, 2.386815s user + 0.468003s system = 2.854818s CPU (185.4%)

RUN-1004 : used memory is 498 MB, reserved memory is 462 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 229 to 210
PHY-1001 : Pin misalignment score is improved from 210 to 207
PHY-1001 : Pin misalignment score is improved from 207 to 207
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : Pin misalignment score is improved from 207 to 207
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.221001s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (98.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39328, over cnt = 97(0%), over = 241, worst = 8
PHY-1002 : len = 40528, over cnt = 69(0%), over = 140, worst = 4
PHY-1002 : len = 41576, over cnt = 56(0%), over = 71, worst = 2
PHY-1002 : len = 42520, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 42808, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.413060s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (109.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.101168s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (92.5%)

PHY-1002 : len = 15040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.130337s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (100.7%)

PHY-1002 : len = 40440, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.048826s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (95.9%)

PHY-1002 : len = 40416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.018916s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.5%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.014992s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.1%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.015208s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.6%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.015465s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.9%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.016788s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.9%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.033880s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.1%)

PHY-1002 : len = 40408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  1.716314s wall, 1.996813s user + 0.031200s system = 2.028013s CPU (118.2%)

PHY-1002 : len = 143496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143496
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.619027s wall, 5.694037s user + 0.265202s system = 5.959238s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.337568s wall, 6.427241s user + 0.296402s system = 6.723643s CPU (106.1%)

RUN-1004 : used memory is 479 MB, reserved memory is 444 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 377
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7409
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 986 valid insts, and 23008 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.043639s wall, 8.314853s user + 0.171601s system = 8.486454s CPU (278.8%)

RUN-1004 : used memory is 489 MB, reserved memory is 455 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.853170s wall, 1.825212s user + 0.046800s system = 1.872012s CPU (101.0%)

RUN-1004 : used memory is 590 MB, reserved memory is 556 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.123666s wall, 0.624004s user + 0.109201s system = 0.733205s CPU (10.3%)

RUN-1004 : used memory is 618 MB, reserved memory is 583 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.748160s wall, 2.574016s user + 0.187201s system = 2.761218s CPU (28.3%)

RUN-1004 : used memory is 510 MB, reserved memory is 468 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048) in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 626/3 useful/useless nets, 464/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 595/4 useful/useless nets, 433/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 595/0 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/7 useful/useless nets, 548/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 671/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1244/2 useful/useless nets, 1090/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.41), #lev = 3 (2.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 234 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1047/0 useful/useless nets, 893/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 234 LUT to BLE ...
SYN-4008 : Packed 234 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 234/494 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |606   |606   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 375 instances, 303 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078147s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (119.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184912
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4016): len = 123088, overlap = 76.5
PHY-3002 : Step(4017): len = 86146.8, overlap = 76.5
PHY-3002 : Step(4018): len = 67211.2, overlap = 74.25
PHY-3002 : Step(4019): len = 53504.4, overlap = 74.25
PHY-3002 : Step(4020): len = 44968.2, overlap = 76.5
PHY-3002 : Step(4021): len = 38989.2, overlap = 74.25
PHY-3002 : Step(4022): len = 33618.9, overlap = 74.25
PHY-3002 : Step(4023): len = 28703.1, overlap = 74.25
PHY-3002 : Step(4024): len = 25637, overlap = 74.25
PHY-3002 : Step(4025): len = 23338.5, overlap = 74.25
PHY-3002 : Step(4026): len = 20621.3, overlap = 74.25
PHY-3002 : Step(4027): len = 19451.3, overlap = 74.25
PHY-3002 : Step(4028): len = 18386.1, overlap = 69.75
PHY-3002 : Step(4029): len = 17235.1, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61393e-06
PHY-3002 : Step(4030): len = 18135.8, overlap = 69.75
PHY-3002 : Step(4031): len = 19498.5, overlap = 69.75
PHY-3002 : Step(4032): len = 18289.2, overlap = 69.75
PHY-3002 : Step(4033): len = 18313.7, overlap = 74.25
PHY-3002 : Step(4034): len = 19078.1, overlap = 72
PHY-3002 : Step(4035): len = 19130.8, overlap = 72
PHY-3002 : Step(4036): len = 19177.7, overlap = 67.5
PHY-3002 : Step(4037): len = 18807.5, overlap = 60.75
PHY-3002 : Step(4038): len = 18681.3, overlap = 60.75
PHY-3002 : Step(4039): len = 18571.6, overlap = 63
PHY-3002 : Step(4040): len = 18304.3, overlap = 70
PHY-3002 : Step(4041): len = 18000.1, overlap = 68.5
PHY-3002 : Step(4042): len = 18018.9, overlap = 69.5
PHY-3002 : Step(4043): len = 17862.6, overlap = 67.5
PHY-3002 : Step(4044): len = 17488.2, overlap = 64
PHY-3002 : Step(4045): len = 17360.6, overlap = 61.25
PHY-3002 : Step(4046): len = 17143, overlap = 59.5
PHY-3002 : Step(4047): len = 17137.8, overlap = 59.75
PHY-3002 : Step(4048): len = 17230.6, overlap = 64.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22786e-06
PHY-3002 : Step(4049): len = 17757, overlap = 59.75
PHY-3002 : Step(4050): len = 18193.2, overlap = 60
PHY-3002 : Step(4051): len = 18258, overlap = 64.25
PHY-3002 : Step(4052): len = 18280.5, overlap = 64.25
PHY-3002 : Step(4053): len = 18247.3, overlap = 66.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45572e-06
PHY-3002 : Step(4054): len = 18695.6, overlap = 60
PHY-3002 : Step(4055): len = 18962, overlap = 60
PHY-3002 : Step(4056): len = 19145.3, overlap = 55.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006995s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.46575e-06
PHY-3002 : Step(4057): len = 25907.2, overlap = 10.25
PHY-3002 : Step(4058): len = 25929.6, overlap = 10
PHY-3002 : Step(4059): len = 25919.8, overlap = 10.25
PHY-3002 : Step(4060): len = 25790.2, overlap = 9.75
PHY-3002 : Step(4061): len = 25656.9, overlap = 9.75
PHY-3002 : Step(4062): len = 25394.9, overlap = 9.75
PHY-3002 : Step(4063): len = 25224.9, overlap = 7.75
PHY-3002 : Step(4064): len = 25131.3, overlap = 6.25
PHY-3002 : Step(4065): len = 24891.8, overlap = 5
PHY-3002 : Step(4066): len = 24947.1, overlap = 4.5
PHY-3002 : Step(4067): len = 25061, overlap = 4.5
PHY-3002 : Step(4068): len = 24892.1, overlap = 4
PHY-3002 : Step(4069): len = 24925.7, overlap = 5.75
PHY-3002 : Step(4070): len = 24947.3, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89315e-05
PHY-3002 : Step(4071): len = 24766.6, overlap = 6.5
PHY-3002 : Step(4072): len = 24769.2, overlap = 6.5
PHY-3002 : Step(4073): len = 24771.5, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.7863e-05
PHY-3002 : Step(4074): len = 24672.3, overlap = 6.5
PHY-3002 : Step(4075): len = 24684.2, overlap = 6.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61952e-05
PHY-3002 : Step(4076): len = 24751.3, overlap = 11.75
PHY-3002 : Step(4077): len = 24800.3, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.23904e-05
PHY-3002 : Step(4078): len = 24953.7, overlap = 10.75
PHY-3002 : Step(4079): len = 25028.2, overlap = 9.75
PHY-3002 : Step(4080): len = 25299.9, overlap = 9.5
PHY-3002 : Step(4081): len = 25575.5, overlap = 9.25
PHY-3002 : Step(4082): len = 25683.1, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.47808e-05
PHY-3002 : Step(4083): len = 25911, overlap = 9
PHY-3002 : Step(4084): len = 25911, overlap = 9
PHY-3002 : Step(4085): len = 25964.6, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030052s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (103.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104187
PHY-3002 : Step(4086): len = 32086.4, overlap = 2
PHY-3002 : Step(4087): len = 31213, overlap = 5.5
PHY-3002 : Step(4088): len = 30778.8, overlap = 6.5
PHY-3002 : Step(4089): len = 30473.9, overlap = 7.5
PHY-3002 : Step(4090): len = 30279.3, overlap = 8.5
PHY-3002 : Step(4091): len = 30142.1, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00208374
PHY-3002 : Step(4092): len = 30146.2, overlap = 7.75
PHY-3002 : Step(4093): len = 30129.3, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00416749
PHY-3002 : Step(4094): len = 30120, overlap = 7.75
PHY-3002 : Step(4095): len = 30056.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011414s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31677, Over = 0
PHY-3001 : Final: Len = 31677, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.856240s wall, 2.698817s user + 0.748805s system = 3.447622s CPU (185.7%)

RUN-1004 : used memory is 517 MB, reserved memory is 482 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 229 to 210
PHY-1001 : Pin misalignment score is improved from 210 to 207
PHY-1001 : Pin misalignment score is improved from 207 to 207
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : Pin misalignment score is improved from 207 to 207
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.220892s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (98.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 39328, over cnt = 97(0%), over = 241, worst = 8
PHY-1002 : len = 40528, over cnt = 69(0%), over = 140, worst = 4
PHY-1002 : len = 41576, over cnt = 56(0%), over = 71, worst = 2
PHY-1002 : len = 42520, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 42808, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.467720s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (100.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.097737s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (95.8%)

PHY-1002 : len = 15040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.236373s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (100.9%)

PHY-1002 : len = 40440, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.052250s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (89.6%)

PHY-1002 : len = 40416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.020015s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.9%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016249s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (96.0%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.017234s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (181.0%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.016859s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (185.1%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.025261s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (123.5%)

PHY-1002 : len = 40408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.022714s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (206.0%)

PHY-1002 : len = 40408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  1.959965s wall, 2.371215s user + 0.062400s system = 2.433616s CPU (124.2%)

PHY-1002 : len = 143496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143496
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.066067s wall, 6.130839s user + 0.405603s system = 6.536442s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.840467s wall, 6.910844s user + 0.405603s system = 7.316447s CPU (107.0%)

RUN-1004 : used memory is 483 MB, reserved memory is 448 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 377
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7409
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 986 valid insts, and 23008 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.163458s wall, 8.720456s user + 0.171601s system = 8.892057s CPU (281.1%)

RUN-1004 : used memory is 493 MB, reserved memory is 458 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.886320s wall, 1.840812s user + 0.031200s system = 1.872012s CPU (99.2%)

RUN-1004 : used memory is 590 MB, reserved memory is 555 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.072890s wall, 0.421203s user + 0.093601s system = 0.514803s CPU (7.3%)

RUN-1004 : used memory is 618 MB, reserved memory is 583 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.690227s wall, 2.355615s user + 0.171601s system = 2.527216s CPU (26.1%)

RUN-1004 : used memory is 511 MB, reserved memory is 470 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 626/3 useful/useless nets, 464/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 595/4 useful/useless nets, 433/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 595/0 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/7 useful/useless nets, 548/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 671/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1244/2 useful/useless nets, 1090/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.41), #lev = 3 (2.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 234 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1047/0 useful/useless nets, 893/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 234 LUT to BLE ...
SYN-4008 : Packed 234 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 234/494 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |606   |606   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 375 instances, 303 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080469s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (116.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 185044
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4096): len = 123217, overlap = 76.5
PHY-3002 : Step(4097): len = 86323.3, overlap = 76.5
PHY-3002 : Step(4098): len = 67391.6, overlap = 74.25
PHY-3002 : Step(4099): len = 53684.3, overlap = 74.25
PHY-3002 : Step(4100): len = 45171, overlap = 76.5
PHY-3002 : Step(4101): len = 39179.5, overlap = 74.25
PHY-3002 : Step(4102): len = 33854.7, overlap = 74.25
PHY-3002 : Step(4103): len = 28948, overlap = 74.25
PHY-3002 : Step(4104): len = 25901.1, overlap = 74.25
PHY-3002 : Step(4105): len = 23493.8, overlap = 74.25
PHY-3002 : Step(4106): len = 20944, overlap = 74.25
PHY-3002 : Step(4107): len = 19559.9, overlap = 74.25
PHY-3002 : Step(4108): len = 18710.7, overlap = 69.75
PHY-3002 : Step(4109): len = 17262, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66608e-06
PHY-3002 : Step(4110): len = 18246, overlap = 69.75
PHY-3002 : Step(4111): len = 19672.2, overlap = 69.75
PHY-3002 : Step(4112): len = 18455, overlap = 69.75
PHY-3002 : Step(4113): len = 18662.3, overlap = 74.25
PHY-3002 : Step(4114): len = 19370.3, overlap = 72
PHY-3002 : Step(4115): len = 19284.9, overlap = 67.5
PHY-3002 : Step(4116): len = 19327.9, overlap = 63
PHY-3002 : Step(4117): len = 19129.7, overlap = 58.5
PHY-3002 : Step(4118): len = 18795.7, overlap = 60.75
PHY-3002 : Step(4119): len = 18546.4, overlap = 72
PHY-3002 : Step(4120): len = 18209.6, overlap = 72
PHY-3002 : Step(4121): len = 18005.3, overlap = 72
PHY-3002 : Step(4122): len = 17987, overlap = 71
PHY-3002 : Step(4123): len = 17827.4, overlap = 71.25
PHY-3002 : Step(4124): len = 17755.1, overlap = 71.75
PHY-3002 : Step(4125): len = 17666.8, overlap = 71.75
PHY-3002 : Step(4126): len = 17530.3, overlap = 72.25
PHY-3002 : Step(4127): len = 17335.8, overlap = 72.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.33216e-06
PHY-3002 : Step(4128): len = 17823.5, overlap = 68.25
PHY-3002 : Step(4129): len = 18503.5, overlap = 68.25
PHY-3002 : Step(4130): len = 18802.4, overlap = 64.25
PHY-3002 : Step(4131): len = 18740.8, overlap = 64.25
PHY-3002 : Step(4132): len = 18670.2, overlap = 66.75
PHY-3002 : Step(4133): len = 18604.6, overlap = 66.75
PHY-3002 : Step(4134): len = 18439.3, overlap = 71.25
PHY-3002 : Step(4135): len = 18229, overlap = 68.75
PHY-3002 : Step(4136): len = 18084.6, overlap = 69
PHY-3002 : Step(4137): len = 17903, overlap = 69
PHY-3002 : Step(4138): len = 17878.2, overlap = 64.5
PHY-3002 : Step(4139): len = 17759.7, overlap = 60
PHY-3002 : Step(4140): len = 17774.4, overlap = 55.5
PHY-3002 : Step(4141): len = 17935.6, overlap = 60.25
PHY-3002 : Step(4142): len = 18017.1, overlap = 57.5
PHY-3002 : Step(4143): len = 18004.7, overlap = 57.25
PHY-3002 : Step(4144): len = 17798.7, overlap = 57
PHY-3002 : Step(4145): len = 17761, overlap = 57
PHY-3002 : Step(4146): len = 17558.7, overlap = 57.5
PHY-3002 : Step(4147): len = 17489.6, overlap = 57.5
PHY-3002 : Step(4148): len = 17356.8, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66432e-06
PHY-3002 : Step(4149): len = 18063.4, overlap = 53
PHY-3002 : Step(4150): len = 18327.5, overlap = 48.5
PHY-3002 : Step(4151): len = 18459.2, overlap = 45.5
PHY-3002 : Step(4152): len = 18548.9, overlap = 50
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.33286e-05
PHY-3002 : Step(4153): len = 18813.5, overlap = 59
PHY-3002 : Step(4154): len = 19006.8, overlap = 56.75
PHY-3002 : Step(4155): len = 19171.6, overlap = 57.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.66573e-05
PHY-3002 : Step(4156): len = 19398.2, overlap = 52.75
PHY-3002 : Step(4157): len = 19599.2, overlap = 52.75
PHY-3002 : Step(4158): len = 19809.9, overlap = 55
PHY-3002 : Step(4159): len = 19739.9, overlap = 57.25
PHY-3002 : Step(4160): len = 19661.7, overlap = 53
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011923s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (130.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.4542e-06
PHY-3002 : Step(4161): len = 24898.5, overlap = 8.75
PHY-3002 : Step(4162): len = 24891.3, overlap = 8.5
PHY-3002 : Step(4163): len = 24818.2, overlap = 8.5
PHY-3002 : Step(4164): len = 24709.9, overlap = 8.75
PHY-3002 : Step(4165): len = 24566.5, overlap = 9.75
PHY-3002 : Step(4166): len = 24221.4, overlap = 9.5
PHY-3002 : Step(4167): len = 23950.7, overlap = 9.5
PHY-3002 : Step(4168): len = 23737.9, overlap = 9.75
PHY-3002 : Step(4169): len = 23616.1, overlap = 9.75
PHY-3002 : Step(4170): len = 23548.5, overlap = 10.25
PHY-3002 : Step(4171): len = 23320.7, overlap = 10
PHY-3002 : Step(4172): len = 23274.9, overlap = 10.25
PHY-3002 : Step(4173): len = 23119.6, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49084e-05
PHY-3002 : Step(4174): len = 23125.7, overlap = 10
PHY-3002 : Step(4175): len = 23125.7, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98168e-05
PHY-3002 : Step(4176): len = 23219.7, overlap = 10
PHY-3002 : Step(4177): len = 23219.7, overlap = 10
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03741e-05
PHY-3002 : Step(4178): len = 23385.4, overlap = 14.25
PHY-3002 : Step(4179): len = 23385.4, overlap = 14.25
PHY-3002 : Step(4180): len = 23377.2, overlap = 14.75
PHY-3002 : Step(4181): len = 23377.2, overlap = 14.75
PHY-3002 : Step(4182): len = 23411.4, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.07132e-05
PHY-3002 : Step(4183): len = 23676.3, overlap = 14.25
PHY-3002 : Step(4184): len = 23765.3, overlap = 14
PHY-3002 : Step(4185): len = 24038.5, overlap = 11.25
PHY-3002 : Step(4186): len = 23935.5, overlap = 13.25
PHY-3002 : Step(4187): len = 23935.5, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.14265e-05
PHY-3002 : Step(4188): len = 24206.3, overlap = 12.25
PHY-3002 : Step(4189): len = 24206.3, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023640s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (198.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00161129
PHY-3002 : Step(4190): len = 31544.7, overlap = 2.25
PHY-3002 : Step(4191): len = 31416, overlap = 2
PHY-3002 : Step(4192): len = 31134.6, overlap = 3
PHY-3002 : Step(4193): len = 30763.1, overlap = 3.5
PHY-3002 : Step(4194): len = 30378.7, overlap = 5.25
PHY-3002 : Step(4195): len = 30242.7, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00322258
PHY-3002 : Step(4196): len = 30417.4, overlap = 5.75
PHY-3002 : Step(4197): len = 30486.1, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00644516
PHY-3002 : Step(4198): len = 30453.4, overlap = 5.5
PHY-3002 : Step(4199): len = 30389.4, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009878s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31117, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 31163, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.212726s wall, 3.432022s user + 0.748805s system = 4.180827s CPU (188.9%)

RUN-1004 : used memory is 520 MB, reserved memory is 483 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 241 to 216
PHY-1001 : Pin misalignment score is improved from 216 to 212
PHY-1001 : Pin misalignment score is improved from 212 to 212
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 212 to 212
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.229702s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (115.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 40848, over cnt = 104(0%), over = 247, worst = 7
PHY-1002 : len = 42032, over cnt = 65(0%), over = 117, worst = 4
PHY-1002 : len = 42696, over cnt = 53(0%), over = 60, worst = 2
PHY-1002 : len = 43752, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 43752, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.421495s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (107.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.102069s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (91.7%)

PHY-1002 : len = 14808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  1.010097s wall, 1.014007s user + 0.031200s system = 1.045207s CPU (103.5%)

PHY-1002 : len = 35664, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.086791s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (107.8%)

PHY-1002 : len = 35408, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.020059s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (155.5%)

PHY-1002 : len = 35400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.018094s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.2%)

PHY-1002 : len = 35400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.015451s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (201.9%)

PHY-1002 : len = 35400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.019605s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (79.6%)

PHY-1002 : len = 35400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  2.292020s wall, 2.464816s user + 0.078001s system = 2.542816s CPU (110.9%)

PHY-1002 : len = 139152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 139152
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.153231s wall, 6.130839s user + 0.358802s system = 6.489642s CPU (105.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.890447s wall, 6.926444s user + 0.374402s system = 7.300847s CPU (106.0%)

RUN-1004 : used memory is 489 MB, reserved memory is 453 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 377
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7422
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1028 valid insts, and 23037 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.583579s wall, 9.110458s user + 0.124801s system = 9.235259s CPU (257.7%)

RUN-1004 : used memory is 498 MB, reserved memory is 462 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.919223s wall, 1.903212s user + 0.000000s system = 1.903212s CPU (99.2%)

RUN-1004 : used memory is 593 MB, reserved memory is 557 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.104348s wall, 0.405603s user + 0.078001s system = 0.483603s CPU (6.8%)

RUN-1004 : used memory is 621 MB, reserved memory is 587 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.764407s wall, 2.449216s user + 0.109201s system = 2.558416s CPU (26.2%)

RUN-1004 : used memory is 515 MB, reserved memory is 473 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-8007 ERROR: illegal character in binary number in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(112)
HDL-1007 : Verilog file 'source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-8007 ERROR: illegal character in binary number in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(112)
HDL-1007 : Verilog file 'source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(49)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 718/103 useful/useless nets, 534/69 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 390 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 642/20 useful/useless nets, 458/33 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 2, 60 better
SYN-1014 : Optimize round 3
SYN-1032 : 605/25 useful/useless nets, 436/4 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1032 : 595/11 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/7 useful/useless nets, 548/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 671/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1244/2 useful/useless nets, 1090/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.41), #lev = 3 (2.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 234 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1047/0 useful/useless nets, 893/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 234 LUT to BLE ...
SYN-4008 : Packed 234 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 234/494 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |606   |606   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 375 instances, 303 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086326s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (108.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 185054
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4200): len = 123099, overlap = 76.5
PHY-3002 : Step(4201): len = 83571, overlap = 74.25
PHY-3002 : Step(4202): len = 65950.6, overlap = 74.25
PHY-3002 : Step(4203): len = 54643.9, overlap = 74.25
PHY-3002 : Step(4204): len = 45957.6, overlap = 76.5
PHY-3002 : Step(4205): len = 39123.6, overlap = 74.25
PHY-3002 : Step(4206): len = 34242.1, overlap = 76.5
PHY-3002 : Step(4207): len = 28743.5, overlap = 72
PHY-3002 : Step(4208): len = 26136.8, overlap = 74.25
PHY-3002 : Step(4209): len = 23716.8, overlap = 72
PHY-3002 : Step(4210): len = 21270.5, overlap = 74.25
PHY-3002 : Step(4211): len = 19599.3, overlap = 74.25
PHY-3002 : Step(4212): len = 18397, overlap = 74.25
PHY-3002 : Step(4213): len = 17515.9, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.10865e-06
PHY-3002 : Step(4214): len = 17724.9, overlap = 70.75
PHY-3002 : Step(4215): len = 19744.8, overlap = 71
PHY-3002 : Step(4216): len = 19128, overlap = 68.75
PHY-3002 : Step(4217): len = 19388.7, overlap = 73.5
PHY-3002 : Step(4218): len = 19836.1, overlap = 74
PHY-3002 : Step(4219): len = 20095.2, overlap = 69.75
PHY-3002 : Step(4220): len = 19853.2, overlap = 67.25
PHY-3002 : Step(4221): len = 19452.5, overlap = 69.5
PHY-3002 : Step(4222): len = 19015.4, overlap = 60.75
PHY-3002 : Step(4223): len = 18822.2, overlap = 64.25
PHY-3002 : Step(4224): len = 18506.1, overlap = 69.25
PHY-3002 : Step(4225): len = 18172.1, overlap = 70.25
PHY-3002 : Step(4226): len = 18169.3, overlap = 66.25
PHY-3002 : Step(4227): len = 17818, overlap = 67
PHY-3002 : Step(4228): len = 17609.6, overlap = 67
PHY-3002 : Step(4229): len = 17560.8, overlap = 69.5
PHY-3002 : Step(4230): len = 17539.4, overlap = 69.25
PHY-3002 : Step(4231): len = 17552, overlap = 67.25
PHY-3002 : Step(4232): len = 17498.3, overlap = 65
PHY-3002 : Step(4233): len = 17506.3, overlap = 62.5
PHY-3002 : Step(4234): len = 17445.6, overlap = 66.75
PHY-3002 : Step(4235): len = 17156.4, overlap = 69
PHY-3002 : Step(4236): len = 16991.5, overlap = 71
PHY-3002 : Step(4237): len = 16884.8, overlap = 71
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.21731e-06
PHY-3002 : Step(4238): len = 17666.5, overlap = 59.75
PHY-3002 : Step(4239): len = 17955.7, overlap = 57.5
PHY-3002 : Step(4240): len = 18018.9, overlap = 59.75
PHY-3002 : Step(4241): len = 17940.5, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.43461e-06
PHY-3002 : Step(4242): len = 18438.8, overlap = 59.75
PHY-3002 : Step(4243): len = 18654.9, overlap = 59.75
PHY-3002 : Step(4244): len = 18792.4, overlap = 55.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012047s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (129.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11089e-05
PHY-3002 : Step(4245): len = 27372.6, overlap = 7.5
PHY-3002 : Step(4246): len = 27310.3, overlap = 6.25
PHY-3002 : Step(4247): len = 27051, overlap = 5.75
PHY-3002 : Step(4248): len = 26951.5, overlap = 5.75
PHY-3002 : Step(4249): len = 26557.9, overlap = 5.25
PHY-3002 : Step(4250): len = 26285.3, overlap = 5.25
PHY-3002 : Step(4251): len = 25992.3, overlap = 6
PHY-3002 : Step(4252): len = 25672.2, overlap = 5.75
PHY-3002 : Step(4253): len = 25676.7, overlap = 5.5
PHY-3002 : Step(4254): len = 25544.3, overlap = 5.5
PHY-3002 : Step(4255): len = 25452.4, overlap = 6
PHY-3002 : Step(4256): len = 25345.9, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22177e-05
PHY-3002 : Step(4257): len = 25296.6, overlap = 5.75
PHY-3002 : Step(4258): len = 25294.2, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.44355e-05
PHY-3002 : Step(4259): len = 25508.2, overlap = 5.75
PHY-3002 : Step(4260): len = 25508.2, overlap = 5.75
PHY-3002 : Step(4261): len = 25449, overlap = 5.25
PHY-3002 : Step(4262): len = 25474.2, overlap = 5
PHY-3002 : Step(4263): len = 25530.4, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09629e-05
PHY-3002 : Step(4264): len = 25488.2, overlap = 13.75
PHY-3002 : Step(4265): len = 25503.2, overlap = 13.5
PHY-3002 : Step(4266): len = 25623.8, overlap = 13.25
PHY-3002 : Step(4267): len = 25671.9, overlap = 13.5
PHY-3002 : Step(4268): len = 25600.4, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19257e-05
PHY-3002 : Step(4269): len = 26039.1, overlap = 13.5
PHY-3002 : Step(4270): len = 26090.8, overlap = 13.5
PHY-3002 : Step(4271): len = 26186.1, overlap = 13
PHY-3002 : Step(4272): len = 26186.1, overlap = 13
PHY-3002 : Step(4273): len = 26158.8, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38514e-05
PHY-3002 : Step(4274): len = 27069, overlap = 10.5
PHY-3002 : Step(4275): len = 27069, overlap = 10.5
PHY-3002 : Step(4276): len = 27048.8, overlap = 9.75
PHY-3002 : Step(4277): len = 27100.1, overlap = 9.5
PHY-3002 : Step(4278): len = 27190.1, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024311s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0012692
PHY-3002 : Step(4279): len = 31954.7, overlap = 4.25
PHY-3002 : Step(4280): len = 31578.8, overlap = 5.5
PHY-3002 : Step(4281): len = 31397.4, overlap = 6
PHY-3002 : Step(4282): len = 31117.4, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00253841
PHY-3002 : Step(4283): len = 31221.9, overlap = 6.75
PHY-3002 : Step(4284): len = 31224.4, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00507681
PHY-3002 : Step(4285): len = 31204.4, overlap = 7.25
PHY-3002 : Step(4286): len = 31204.4, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009524s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (163.8%)

PHY-3001 : Legalized: Len = 32297, Over = 0
PHY-3001 : Final: Len = 32297, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.921830s wall, 2.730018s user + 0.702005s system = 3.432022s CPU (178.6%)

RUN-1004 : used memory is 523 MB, reserved memory is 487 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 229 to 213
PHY-1001 : Pin misalignment score is improved from 213 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 211 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.281710s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (99.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 40928, over cnt = 107(0%), over = 252, worst = 7
PHY-1002 : len = 41944, over cnt = 63(0%), over = 113, worst = 4
PHY-1002 : len = 42472, over cnt = 52(0%), over = 65, worst = 2
PHY-1002 : len = 43464, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 43648, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 43648, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.474394s wall, 0.514803s user + 0.015600s system = 0.530403s CPU (111.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.097079s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (96.4%)

PHY-1002 : len = 14224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.894170s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (101.2%)

PHY-1002 : len = 33400, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.065761s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (94.9%)

PHY-1002 : len = 33280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.014485s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.7%)

PHY-1002 : len = 33280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.015753s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.0%)

PHY-1002 : len = 33280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.023503s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.4%)

PHY-1002 : len = 33280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.014426s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (108.1%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  2.954910s wall, 3.073220s user + 0.015600s system = 3.088820s CPU (104.5%)

PHY-1002 : len = 138640, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138640
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.736569s wall, 6.411641s user + 0.452403s system = 6.864044s CPU (101.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.580651s wall, 7.300847s user + 0.499203s system = 7.800050s CPU (102.9%)

RUN-1004 : used memory is 493 MB, reserved memory is 457 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 377
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7403
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1048 valid insts, and 23009 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.502190s wall, 9.282060s user + 0.156001s system = 9.438061s CPU (269.5%)

RUN-1004 : used memory is 504 MB, reserved memory is 468 MB, peak memory is 847 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.845281s wall, 1.794012s user + 0.031200s system = 1.825212s CPU (98.9%)

RUN-1004 : used memory is 595 MB, reserved memory is 560 MB, peak memory is 847 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.155826s wall, 0.405603s user + 0.093601s system = 0.499203s CPU (7.0%)

RUN-1004 : used memory is 624 MB, reserved memory is 589 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.720534s wall, 2.293215s user + 0.156001s system = 2.449216s CPU (25.2%)

RUN-1004 : used memory is 517 MB, reserved memory is 475 MB, peak memory is 847 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(49)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 643/178 useful/useless nets, 480/116 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 505 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 566/21 useful/useless nets, 403/33 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 2, 60 better
SYN-1014 : Optimize round 3
SYN-1032 : 529/25 useful/useless nets, 381/4 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1032 : 519/11 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 914/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/411 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |552   |552   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 276 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.063525s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (147.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 156272
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4287): len = 97577.4, overlap = 0
PHY-3002 : Step(4288): len = 65514.8, overlap = 2.25
PHY-3002 : Step(4289): len = 48882.7, overlap = 2.25
PHY-3002 : Step(4290): len = 40280.5, overlap = 2.25
PHY-3002 : Step(4291): len = 34815.1, overlap = 2.25
PHY-3002 : Step(4292): len = 31601.2, overlap = 2.25
PHY-3002 : Step(4293): len = 28779.3, overlap = 2.25
PHY-3002 : Step(4294): len = 27046.7, overlap = 2.25
PHY-3002 : Step(4295): len = 25765.7, overlap = 2.25
PHY-3002 : Step(4296): len = 24003.5, overlap = 2.25
PHY-3002 : Step(4297): len = 22758.4, overlap = 2.25
PHY-3002 : Step(4298): len = 20983.6, overlap = 2.25
PHY-3002 : Step(4299): len = 19382.7, overlap = 2.25
PHY-3002 : Step(4300): len = 18734, overlap = 2.25
PHY-3002 : Step(4301): len = 17142.6, overlap = 2.25
PHY-3002 : Step(4302): len = 16679, overlap = 2.25
PHY-3002 : Step(4303): len = 15083.5, overlap = 3.25
PHY-3002 : Step(4304): len = 14359.1, overlap = 3.5
PHY-3002 : Step(4305): len = 14127.1, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0017419
PHY-3002 : Step(4306): len = 14050.1, overlap = 3.5
PHY-3002 : Step(4307): len = 13275, overlap = 3
PHY-3002 : Step(4308): len = 13144, overlap = 3.25
PHY-3002 : Step(4309): len = 13103.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0034838
PHY-3002 : Step(4310): len = 13078.4, overlap = 3.25
PHY-3002 : Step(4311): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4312): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4313): len = 12735.2, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00696759
PHY-3002 : Step(4314): len = 12726.3, overlap = 3.75
PHY-3002 : Step(4315): len = 12695.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.59387e-06
PHY-3002 : Step(4316): len = 12668.7, overlap = 5.5
PHY-3002 : Step(4317): len = 12636.2, overlap = 5.25
PHY-3002 : Step(4318): len = 12340.5, overlap = 5.25
PHY-3002 : Step(4319): len = 12325.1, overlap = 5.25
PHY-3002 : Step(4320): len = 11965.2, overlap = 5.25
PHY-3002 : Step(4321): len = 11913.7, overlap = 5.25
PHY-3002 : Step(4322): len = 11451.9, overlap = 5.25
PHY-3002 : Step(4323): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4324): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4325): len = 11213.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91877e-05
PHY-3002 : Step(4326): len = 11188.7, overlap = 6
PHY-3002 : Step(4327): len = 11188.7, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83755e-05
PHY-3002 : Step(4328): len = 11171.7, overlap = 5.75
PHY-3002 : Step(4329): len = 11171.7, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.26877e-06
PHY-3002 : Step(4330): len = 11206.7, overlap = 12.75
PHY-3002 : Step(4331): len = 11206.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85375e-05
PHY-3002 : Step(4332): len = 11294.7, overlap = 12.75
PHY-3002 : Step(4333): len = 11338.1, overlap = 12.75
PHY-3002 : Step(4334): len = 11636.4, overlap = 12
PHY-3002 : Step(4335): len = 11860.3, overlap = 12
PHY-3002 : Step(4336): len = 11953.7, overlap = 9.5
PHY-3002 : Step(4337): len = 12220.3, overlap = 10.5
PHY-3002 : Step(4338): len = 12111.1, overlap = 10.5
PHY-3002 : Step(4339): len = 12103.2, overlap = 10.75
PHY-3002 : Step(4340): len = 12090, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.70751e-05
PHY-3002 : Step(4341): len = 11931.2, overlap = 11
PHY-3002 : Step(4342): len = 11931.2, overlap = 11
PHY-3002 : Step(4343): len = 11909.3, overlap = 11
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.41501e-05
PHY-3002 : Step(4344): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4345): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4346): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4347): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4348): len = 11951.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017769s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00172781
PHY-3002 : Step(4349): len = 17167.3, overlap = 1
PHY-3002 : Step(4350): len = 17190.7, overlap = 3.5
PHY-3002 : Step(4351): len = 16526.3, overlap = 6
PHY-3002 : Step(4352): len = 15934.7, overlap = 6.5
PHY-3002 : Step(4353): len = 15504.7, overlap = 6
PHY-3002 : Step(4354): len = 15439.2, overlap = 7
PHY-3002 : Step(4355): len = 15263.1, overlap = 8
PHY-3002 : Step(4356): len = 15102.6, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00314496
PHY-3002 : Step(4357): len = 15227.6, overlap = 7.5
PHY-3002 : Step(4358): len = 15228.4, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00628993
PHY-3002 : Step(4359): len = 15281.1, overlap = 7.5
PHY-3002 : Step(4360): len = 15270.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008037s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (194.1%)

PHY-3001 : Legalized: Len = 17095.8, Over = 0
PHY-3001 : Final: Len = 17095.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.529322s wall, 2.308815s user + 0.530403s system = 2.839218s CPU (185.7%)

RUN-1004 : used memory is 524 MB, reserved memory is 487 MB, peak memory is 847 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 212 to 195
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.169618s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (110.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20224, over cnt = 37(0%), over = 59, worst = 5
PHY-1002 : len = 20408, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 20440, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 20800, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.227913s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (102.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.098078s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (95.4%)

PHY-1002 : len = 12128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.797113s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (99.8%)

PHY-1002 : len = 27112, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.169801s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (110.2%)

PHY-1002 : len = 26776, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.037394s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (83.4%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.021773s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.6%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018147s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.0%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.015890s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (98.2%)

PHY-1002 : len = 26752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.705119s wall, 0.842405s user + 0.031200s system = 0.873606s CPU (123.9%)

PHY-1002 : len = 61216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 61216
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.578282s wall, 4.336828s user + 0.358802s system = 4.695630s CPU (102.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.067003s wall, 4.851631s user + 0.374402s system = 5.226033s CPU (103.1%)

RUN-1004 : used memory is 496 MB, reserved memory is 457 MB, peak memory is 851 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 544, pip num: 4256
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 708 valid insts, and 14868 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.702834s wall, 6.380441s user + 0.031200s system = 6.411641s CPU (237.2%)

RUN-1004 : used memory is 506 MB, reserved memory is 467 MB, peak memory is 851 MB
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.842795s wall, 1.778411s user + 0.046800s system = 1.825212s CPU (99.0%)

RUN-1004 : used memory is 587 MB, reserved memory is 548 MB, peak memory is 851 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.672279s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (7.2%)

RUN-1004 : used memory is 615 MB, reserved memory is 576 MB, peak memory is 851 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.248671s wall, 2.308815s user + 0.140401s system = 2.449216s CPU (26.5%)

RUN-1004 : used memory is 509 MB, reserved memory is 468 MB, peak memory is 851 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(49)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 644/178 useful/useless nets, 481/116 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 505 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 567/21 useful/useless nets, 404/33 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 2, 60 better
SYN-1014 : Optimize round 3
SYN-1032 : 529/26 useful/useless nets, 381/5 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 14 better
SYN-1014 : Optimize round 4
SYN-1032 : 519/11 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 914/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/411 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |552   |552   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 276 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059605s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (157.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 156272
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4361): len = 97577.4, overlap = 0
PHY-3002 : Step(4362): len = 65514.8, overlap = 2.25
PHY-3002 : Step(4363): len = 48882.7, overlap = 2.25
PHY-3002 : Step(4364): len = 40280.5, overlap = 2.25
PHY-3002 : Step(4365): len = 34815.1, overlap = 2.25
PHY-3002 : Step(4366): len = 31601.2, overlap = 2.25
PHY-3002 : Step(4367): len = 28779.3, overlap = 2.25
PHY-3002 : Step(4368): len = 27046.7, overlap = 2.25
PHY-3002 : Step(4369): len = 25765.7, overlap = 2.25
PHY-3002 : Step(4370): len = 24003.5, overlap = 2.25
PHY-3002 : Step(4371): len = 22758.4, overlap = 2.25
PHY-3002 : Step(4372): len = 20983.6, overlap = 2.25
PHY-3002 : Step(4373): len = 19382.7, overlap = 2.25
PHY-3002 : Step(4374): len = 18734, overlap = 2.25
PHY-3002 : Step(4375): len = 17142.6, overlap = 2.25
PHY-3002 : Step(4376): len = 16679, overlap = 2.25
PHY-3002 : Step(4377): len = 15083.5, overlap = 3.25
PHY-3002 : Step(4378): len = 14359.1, overlap = 3.5
PHY-3002 : Step(4379): len = 14127.1, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0017419
PHY-3002 : Step(4380): len = 14050.1, overlap = 3.5
PHY-3002 : Step(4381): len = 13275, overlap = 3
PHY-3002 : Step(4382): len = 13144, overlap = 3.25
PHY-3002 : Step(4383): len = 13103.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0034838
PHY-3002 : Step(4384): len = 13078.4, overlap = 3.25
PHY-3002 : Step(4385): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4386): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4387): len = 12735.2, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00696759
PHY-3002 : Step(4388): len = 12726.3, overlap = 3.75
PHY-3002 : Step(4389): len = 12695.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006607s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (236.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.59387e-06
PHY-3002 : Step(4390): len = 12668.7, overlap = 5.5
PHY-3002 : Step(4391): len = 12636.2, overlap = 5.25
PHY-3002 : Step(4392): len = 12340.5, overlap = 5.25
PHY-3002 : Step(4393): len = 12325.1, overlap = 5.25
PHY-3002 : Step(4394): len = 11965.2, overlap = 5.25
PHY-3002 : Step(4395): len = 11913.7, overlap = 5.25
PHY-3002 : Step(4396): len = 11451.9, overlap = 5.25
PHY-3002 : Step(4397): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4398): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4399): len = 11213.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91877e-05
PHY-3002 : Step(4400): len = 11188.7, overlap = 6
PHY-3002 : Step(4401): len = 11188.7, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83755e-05
PHY-3002 : Step(4402): len = 11171.7, overlap = 5.75
PHY-3002 : Step(4403): len = 11171.7, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.26877e-06
PHY-3002 : Step(4404): len = 11206.7, overlap = 12.75
PHY-3002 : Step(4405): len = 11206.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85375e-05
PHY-3002 : Step(4406): len = 11294.7, overlap = 12.75
PHY-3002 : Step(4407): len = 11338.1, overlap = 12.75
PHY-3002 : Step(4408): len = 11636.4, overlap = 12
PHY-3002 : Step(4409): len = 11860.3, overlap = 12
PHY-3002 : Step(4410): len = 11953.7, overlap = 9.5
PHY-3002 : Step(4411): len = 12220.3, overlap = 10.5
PHY-3002 : Step(4412): len = 12111.1, overlap = 10.5
PHY-3002 : Step(4413): len = 12103.2, overlap = 10.75
PHY-3002 : Step(4414): len = 12090, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.70751e-05
PHY-3002 : Step(4415): len = 11931.2, overlap = 11
PHY-3002 : Step(4416): len = 11931.2, overlap = 11
PHY-3002 : Step(4417): len = 11909.3, overlap = 11
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.41501e-05
PHY-3002 : Step(4418): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4419): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4420): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4421): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4422): len = 11951.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020542s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (151.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00172781
PHY-3002 : Step(4423): len = 17167.3, overlap = 1
PHY-3002 : Step(4424): len = 17190.7, overlap = 3.5
PHY-3002 : Step(4425): len = 16526.3, overlap = 6
PHY-3002 : Step(4426): len = 15934.7, overlap = 6.5
PHY-3002 : Step(4427): len = 15504.7, overlap = 6
PHY-3002 : Step(4428): len = 15439.2, overlap = 7
PHY-3002 : Step(4429): len = 15263.1, overlap = 8
PHY-3002 : Step(4430): len = 15102.6, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00314496
PHY-3002 : Step(4431): len = 15227.6, overlap = 7.5
PHY-3002 : Step(4432): len = 15228.4, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00628993
PHY-3002 : Step(4433): len = 15281.1, overlap = 7.5
PHY-3002 : Step(4434): len = 15270.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17095.8, Over = 0
PHY-3001 : Final: Len = 17095.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.374405s wall, 2.215214s user + 0.483603s system = 2.698817s CPU (196.4%)

RUN-1004 : used memory is 516 MB, reserved memory is 482 MB, peak memory is 851 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 212 to 195
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.152785s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (112.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20224, over cnt = 37(0%), over = 59, worst = 5
PHY-1002 : len = 20408, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 20440, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 20800, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.231678s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (121.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.108302s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (100.8%)

PHY-1002 : len = 12128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.835862s wall, 0.826805s user + 0.015600s system = 0.842405s CPU (100.8%)

PHY-1002 : len = 27112, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.141209s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (99.4%)

PHY-1002 : len = 26776, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.036110s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (86.4%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016785s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.9%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018054s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.4%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.016089s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.0%)

PHY-1002 : len = 26752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.746345s wall, 0.951606s user + 0.015600s system = 0.967206s CPU (129.6%)

PHY-1002 : len = 61216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 61216
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.554163s wall, 4.352428s user + 0.390002s system = 4.742430s CPU (104.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.023096s wall, 4.867231s user + 0.421203s system = 5.288434s CPU (105.3%)

RUN-1004 : used memory is 497 MB, reserved memory is 457 MB, peak memory is 851 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 544, pip num: 4256
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 708 valid insts, and 14868 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.590695s wall, 6.380441s user + 0.062400s system = 6.442841s CPU (248.7%)

RUN-1004 : used memory is 507 MB, reserved memory is 466 MB, peak memory is 851 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.941796s wall, 1.887612s user + 0.109201s system = 1.996813s CPU (102.8%)

RUN-1004 : used memory is 588 MB, reserved memory is 548 MB, peak memory is 851 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.723244s wall, 0.452403s user + 0.078001s system = 0.530403s CPU (7.9%)

RUN-1004 : used memory is 616 MB, reserved memory is 576 MB, peak memory is 851 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.414941s wall, 2.480416s user + 0.218401s system = 2.698817s CPU (28.7%)

RUN-1004 : used memory is 511 MB, reserved memory is 469 MB, peak memory is 851 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(49)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-5007 WARNING: net 'Addr[14]' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5013 WARNING: Undriven net: model "LCDCTRL" / net "Addr[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(18)
SYN-5014 WARNING: the net's pin: pin "addra[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(97)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 559/118 useful/useless nets, 411/70 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 309 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 519/13 useful/useless nets, 378/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 519/0 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 914/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/411 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |552   |552   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 276 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082336s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (113.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154356
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4435): len = 99766.9, overlap = 2.25
PHY-3002 : Step(4436): len = 66725.9, overlap = 0
PHY-3002 : Step(4437): len = 49764.7, overlap = 2.25
PHY-3002 : Step(4438): len = 39643.9, overlap = 2.25
PHY-3002 : Step(4439): len = 34475.3, overlap = 2.25
PHY-3002 : Step(4440): len = 30618.2, overlap = 2.25
PHY-3002 : Step(4441): len = 27614.2, overlap = 2.25
PHY-3002 : Step(4442): len = 25979, overlap = 2.25
PHY-3002 : Step(4443): len = 24216.4, overlap = 2.75
PHY-3002 : Step(4444): len = 23149.7, overlap = 2.75
PHY-3002 : Step(4445): len = 21121.4, overlap = 3.25
PHY-3002 : Step(4446): len = 19478, overlap = 3.25
PHY-3002 : Step(4447): len = 17504.3, overlap = 3
PHY-3002 : Step(4448): len = 16660.1, overlap = 2.25
PHY-3002 : Step(4449): len = 15356, overlap = 5
PHY-3002 : Step(4450): len = 14627.9, overlap = 5
PHY-3002 : Step(4451): len = 13518.1, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00154969
PHY-3002 : Step(4452): len = 13401.5, overlap = 6
PHY-3002 : Step(4453): len = 12858.7, overlap = 7
PHY-3002 : Step(4454): len = 12734.8, overlap = 7.25
PHY-3002 : Step(4455): len = 12552.4, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00309939
PHY-3002 : Step(4456): len = 12485.3, overlap = 7.5
PHY-3002 : Step(4457): len = 12357.5, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00619878
PHY-3002 : Step(4458): len = 12293.1, overlap = 7.5
PHY-3002 : Step(4459): len = 12251.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005370s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28907e-06
PHY-3002 : Step(4460): len = 12066.5, overlap = 10.5
PHY-3002 : Step(4461): len = 12066.5, overlap = 10.5
PHY-3002 : Step(4462): len = 11968.9, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25781e-05
PHY-3002 : Step(4463): len = 11875.3, overlap = 10.5
PHY-3002 : Step(4464): len = 11875.3, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.51563e-05
PHY-3002 : Step(4465): len = 11848.9, overlap = 10.5
PHY-3002 : Step(4466): len = 11848.9, overlap = 10.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18798e-05
PHY-3002 : Step(4467): len = 11826.6, overlap = 14.75
PHY-3002 : Step(4468): len = 11826.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.37595e-05
PHY-3002 : Step(4469): len = 11965.1, overlap = 13.75
PHY-3002 : Step(4470): len = 12056.9, overlap = 13.75
PHY-3002 : Step(4471): len = 12281, overlap = 9
PHY-3002 : Step(4472): len = 12653.5, overlap = 9.75
PHY-3002 : Step(4473): len = 12440.2, overlap = 9.5
PHY-3002 : Step(4474): len = 12276.3, overlap = 8.5
PHY-3002 : Step(4475): len = 12246.8, overlap = 9
PHY-3002 : Step(4476): len = 12080.4, overlap = 9
PHY-3002 : Step(4477): len = 12070.7, overlap = 8.75
PHY-3002 : Step(4478): len = 11999.8, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.7519e-05
PHY-3002 : Step(4479): len = 11946.6, overlap = 8.5
PHY-3002 : Step(4480): len = 11946.6, overlap = 8.5
PHY-3002 : Step(4481): len = 11926, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.5038e-05
PHY-3002 : Step(4482): len = 12249.1, overlap = 8.5
PHY-3002 : Step(4483): len = 12359.5, overlap = 8.25
PHY-3002 : Step(4484): len = 12489, overlap = 7.5
PHY-3002 : Step(4485): len = 12599.8, overlap = 7.5
PHY-3002 : Step(4486): len = 12605, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017041s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (91.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00503808
PHY-3002 : Step(4487): len = 17912.7, overlap = 1.25
PHY-3002 : Step(4488): len = 17820.4, overlap = 2
PHY-3002 : Step(4489): len = 17183.7, overlap = 3.25
PHY-3002 : Step(4490): len = 16996.8, overlap = 4
PHY-3002 : Step(4491): len = 16770.8, overlap = 6
PHY-3002 : Step(4492): len = 16623.4, overlap = 6.75
PHY-3002 : Step(4493): len = 16510.2, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0100762
PHY-3002 : Step(4494): len = 16569.6, overlap = 7.25
PHY-3002 : Step(4495): len = 16520.6, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0201523
PHY-3002 : Step(4496): len = 16509.3, overlap = 7.25
PHY-3002 : Step(4497): len = 16386.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008077s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17783.8, Over = 0
PHY-3001 : Final: Len = 17783.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.334237s wall, 1.996813s user + 0.483603s system = 2.480416s CPU (185.9%)

RUN-1004 : used memory is 520 MB, reserved memory is 481 MB, peak memory is 851 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 212 to 196
PHY-1001 : Pin misalignment score is improved from 196 to 196
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 196 to 196
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.158689s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (98.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20976, over cnt = 48(0%), over = 58, worst = 3
PHY-1002 : len = 21160, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 21168, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 21456, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.226298s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (103.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.100819s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (92.8%)

PHY-1002 : len = 12184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.748403s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (100.1%)

PHY-1002 : len = 27424, over cnt = 31(0%), over = 32, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.150905s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (103.4%)

PHY-1002 : len = 27160, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.055098s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (113.3%)

PHY-1002 : len = 27144, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.041740s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (112.1%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.027775s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (56.2%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.028911s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (107.9%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.029823s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (156.9%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.035499s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.9%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.032722s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (190.7%)

PHY-1002 : len = 27128, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.035022s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.1%)

PHY-1002 : len = 27136, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.021498s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.6%)

PHY-1002 : len = 27168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.646247s wall, 0.858005s user + 0.015600s system = 0.873606s CPU (135.2%)

PHY-1002 : len = 61104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 61104
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.423871s wall, 4.383628s user + 0.374402s system = 4.758031s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.890549s wall, 4.851631s user + 0.421203s system = 5.272834s CPU (107.8%)

RUN-1004 : used memory is 500 MB, reserved memory is 458 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 544, pip num: 4243
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 710 valid insts, and 14844 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.563839s wall, 6.021639s user + 0.109201s system = 6.130839s CPU (239.1%)

RUN-1004 : used memory is 510 MB, reserved memory is 469 MB, peak memory is 853 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.823261s wall, 1.731611s user + 0.062400s system = 1.794012s CPU (98.4%)

RUN-1004 : used memory is 588 MB, reserved memory is 547 MB, peak memory is 853 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.687259s wall, 0.421203s user + 0.109201s system = 0.530403s CPU (7.9%)

RUN-1004 : used memory is 615 MB, reserved memory is 575 MB, peak memory is 853 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.237852s wall, 2.262014s user + 0.218401s system = 2.480416s CPU (26.9%)

RUN-1004 : used memory is 511 MB, reserved memory is 470 MB, peak memory is 853 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xe3'' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(75)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(115)
HDL-1007 : Verilog file 'source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xe3'' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(75)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(115)
HDL-1007 : Verilog file 'source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(49)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 644/178 useful/useless nets, 481/116 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 505 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 567/21 useful/useless nets, 404/33 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 2, 60 better
SYN-1014 : Optimize round 3
SYN-1032 : 529/26 useful/useless nets, 381/5 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 14 better
SYN-1014 : Optimize round 4
SYN-1032 : 519/11 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 914/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/411 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |552   |552   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 276 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.063149s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (98.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 156272
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4498): len = 97577.4, overlap = 0
PHY-3002 : Step(4499): len = 65514.8, overlap = 2.25
PHY-3002 : Step(4500): len = 48882.7, overlap = 2.25
PHY-3002 : Step(4501): len = 40280.5, overlap = 2.25
PHY-3002 : Step(4502): len = 34815.1, overlap = 2.25
PHY-3002 : Step(4503): len = 31601.2, overlap = 2.25
PHY-3002 : Step(4504): len = 28779.3, overlap = 2.25
PHY-3002 : Step(4505): len = 27046.7, overlap = 2.25
PHY-3002 : Step(4506): len = 25765.7, overlap = 2.25
PHY-3002 : Step(4507): len = 24003.5, overlap = 2.25
PHY-3002 : Step(4508): len = 22758.4, overlap = 2.25
PHY-3002 : Step(4509): len = 20983.6, overlap = 2.25
PHY-3002 : Step(4510): len = 19382.7, overlap = 2.25
PHY-3002 : Step(4511): len = 18734, overlap = 2.25
PHY-3002 : Step(4512): len = 17142.6, overlap = 2.25
PHY-3002 : Step(4513): len = 16679, overlap = 2.25
PHY-3002 : Step(4514): len = 15083.5, overlap = 3.25
PHY-3002 : Step(4515): len = 14359.1, overlap = 3.5
PHY-3002 : Step(4516): len = 14127.1, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0017419
PHY-3002 : Step(4517): len = 14050.1, overlap = 3.5
PHY-3002 : Step(4518): len = 13275, overlap = 3
PHY-3002 : Step(4519): len = 13144, overlap = 3.25
PHY-3002 : Step(4520): len = 13103.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0034838
PHY-3002 : Step(4521): len = 13078.4, overlap = 3.25
PHY-3002 : Step(4522): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4523): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4524): len = 12735.2, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00696759
PHY-3002 : Step(4525): len = 12726.3, overlap = 3.75
PHY-3002 : Step(4526): len = 12695.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005373s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.59387e-06
PHY-3002 : Step(4527): len = 12668.7, overlap = 5.5
PHY-3002 : Step(4528): len = 12636.2, overlap = 5.25
PHY-3002 : Step(4529): len = 12340.5, overlap = 5.25
PHY-3002 : Step(4530): len = 12325.1, overlap = 5.25
PHY-3002 : Step(4531): len = 11965.2, overlap = 5.25
PHY-3002 : Step(4532): len = 11913.7, overlap = 5.25
PHY-3002 : Step(4533): len = 11451.9, overlap = 5.25
PHY-3002 : Step(4534): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4535): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4536): len = 11213.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91877e-05
PHY-3002 : Step(4537): len = 11188.7, overlap = 6
PHY-3002 : Step(4538): len = 11188.7, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83755e-05
PHY-3002 : Step(4539): len = 11171.7, overlap = 5.75
PHY-3002 : Step(4540): len = 11171.7, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.26877e-06
PHY-3002 : Step(4541): len = 11206.7, overlap = 12.75
PHY-3002 : Step(4542): len = 11206.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85375e-05
PHY-3002 : Step(4543): len = 11294.7, overlap = 12.75
PHY-3002 : Step(4544): len = 11338.1, overlap = 12.75
PHY-3002 : Step(4545): len = 11636.4, overlap = 12
PHY-3002 : Step(4546): len = 11860.3, overlap = 12
PHY-3002 : Step(4547): len = 11953.7, overlap = 9.5
PHY-3002 : Step(4548): len = 12220.3, overlap = 10.5
PHY-3002 : Step(4549): len = 12111.1, overlap = 10.5
PHY-3002 : Step(4550): len = 12103.2, overlap = 10.75
PHY-3002 : Step(4551): len = 12090, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.70751e-05
PHY-3002 : Step(4552): len = 11931.2, overlap = 11
PHY-3002 : Step(4553): len = 11931.2, overlap = 11
PHY-3002 : Step(4554): len = 11909.3, overlap = 11
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.41501e-05
PHY-3002 : Step(4555): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4556): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4557): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4558): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4559): len = 11951.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024060s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (64.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00172781
PHY-3002 : Step(4560): len = 17167.3, overlap = 1
PHY-3002 : Step(4561): len = 17190.7, overlap = 3.5
PHY-3002 : Step(4562): len = 16526.3, overlap = 6
PHY-3002 : Step(4563): len = 15934.7, overlap = 6.5
PHY-3002 : Step(4564): len = 15504.7, overlap = 6
PHY-3002 : Step(4565): len = 15439.2, overlap = 7
PHY-3002 : Step(4566): len = 15263.1, overlap = 8
PHY-3002 : Step(4567): len = 15102.6, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00314496
PHY-3002 : Step(4568): len = 15227.6, overlap = 7.5
PHY-3002 : Step(4569): len = 15228.4, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00628993
PHY-3002 : Step(4570): len = 15281.1, overlap = 7.5
PHY-3002 : Step(4571): len = 15270.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013987s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (111.5%)

PHY-3001 : Legalized: Len = 17095.8, Over = 0
PHY-3001 : Final: Len = 17095.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.893149s wall, 2.527216s user + 0.468003s system = 2.995219s CPU (158.2%)

RUN-1004 : used memory is 519 MB, reserved memory is 481 MB, peak memory is 853 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 212 to 195
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.180505s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (95.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20224, over cnt = 37(0%), over = 59, worst = 5
PHY-1002 : len = 20408, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 20440, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 20800, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.235768s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (112.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.105291s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (103.7%)

PHY-1002 : len = 12128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.747494s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (98.1%)

PHY-1002 : len = 27112, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.165937s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (94.0%)

PHY-1002 : len = 26776, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.035595s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (131.5%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.017325s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.0%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018212s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (257.0%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.015654s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (199.3%)

PHY-1002 : len = 26752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.711968s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (120.5%)

PHY-1002 : len = 61216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 61216
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.281638s wall, 4.180827s user + 0.296402s system = 4.477229s CPU (104.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.785449s wall, 4.695630s user + 0.296402s system = 4.992032s CPU (104.3%)

RUN-1004 : used memory is 502 MB, reserved memory is 460 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 544, pip num: 4256
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 708 valid insts, and 14868 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.769112s wall, 6.442841s user + 0.078001s system = 6.520842s CPU (235.5%)

RUN-1004 : used memory is 512 MB, reserved memory is 470 MB, peak memory is 853 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.853840s wall, 1.856412s user + 0.000000s system = 1.856412s CPU (100.1%)

RUN-1004 : used memory is 595 MB, reserved memory is 553 MB, peak memory is 853 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.649193s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (4.2%)

RUN-1004 : used memory is 623 MB, reserved memory is 581 MB, peak memory is 853 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.220544s wall, 2.199614s user + 0.062400s system = 2.262014s CPU (24.5%)

RUN-1004 : used memory is 519 MB, reserved memory is 476 MB, peak memory is 853 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.908212s wall, 1.747211s user + 0.109201s system = 1.856412s CPU (97.3%)

RUN-1004 : used memory is 587 MB, reserved memory is 544 MB, peak memory is 853 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.710189s wall, 0.343202s user + 0.124801s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 616 MB, reserved memory is 574 MB, peak memory is 853 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.369080s wall, 2.246414s user + 0.280802s system = 2.527216s CPU (27.0%)

RUN-1004 : used memory is 518 MB, reserved memory is 475 MB, peak memory is 853 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(66)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-5007 WARNING: module instantiation should have an instance name in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(49)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 644/178 useful/useless nets, 481/116 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 505 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 567/21 useful/useless nets, 404/33 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 2, 60 better
SYN-1014 : Optimize round 3
SYN-1032 : 529/26 useful/useless nets, 381/5 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 14 better
SYN-1014 : Optimize round 4
SYN-1032 : 519/11 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/7 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 914/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/411 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |552   |552   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 276 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062122s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (150.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 156272
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4572): len = 97577.4, overlap = 0
PHY-3002 : Step(4573): len = 65514.8, overlap = 2.25
PHY-3002 : Step(4574): len = 48882.7, overlap = 2.25
PHY-3002 : Step(4575): len = 40280.5, overlap = 2.25
PHY-3002 : Step(4576): len = 34815.1, overlap = 2.25
PHY-3002 : Step(4577): len = 31601.2, overlap = 2.25
PHY-3002 : Step(4578): len = 28779.3, overlap = 2.25
PHY-3002 : Step(4579): len = 27046.7, overlap = 2.25
PHY-3002 : Step(4580): len = 25765.7, overlap = 2.25
PHY-3002 : Step(4581): len = 24003.5, overlap = 2.25
PHY-3002 : Step(4582): len = 22758.4, overlap = 2.25
PHY-3002 : Step(4583): len = 20983.6, overlap = 2.25
PHY-3002 : Step(4584): len = 19382.7, overlap = 2.25
PHY-3002 : Step(4585): len = 18734, overlap = 2.25
PHY-3002 : Step(4586): len = 17142.6, overlap = 2.25
PHY-3002 : Step(4587): len = 16679, overlap = 2.25
PHY-3002 : Step(4588): len = 15083.5, overlap = 3.25
PHY-3002 : Step(4589): len = 14359.1, overlap = 3.5
PHY-3002 : Step(4590): len = 14127.1, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0017419
PHY-3002 : Step(4591): len = 14050.1, overlap = 3.5
PHY-3002 : Step(4592): len = 13275, overlap = 3
PHY-3002 : Step(4593): len = 13144, overlap = 3.25
PHY-3002 : Step(4594): len = 13103.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0034838
PHY-3002 : Step(4595): len = 13078.4, overlap = 3.25
PHY-3002 : Step(4596): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4597): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4598): len = 12735.2, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00696759
PHY-3002 : Step(4599): len = 12726.3, overlap = 3.75
PHY-3002 : Step(4600): len = 12695.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006408s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.59387e-06
PHY-3002 : Step(4601): len = 12668.7, overlap = 5.5
PHY-3002 : Step(4602): len = 12636.2, overlap = 5.25
PHY-3002 : Step(4603): len = 12340.5, overlap = 5.25
PHY-3002 : Step(4604): len = 12325.1, overlap = 5.25
PHY-3002 : Step(4605): len = 11965.2, overlap = 5.25
PHY-3002 : Step(4606): len = 11913.7, overlap = 5.25
PHY-3002 : Step(4607): len = 11451.9, overlap = 5.25
PHY-3002 : Step(4608): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4609): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4610): len = 11213.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91877e-05
PHY-3002 : Step(4611): len = 11188.7, overlap = 6
PHY-3002 : Step(4612): len = 11188.7, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83755e-05
PHY-3002 : Step(4613): len = 11171.7, overlap = 5.75
PHY-3002 : Step(4614): len = 11171.7, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.26877e-06
PHY-3002 : Step(4615): len = 11206.7, overlap = 12.75
PHY-3002 : Step(4616): len = 11206.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85375e-05
PHY-3002 : Step(4617): len = 11294.7, overlap = 12.75
PHY-3002 : Step(4618): len = 11338.1, overlap = 12.75
PHY-3002 : Step(4619): len = 11636.4, overlap = 12
PHY-3002 : Step(4620): len = 11860.3, overlap = 12
PHY-3002 : Step(4621): len = 11953.7, overlap = 9.5
PHY-3002 : Step(4622): len = 12220.3, overlap = 10.5
PHY-3002 : Step(4623): len = 12111.1, overlap = 10.5
PHY-3002 : Step(4624): len = 12103.2, overlap = 10.75
PHY-3002 : Step(4625): len = 12090, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.70751e-05
PHY-3002 : Step(4626): len = 11931.2, overlap = 11
PHY-3002 : Step(4627): len = 11931.2, overlap = 11
PHY-3002 : Step(4628): len = 11909.3, overlap = 11
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.41501e-05
PHY-3002 : Step(4629): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4630): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4631): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4632): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4633): len = 11951.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017455s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (89.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00172781
PHY-3002 : Step(4634): len = 17167.3, overlap = 1
PHY-3002 : Step(4635): len = 17190.7, overlap = 3.5
PHY-3002 : Step(4636): len = 16526.3, overlap = 6
PHY-3002 : Step(4637): len = 15934.7, overlap = 6.5
PHY-3002 : Step(4638): len = 15504.7, overlap = 6
PHY-3002 : Step(4639): len = 15439.2, overlap = 7
PHY-3002 : Step(4640): len = 15263.1, overlap = 8
PHY-3002 : Step(4641): len = 15102.6, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00314496
PHY-3002 : Step(4642): len = 15227.6, overlap = 7.5
PHY-3002 : Step(4643): len = 15228.4, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00628993
PHY-3002 : Step(4644): len = 15281.1, overlap = 7.5
PHY-3002 : Step(4645): len = 15270.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008290s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (188.2%)

PHY-3001 : Legalized: Len = 17095.8, Over = 0
PHY-3001 : Final: Len = 17095.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.388056s wall, 2.012413s user + 0.577204s system = 2.589617s CPU (186.6%)

RUN-1004 : used memory is 524 MB, reserved memory is 487 MB, peak memory is 853 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 212 to 195
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.153222s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (101.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20224, over cnt = 37(0%), over = 59, worst = 5
PHY-1002 : len = 20408, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 20440, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 20800, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.233918s wall, 0.249602s user + 0.046800s system = 0.296402s CPU (126.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.101452s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (92.3%)

PHY-1002 : len = 12128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.749930s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.8%)

PHY-1002 : len = 27112, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.147047s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (106.1%)

PHY-1002 : len = 26776, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.034565s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (45.1%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.029256s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (160.0%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018369s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.9%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.017319s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.1%)

PHY-1002 : len = 26752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.656967s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (130.6%)

PHY-1002 : len = 61216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 61216
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.141610s wall, 3.962425s user + 0.421203s system = 4.383628s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.614073s wall, 4.461629s user + 0.499203s system = 4.960832s CPU (107.5%)

RUN-1004 : used memory is 542 MB, reserved memory is 514 MB, peak memory is 857 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 544, pip num: 4256
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 708 valid insts, and 14868 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.569512s wall, 6.286840s user + 0.109201s system = 6.396041s CPU (248.9%)

RUN-1004 : used memory is 550 MB, reserved memory is 521 MB, peak memory is 857 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  2.015319s wall, 1.856412s user + 0.124801s system = 1.981213s CPU (98.3%)

RUN-1004 : used memory is 618 MB, reserved memory is 589 MB, peak memory is 857 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.704188s wall, 0.327602s user + 0.031200s system = 0.358802s CPU (5.4%)

RUN-1004 : used memory is 645 MB, reserved memory is 616 MB, peak memory is 857 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.464253s wall, 2.277615s user + 0.202801s system = 2.480416s CPU (26.2%)

RUN-1004 : used memory is 520 MB, reserved memory is 477 MB, peak memory is 857 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-8007 ERROR: syntax error near 'end' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(65)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(65)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(109)
HDL-1007 : Verilog file 'source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-8007 ERROR: syntax error near 'end' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(65)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(65)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(109)
HDL-1007 : Verilog file 'source/LCDCTRL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 13 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 595/78 useful/useless nets, 432/47 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 100 instances.
SYN-1015 : Optimize round 1, 260 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 542/21 useful/useless nets, 390/32 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 2, 44 better
SYN-1014 : Optimize round 3
SYN-1032 : 521/18 useful/useless nets, 380/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 521/0 useful/useless nets, 380/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          187
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                132
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |132    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 561/7 useful/useless nets, 421/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 547/0 useful/useless nets, 414/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 685/0 useful/useless nets, 552/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 685/0 useful/useless nets, 552/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1091/0 useful/useless nets, 958/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 916/0 useful/useless nets, 783/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 132 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 0 SEQ (4 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 190/413 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  132   out of  19600    0.67%
#le                   554
  #lut only           422   out of    554   76.17%
  #reg only             2   out of    554    0.36%
  #lut&reg            130   out of    554   23.47%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |554   |552   |132   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 318 instances
RUN-1001 : 144 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 316 instances, 277 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1938, tnet num: 544, tinst num: 316, tnode num: 2230, tedge num: 3274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 158 clock pins, and constraint 292 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071296s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (153.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 158730
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4646): len = 99038.7, overlap = 0
PHY-3002 : Step(4647): len = 67701.3, overlap = 2.25
PHY-3002 : Step(4648): len = 49791.7, overlap = 2.25
PHY-3002 : Step(4649): len = 40312.4, overlap = 2.25
PHY-3002 : Step(4650): len = 34832.3, overlap = 2.25
PHY-3002 : Step(4651): len = 31419.9, overlap = 2.25
PHY-3002 : Step(4652): len = 28294.8, overlap = 2.25
PHY-3002 : Step(4653): len = 26782.7, overlap = 2.25
PHY-3002 : Step(4654): len = 24410.6, overlap = 2.25
PHY-3002 : Step(4655): len = 21911.3, overlap = 2.25
PHY-3002 : Step(4656): len = 19741.2, overlap = 2.25
PHY-3002 : Step(4657): len = 18858.7, overlap = 2.25
PHY-3002 : Step(4658): len = 17402.9, overlap = 2.25
PHY-3002 : Step(4659): len = 16650.1, overlap = 2.75
PHY-3002 : Step(4660): len = 15909.7, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0024679
PHY-3002 : Step(4661): len = 15840.8, overlap = 3
PHY-3002 : Step(4662): len = 15160, overlap = 3
PHY-3002 : Step(4663): len = 14949.6, overlap = 2.75
PHY-3002 : Step(4664): len = 14912, overlap = 2.75
PHY-3002 : Step(4665): len = 14612.3, overlap = 0.5
PHY-3002 : Step(4666): len = 14459.5, overlap = 0.5
PHY-3002 : Step(4667): len = 14349.2, overlap = 1
PHY-3002 : Step(4668): len = 13971.7, overlap = 3.5
PHY-3002 : Step(4669): len = 13349.1, overlap = 3.5
PHY-3002 : Step(4670): len = 12943.7, overlap = 4.5
PHY-3002 : Step(4671): len = 12396.2, overlap = 2.25
PHY-3002 : Step(4672): len = 12321.1, overlap = 2.75
PHY-3002 : Step(4673): len = 12160.7, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0049358
PHY-3002 : Step(4674): len = 12043.1, overlap = 3
PHY-3002 : Step(4675): len = 12010.8, overlap = 3
PHY-3002 : Step(4676): len = 11991, overlap = 5.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00987161
PHY-3002 : Step(4677): len = 11974.3, overlap = 5.5
PHY-3002 : Step(4678): len = 11859, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008011s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (194.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.59267e-06
PHY-3002 : Step(4679): len = 12235.8, overlap = 8.25
PHY-3002 : Step(4680): len = 12230.5, overlap = 8.25
PHY-3002 : Step(4681): len = 11846.6, overlap = 8.25
PHY-3002 : Step(4682): len = 11700.1, overlap = 8
PHY-3002 : Step(4683): len = 11700.1, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.31853e-05
PHY-3002 : Step(4684): len = 11587.7, overlap = 8.25
PHY-3002 : Step(4685): len = 11587.7, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.63707e-05
PHY-3002 : Step(4686): len = 11556.6, overlap = 8
PHY-3002 : Step(4687): len = 11556.6, overlap = 8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11624e-05
PHY-3002 : Step(4688): len = 11600.1, overlap = 13.5
PHY-3002 : Step(4689): len = 11600.1, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23247e-05
PHY-3002 : Step(4690): len = 11847.4, overlap = 12.25
PHY-3002 : Step(4691): len = 11954.5, overlap = 12
PHY-3002 : Step(4692): len = 12083, overlap = 11.75
PHY-3002 : Step(4693): len = 12399.2, overlap = 9.25
PHY-3002 : Step(4694): len = 12753.3, overlap = 9.5
PHY-3002 : Step(4695): len = 12622, overlap = 10.25
PHY-3002 : Step(4696): len = 12633.8, overlap = 10.5
PHY-3002 : Step(4697): len = 12415.3, overlap = 10.5
PHY-3002 : Step(4698): len = 12465.4, overlap = 10.5
PHY-3002 : Step(4699): len = 12465.4, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46494e-05
PHY-3002 : Step(4700): len = 12382.5, overlap = 10.5
PHY-3002 : Step(4701): len = 12414.5, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92989e-05
PHY-3002 : Step(4702): len = 12905.5, overlap = 9
PHY-3002 : Step(4703): len = 13057.3, overlap = 8.75
PHY-3002 : Step(4704): len = 13051.2, overlap = 9
PHY-3002 : Step(4705): len = 13134.4, overlap = 8.5
PHY-3002 : Step(4706): len = 13134.4, overlap = 8.5
PHY-3002 : Step(4707): len = 13064.7, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027103s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (115.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00318077
PHY-3002 : Step(4708): len = 18019.7, overlap = 1.5
PHY-3002 : Step(4709): len = 18105.3, overlap = 2.25
PHY-3002 : Step(4710): len = 17308, overlap = 3.75
PHY-3002 : Step(4711): len = 17007.6, overlap = 5.25
PHY-3002 : Step(4712): len = 16777.1, overlap = 6.25
PHY-3002 : Step(4713): len = 16767.2, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00636153
PHY-3002 : Step(4714): len = 16780.5, overlap = 5.75
PHY-3002 : Step(4715): len = 16672.5, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0127231
PHY-3002 : Step(4716): len = 16687.7, overlap = 5.5
PHY-3002 : Step(4717): len = 16692.3, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18196.2, Over = 0
PHY-3001 : Final: Len = 18196.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.438942s wall, 1.934412s user + 0.577204s system = 2.511616s CPU (174.5%)

RUN-1004 : used memory is 528 MB, reserved memory is 490 MB, peak memory is 857 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 207 to 197
PHY-1001 : Pin misalignment score is improved from 197 to 197
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : Pin misalignment score is improved from 197 to 197
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.170864s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (109.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 318 instances
RUN-1001 : 144 mslices, 133 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21144, over cnt = 51(0%), over = 68, worst = 3
PHY-1002 : len = 21224, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 21232, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 21584, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1938, tnet num: 544, tinst num: 316, tnode num: 2230, tedge num: 3274.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 158 clock pins, and constraint 292 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.237318s wall, 0.234002s user + 0.046800s system = 0.280802s CPU (118.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.147999s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (84.3%)

PHY-1002 : len = 11896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.823253s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (102.3%)

PHY-1002 : len = 26880, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.271805s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (109.0%)

PHY-1002 : len = 26504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.065340s wall, 0.046800s user + 0.046800s system = 0.093601s CPU (143.3%)

PHY-1002 : len = 26424, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.053397s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (116.9%)

PHY-1002 : len = 26416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.742768s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (109.2%)

PHY-1002 : len = 58128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.013299s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (117.3%)

PHY-1002 : len = 58128, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58128
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.617199s wall, 4.446028s user + 0.421203s system = 4.867231s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.123917s wall, 4.960832s user + 0.530403s system = 5.491235s CPU (107.2%)

RUN-1004 : used memory is 542 MB, reserved memory is 510 MB, peak memory is 864 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  132   out of  19600    0.67%
#le                   554
  #lut only           422   out of    554   76.17%
  #reg only             2   out of    554    0.36%
  #lut&reg            130   out of    554   23.47%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 318
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 546, pip num: 4124
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 649 valid insts, and 14610 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.569366s wall, 5.990438s user + 0.046800s system = 6.037239s CPU (235.0%)

RUN-1004 : used memory is 550 MB, reserved memory is 518 MB, peak memory is 864 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.877083s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (101.4%)

RUN-1004 : used memory is 620 MB, reserved memory is 588 MB, peak memory is 864 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.663980s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 641 MB, reserved memory is 608 MB, peak memory is 864 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.316144s wall, 2.433616s user + 0.156001s system = 2.589617s CPU (27.8%)

RUN-1004 : used memory is 520 MB, reserved memory is 478 MB, peak memory is 864 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 13 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 595/78 useful/useless nets, 432/47 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 100 instances.
SYN-1015 : Optimize round 1, 260 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 543/22 useful/useless nets, 392/32 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 523/17 useful/useless nets, 381/4 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1032 : 523/0 useful/useless nets, 381/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          187
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                132
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |132    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 563/7 useful/useless nets, 422/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 549/0 useful/useless nets, 415/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 687/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 687/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1094/0 useful/useless nets, 960/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.64)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.64)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 358 instances into 190 LUTs, name keeping = 81%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 917/0 useful/useless nets, 784/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 132 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 1 SEQ (2 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 190/413 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  553   out of  19600    2.82%
#reg                  132   out of  19600    0.67%
#le                   554
  #lut only           422   out of    554   76.17%
  #reg only             1   out of    554    0.18%
  #lut&reg            131   out of    554   23.65%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |554   |553   |132   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 319 instances
RUN-1001 : 144 mslices, 134 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 547 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 317 instances, 278 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1943, tnet num: 545, tinst num: 317, tnode num: 2237, tedge num: 3281.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 160 clock pins, and constraint 294 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.061132s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (127.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161760
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4718): len = 98682.2, overlap = 2.25
PHY-3002 : Step(4719): len = 71482.9, overlap = 0
PHY-3002 : Step(4720): len = 53080.6, overlap = 2.25
PHY-3002 : Step(4721): len = 43656.4, overlap = 2.25
PHY-3002 : Step(4722): len = 38071.3, overlap = 2.25
PHY-3002 : Step(4723): len = 34003.6, overlap = 2.25
PHY-3002 : Step(4724): len = 30994.4, overlap = 2.5
PHY-3002 : Step(4725): len = 29954.2, overlap = 2.25
PHY-3002 : Step(4726): len = 26649.7, overlap = 2.25
PHY-3002 : Step(4727): len = 22882, overlap = 2.5
PHY-3002 : Step(4728): len = 19649.9, overlap = 3.25
PHY-3002 : Step(4729): len = 18184.7, overlap = 4.5
PHY-3002 : Step(4730): len = 16877.2, overlap = 4.25
PHY-3002 : Step(4731): len = 15519.7, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00193189
PHY-3002 : Step(4732): len = 15436.5, overlap = 5.75
PHY-3002 : Step(4733): len = 14886.5, overlap = 5.5
PHY-3002 : Step(4734): len = 14745.5, overlap = 5.5
PHY-3002 : Step(4735): len = 14579.2, overlap = 5.75
PHY-3002 : Step(4736): len = 13980.2, overlap = 3.5
PHY-3002 : Step(4737): len = 13608.5, overlap = 4.5
PHY-3002 : Step(4738): len = 13494.3, overlap = 4.75
PHY-3002 : Step(4739): len = 13007.4, overlap = 7
PHY-3002 : Step(4740): len = 12920.9, overlap = 7
PHY-3002 : Step(4741): len = 12773.2, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00386378
PHY-3002 : Step(4742): len = 12473.7, overlap = 5.25
PHY-3002 : Step(4743): len = 12355, overlap = 5
PHY-3002 : Step(4744): len = 12348.6, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00772755
PHY-3002 : Step(4745): len = 12256.1, overlap = 7
PHY-3002 : Step(4746): len = 12256.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.74032e-06
PHY-3002 : Step(4747): len = 12562.7, overlap = 10.25
PHY-3002 : Step(4748): len = 12554.5, overlap = 10
PHY-3002 : Step(4749): len = 12157.2, overlap = 10.25
PHY-3002 : Step(4750): len = 12029.3, overlap = 10.25
PHY-3002 : Step(4751): len = 12007.6, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14806e-05
PHY-3002 : Step(4752): len = 11865.4, overlap = 10.25
PHY-3002 : Step(4753): len = 11865.4, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29613e-05
PHY-3002 : Step(4754): len = 11835.3, overlap = 10.25
PHY-3002 : Step(4755): len = 11835.3, overlap = 10.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3394e-05
PHY-3002 : Step(4756): len = 11925.3, overlap = 15
PHY-3002 : Step(4757): len = 11925.3, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.67879e-05
PHY-3002 : Step(4758): len = 12172.6, overlap = 14.25
PHY-3002 : Step(4759): len = 12295.6, overlap = 13.25
PHY-3002 : Step(4760): len = 12949.4, overlap = 10.75
PHY-3002 : Step(4761): len = 13378.7, overlap = 10
PHY-3002 : Step(4762): len = 13163.3, overlap = 9.75
PHY-3002 : Step(4763): len = 13195.9, overlap = 9.75
PHY-3002 : Step(4764): len = 13279.8, overlap = 9.25
PHY-3002 : Step(4765): len = 13123.2, overlap = 9.5
PHY-3002 : Step(4766): len = 13195.4, overlap = 9.25
PHY-3002 : Step(4767): len = 13245.4, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.35758e-05
PHY-3002 : Step(4768): len = 13078.8, overlap = 10.25
PHY-3002 : Step(4769): len = 13199.4, overlap = 9.75
PHY-3002 : Step(4770): len = 13334, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000107152
PHY-3002 : Step(4771): len = 13762.8, overlap = 9.25
PHY-3002 : Step(4772): len = 13946.3, overlap = 9
PHY-3002 : Step(4773): len = 13984.7, overlap = 8.75
PHY-3002 : Step(4774): len = 14194.6, overlap = 8.25
PHY-3002 : Step(4775): len = 14286.1, overlap = 8
PHY-3002 : Step(4776): len = 14362.3, overlap = 8.5
PHY-3002 : Step(4777): len = 14323.5, overlap = 8
PHY-3002 : Step(4778): len = 14304.3, overlap = 8
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000214303
PHY-3002 : Step(4779): len = 14385.2, overlap = 8
PHY-3002 : Step(4780): len = 14466, overlap = 8
PHY-3002 : Step(4781): len = 14659.2, overlap = 7.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000428607
PHY-3002 : Step(4782): len = 15414.9, overlap = 5.25
PHY-3002 : Step(4783): len = 15684.7, overlap = 4
PHY-3002 : Step(4784): len = 15948.5, overlap = 4.5
PHY-3002 : Step(4785): len = 15513.2, overlap = 5
PHY-3002 : Step(4786): len = 15369.7, overlap = 5.5
PHY-3002 : Step(4787): len = 15227.1, overlap = 5.75
PHY-3002 : Step(4788): len = 15210.2, overlap = 6.25
PHY-3002 : Step(4789): len = 15158, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018866s wall, 0.000000s user + 0.046800s system = 0.046800s CPU (248.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00282396
PHY-3002 : Step(4790): len = 18263.7, overlap = 1.25
PHY-3002 : Step(4791): len = 17905.2, overlap = 3.5
PHY-3002 : Step(4792): len = 17515.3, overlap = 5
PHY-3002 : Step(4793): len = 17277.5, overlap = 6
PHY-3002 : Step(4794): len = 16912.3, overlap = 7.75
PHY-3002 : Step(4795): len = 16804.7, overlap = 8
PHY-3002 : Step(4796): len = 16833.7, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00564792
PHY-3002 : Step(4797): len = 16856, overlap = 8.25
PHY-3002 : Step(4798): len = 16845.6, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0112958
PHY-3002 : Step(4799): len = 16846.1, overlap = 7.75
PHY-3002 : Step(4800): len = 16843.6, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009192s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (339.4%)

PHY-3001 : Legalized: Len = 18258.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 18274.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.513854s wall, 2.152814s user + 0.686404s system = 2.839218s CPU (187.5%)

RUN-1004 : used memory is 528 MB, reserved memory is 491 MB, peak memory is 864 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 207 to 193
PHY-1001 : Pin misalignment score is improved from 193 to 193
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 193 to 193
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.156489s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (109.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 319 instances
RUN-1001 : 144 mslices, 134 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 547 nets
RUN-1001 : 383 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21872, over cnt = 37(0%), over = 46, worst = 3
PHY-1002 : len = 21968, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 21976, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 22112, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1943, tnet num: 545, tinst num: 317, tnode num: 2237, tedge num: 3281.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 160 clock pins, and constraint 294 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.228160s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (102.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.096064s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.4%)

PHY-1002 : len = 12120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.765326s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.9%)

PHY-1002 : len = 27240, over cnt = 32(0%), over = 33, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.243585s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (96.1%)

PHY-1002 : len = 26968, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.048500s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (96.5%)

PHY-1002 : len = 26968, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.036689s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (127.6%)

PHY-1002 : len = 26968, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.039116s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (119.6%)

PHY-1002 : len = 26968, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.021264s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.4%)

PHY-1002 : len = 26968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.758689s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (113.1%)

PHY-1002 : len = 59520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 59520
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.409838s wall, 4.212027s user + 0.312002s system = 4.524029s CPU (102.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.877825s wall, 4.695630s user + 0.327602s system = 5.023232s CPU (103.0%)

RUN-1004 : used memory is 548 MB, reserved memory is 519 MB, peak memory is 864 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  553   out of  19600    2.82%
#reg                  132   out of  19600    0.67%
#le                   554
  #lut only           422   out of    554   76.17%
  #reg only             1   out of    554    0.18%
  #lut&reg            131   out of    554   23.65%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 319
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 547, pip num: 4190
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 693 valid insts, and 14752 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.822970s wall, 6.474042s user + 0.124801s system = 6.598842s CPU (233.8%)

RUN-1004 : used memory is 556 MB, reserved memory is 526 MB, peak memory is 864 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.853294s wall, 1.762811s user + 0.078001s system = 1.840812s CPU (99.3%)

RUN-1004 : used memory is 624 MB, reserved memory is 594 MB, peak memory is 864 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.696266s wall, 0.436803s user + 0.093601s system = 0.530403s CPU (7.9%)

RUN-1004 : used memory is 647 MB, reserved memory is 618 MB, peak memory is 864 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.321517s wall, 2.340015s user + 0.234002s system = 2.574016s CPU (27.6%)

RUN-1004 : used memory is 522 MB, reserved memory is 479 MB, peak memory is 864 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(56)
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(56)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 644/78 useful/useless nets, 481/47 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 149 instances.
SYN-1015 : Optimize round 1, 334 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 568/21 useful/useless nets, 405/34 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 2, 57 better
SYN-1014 : Optimize round 3
SYN-1032 : 537/23 useful/useless nets, 387/4 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 3, 19 better
SYN-1014 : Optimize round 4
SYN-1032 : 519/16 useful/useless nets, 378/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 1 better
SYN-1014 : Optimize round 5
SYN-1032 : 519/0 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          185
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               5
#MACRO_MUX            161

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |130    |29     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/8 useful/useless nets, 419/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 412/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 683/0 useful/useless nets, 550/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1089/0 useful/useless nets, 956/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.38), #lev = 3 (2.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-2581 : Mapping with K=4, #lut = 183 (3.32), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 357 instances into 188 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 914/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 188/411 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |552   |552   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (39 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 315 instances, 276 slices, 22 macros(182 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085335s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (128.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 156272
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4801): len = 97577.4, overlap = 0
PHY-3002 : Step(4802): len = 65514.8, overlap = 2.25
PHY-3002 : Step(4803): len = 48882.7, overlap = 2.25
PHY-3002 : Step(4804): len = 40280.5, overlap = 2.25
PHY-3002 : Step(4805): len = 34815.1, overlap = 2.25
PHY-3002 : Step(4806): len = 31601.2, overlap = 2.25
PHY-3002 : Step(4807): len = 28779.3, overlap = 2.25
PHY-3002 : Step(4808): len = 27046.7, overlap = 2.25
PHY-3002 : Step(4809): len = 25765.7, overlap = 2.25
PHY-3002 : Step(4810): len = 24003.5, overlap = 2.25
PHY-3002 : Step(4811): len = 22758.4, overlap = 2.25
PHY-3002 : Step(4812): len = 20983.6, overlap = 2.25
PHY-3002 : Step(4813): len = 19382.7, overlap = 2.25
PHY-3002 : Step(4814): len = 18734, overlap = 2.25
PHY-3002 : Step(4815): len = 17142.6, overlap = 2.25
PHY-3002 : Step(4816): len = 16679, overlap = 2.25
PHY-3002 : Step(4817): len = 15083.5, overlap = 3.25
PHY-3002 : Step(4818): len = 14359.1, overlap = 3.5
PHY-3002 : Step(4819): len = 14127.1, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0017419
PHY-3002 : Step(4820): len = 14050.1, overlap = 3.5
PHY-3002 : Step(4821): len = 13275, overlap = 3
PHY-3002 : Step(4822): len = 13144, overlap = 3.25
PHY-3002 : Step(4823): len = 13103.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0034838
PHY-3002 : Step(4824): len = 13078.4, overlap = 3.25
PHY-3002 : Step(4825): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4826): len = 12882.2, overlap = 3.5
PHY-3002 : Step(4827): len = 12735.2, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00696759
PHY-3002 : Step(4828): len = 12726.3, overlap = 3.75
PHY-3002 : Step(4829): len = 12695.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.59387e-06
PHY-3002 : Step(4830): len = 12668.7, overlap = 5.5
PHY-3002 : Step(4831): len = 12636.2, overlap = 5.25
PHY-3002 : Step(4832): len = 12340.5, overlap = 5.25
PHY-3002 : Step(4833): len = 12325.1, overlap = 5.25
PHY-3002 : Step(4834): len = 11965.2, overlap = 5.25
PHY-3002 : Step(4835): len = 11913.7, overlap = 5.25
PHY-3002 : Step(4836): len = 11451.9, overlap = 5.25
PHY-3002 : Step(4837): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4838): len = 11291.7, overlap = 5.75
PHY-3002 : Step(4839): len = 11213.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91877e-05
PHY-3002 : Step(4840): len = 11188.7, overlap = 6
PHY-3002 : Step(4841): len = 11188.7, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83755e-05
PHY-3002 : Step(4842): len = 11171.7, overlap = 5.75
PHY-3002 : Step(4843): len = 11171.7, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.26877e-06
PHY-3002 : Step(4844): len = 11206.7, overlap = 12.75
PHY-3002 : Step(4845): len = 11206.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85375e-05
PHY-3002 : Step(4846): len = 11294.7, overlap = 12.75
PHY-3002 : Step(4847): len = 11338.1, overlap = 12.75
PHY-3002 : Step(4848): len = 11636.4, overlap = 12
PHY-3002 : Step(4849): len = 11860.3, overlap = 12
PHY-3002 : Step(4850): len = 11953.7, overlap = 9.5
PHY-3002 : Step(4851): len = 12220.3, overlap = 10.5
PHY-3002 : Step(4852): len = 12111.1, overlap = 10.5
PHY-3002 : Step(4853): len = 12103.2, overlap = 10.75
PHY-3002 : Step(4854): len = 12090, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.70751e-05
PHY-3002 : Step(4855): len = 11931.2, overlap = 11
PHY-3002 : Step(4856): len = 11931.2, overlap = 11
PHY-3002 : Step(4857): len = 11909.3, overlap = 11
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.41501e-05
PHY-3002 : Step(4858): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4859): len = 11953.9, overlap = 10.25
PHY-3002 : Step(4860): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4861): len = 11954.5, overlap = 10.5
PHY-3002 : Step(4862): len = 11951.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017921s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00172781
PHY-3002 : Step(4863): len = 17167.3, overlap = 1
PHY-3002 : Step(4864): len = 17190.7, overlap = 3.5
PHY-3002 : Step(4865): len = 16526.3, overlap = 6
PHY-3002 : Step(4866): len = 15934.7, overlap = 6.5
PHY-3002 : Step(4867): len = 15504.7, overlap = 6
PHY-3002 : Step(4868): len = 15439.2, overlap = 7
PHY-3002 : Step(4869): len = 15263.1, overlap = 8
PHY-3002 : Step(4870): len = 15102.6, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00314496
PHY-3002 : Step(4871): len = 15227.6, overlap = 7.5
PHY-3002 : Step(4872): len = 15228.4, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00628993
PHY-3002 : Step(4873): len = 15281.1, overlap = 7.5
PHY-3002 : Step(4874): len = 15270.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17095.8, Over = 0
PHY-3001 : Final: Len = 17095.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.478269s wall, 2.028013s user + 0.514803s system = 2.542816s CPU (172.0%)

RUN-1004 : used memory is 530 MB, reserved memory is 490 MB, peak memory is 864 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 212 to 195
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.176379s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (97.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 317 instances
RUN-1001 : 144 mslices, 132 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 382 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20224, over cnt = 37(0%), over = 59, worst = 5
PHY-1002 : len = 20408, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 20440, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 20800, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1930, tnet num: 542, tinst num: 315, tnode num: 2220, tedge num: 3261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 156 clock pins, and constraint 290 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.280574s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (111.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.110662s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (98.7%)

PHY-1002 : len = 12128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.818528s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (101.0%)

PHY-1002 : len = 27112, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.151456s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (103.0%)

PHY-1002 : len = 26776, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.035320s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (88.3%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016954s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.0%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018895s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.6%)

PHY-1002 : len = 26752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.016806s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.8%)

PHY-1002 : len = 26752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.689169s wall, 0.764405s user + 0.062400s system = 0.826805s CPU (120.0%)

PHY-1002 : len = 61216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 61216
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.326998s wall, 4.180827s user + 0.343202s system = 4.524029s CPU (104.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.869448s wall, 4.742430s user + 0.358802s system = 5.101233s CPU (104.8%)

RUN-1004 : used memory is 545 MB, reserved memory is 513 MB, peak memory is 867 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  552   out of  19600    2.82%
#reg                  130   out of  19600    0.66%
#le                   552
  #lut only           422   out of    552   76.45%
  #reg only             0   out of    552    0.00%
  #lut&reg            130   out of    552   23.55%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 317
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 544, pip num: 4254
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 708 valid insts, and 14864 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.638790s wall, 6.427241s user + 0.031200s system = 6.458441s CPU (244.8%)

RUN-1004 : used memory is 554 MB, reserved memory is 523 MB, peak memory is 867 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.858246s wall, 1.762811s user + 0.062400s system = 1.825212s CPU (98.2%)

RUN-1004 : used memory is 621 MB, reserved memory is 589 MB, peak memory is 867 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.691956s wall, 0.374402s user + 0.171601s system = 0.546003s CPU (8.2%)

RUN-1004 : used memory is 646 MB, reserved memory is 614 MB, peak memory is 867 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.302758s wall, 2.246414s user + 0.249602s system = 2.496016s CPU (26.8%)

RUN-1004 : used memory is 522 MB, reserved memory is 481 MB, peak memory is 867 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(55)
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(55)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 719/3 useful/useless nets, 535/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 149 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 644/20 useful/useless nets, 460/34 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 2, 57 better
SYN-1014 : Optimize round 3
SYN-1032 : 613/23 useful/useless nets, 442/4 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 3, 19 better
SYN-1014 : Optimize round 4
SYN-1032 : 595/16 useful/useless nets, 433/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 1 better
SYN-1014 : Optimize round 5
SYN-1032 : 595/0 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/8 useful/useless nets, 548/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 671/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1244/2 useful/useless nets, 1090/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.41), #lev = 3 (2.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 234 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1047/0 useful/useless nets, 893/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 234 LUT to BLE ...
SYN-4008 : Packed 234 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 234/494 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |606   |606   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 375 instances, 303 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081697s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (114.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 185054
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4875): len = 123099, overlap = 76.5
PHY-3002 : Step(4876): len = 83571, overlap = 74.25
PHY-3002 : Step(4877): len = 65950.6, overlap = 74.25
PHY-3002 : Step(4878): len = 54643.9, overlap = 74.25
PHY-3002 : Step(4879): len = 45957.6, overlap = 76.5
PHY-3002 : Step(4880): len = 39123.6, overlap = 74.25
PHY-3002 : Step(4881): len = 34242.1, overlap = 76.5
PHY-3002 : Step(4882): len = 28743.5, overlap = 72
PHY-3002 : Step(4883): len = 26136.8, overlap = 74.25
PHY-3002 : Step(4884): len = 23716.8, overlap = 72
PHY-3002 : Step(4885): len = 21270.5, overlap = 74.25
PHY-3002 : Step(4886): len = 19599.3, overlap = 74.25
PHY-3002 : Step(4887): len = 18397, overlap = 74.25
PHY-3002 : Step(4888): len = 17515.9, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.10865e-06
PHY-3002 : Step(4889): len = 17724.9, overlap = 70.75
PHY-3002 : Step(4890): len = 19744.8, overlap = 71
PHY-3002 : Step(4891): len = 19128, overlap = 68.75
PHY-3002 : Step(4892): len = 19388.7, overlap = 73.5
PHY-3002 : Step(4893): len = 19836.1, overlap = 74
PHY-3002 : Step(4894): len = 20095.2, overlap = 69.75
PHY-3002 : Step(4895): len = 19853.2, overlap = 67.25
PHY-3002 : Step(4896): len = 19452.5, overlap = 69.5
PHY-3002 : Step(4897): len = 19015.4, overlap = 60.75
PHY-3002 : Step(4898): len = 18822.2, overlap = 64.25
PHY-3002 : Step(4899): len = 18506.1, overlap = 69.25
PHY-3002 : Step(4900): len = 18172.1, overlap = 70.25
PHY-3002 : Step(4901): len = 18169.3, overlap = 66.25
PHY-3002 : Step(4902): len = 17818, overlap = 67
PHY-3002 : Step(4903): len = 17609.6, overlap = 67
PHY-3002 : Step(4904): len = 17560.8, overlap = 69.5
PHY-3002 : Step(4905): len = 17539.4, overlap = 69.25
PHY-3002 : Step(4906): len = 17552, overlap = 67.25
PHY-3002 : Step(4907): len = 17498.3, overlap = 65
PHY-3002 : Step(4908): len = 17506.3, overlap = 62.5
PHY-3002 : Step(4909): len = 17445.6, overlap = 66.75
PHY-3002 : Step(4910): len = 17156.4, overlap = 69
PHY-3002 : Step(4911): len = 16991.5, overlap = 71
PHY-3002 : Step(4912): len = 16884.8, overlap = 71
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.21731e-06
PHY-3002 : Step(4913): len = 17666.5, overlap = 59.75
PHY-3002 : Step(4914): len = 17955.7, overlap = 57.5
PHY-3002 : Step(4915): len = 18018.9, overlap = 59.75
PHY-3002 : Step(4916): len = 17940.5, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.43461e-06
PHY-3002 : Step(4917): len = 18438.8, overlap = 59.75
PHY-3002 : Step(4918): len = 18654.9, overlap = 59.75
PHY-3002 : Step(4919): len = 18792.4, overlap = 55.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009926s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11089e-05
PHY-3002 : Step(4920): len = 27372.6, overlap = 7.5
PHY-3002 : Step(4921): len = 27310.3, overlap = 6.25
PHY-3002 : Step(4922): len = 27051, overlap = 5.75
PHY-3002 : Step(4923): len = 26951.5, overlap = 5.75
PHY-3002 : Step(4924): len = 26557.9, overlap = 5.25
PHY-3002 : Step(4925): len = 26285.3, overlap = 5.25
PHY-3002 : Step(4926): len = 25992.3, overlap = 6
PHY-3002 : Step(4927): len = 25672.2, overlap = 5.75
PHY-3002 : Step(4928): len = 25676.7, overlap = 5.5
PHY-3002 : Step(4929): len = 25544.3, overlap = 5.5
PHY-3002 : Step(4930): len = 25452.4, overlap = 6
PHY-3002 : Step(4931): len = 25345.9, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22177e-05
PHY-3002 : Step(4932): len = 25296.6, overlap = 5.75
PHY-3002 : Step(4933): len = 25294.2, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.44355e-05
PHY-3002 : Step(4934): len = 25508.2, overlap = 5.75
PHY-3002 : Step(4935): len = 25508.2, overlap = 5.75
PHY-3002 : Step(4936): len = 25449, overlap = 5.25
PHY-3002 : Step(4937): len = 25474.2, overlap = 5
PHY-3002 : Step(4938): len = 25530.4, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09629e-05
PHY-3002 : Step(4939): len = 25488.2, overlap = 13.75
PHY-3002 : Step(4940): len = 25503.2, overlap = 13.5
PHY-3002 : Step(4941): len = 25623.8, overlap = 13.25
PHY-3002 : Step(4942): len = 25671.9, overlap = 13.5
PHY-3002 : Step(4943): len = 25600.4, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19257e-05
PHY-3002 : Step(4944): len = 26039.1, overlap = 13.5
PHY-3002 : Step(4945): len = 26090.8, overlap = 13.5
PHY-3002 : Step(4946): len = 26186.1, overlap = 13
PHY-3002 : Step(4947): len = 26186.1, overlap = 13
PHY-3002 : Step(4948): len = 26158.8, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38514e-05
PHY-3002 : Step(4949): len = 27069, overlap = 10.5
PHY-3002 : Step(4950): len = 27069, overlap = 10.5
PHY-3002 : Step(4951): len = 27048.8, overlap = 9.75
PHY-3002 : Step(4952): len = 27100.1, overlap = 9.5
PHY-3002 : Step(4953): len = 27190.1, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028448s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (164.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0012692
PHY-3002 : Step(4954): len = 31954.7, overlap = 4.25
PHY-3002 : Step(4955): len = 31578.8, overlap = 5.5
PHY-3002 : Step(4956): len = 31397.4, overlap = 6
PHY-3002 : Step(4957): len = 31117.4, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00253841
PHY-3002 : Step(4958): len = 31221.9, overlap = 6.75
PHY-3002 : Step(4959): len = 31224.4, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00507681
PHY-3002 : Step(4960): len = 31204.4, overlap = 7.25
PHY-3002 : Step(4961): len = 31204.4, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009339s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (167.0%)

PHY-3001 : Legalized: Len = 32297, Over = 0
PHY-3001 : Final: Len = 32297, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.792229s wall, 2.683217s user + 0.546003s system = 3.229221s CPU (180.2%)

RUN-1004 : used memory is 532 MB, reserved memory is 494 MB, peak memory is 867 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 229 to 213
PHY-1001 : Pin misalignment score is improved from 213 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 211 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.281741s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (99.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 40928, over cnt = 107(0%), over = 252, worst = 7
PHY-1002 : len = 41944, over cnt = 63(0%), over = 113, worst = 4
PHY-1002 : len = 42472, over cnt = 52(0%), over = 65, worst = 2
PHY-1002 : len = 43464, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 43648, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 43648, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.478869s wall, 0.483603s user + 0.015600s system = 0.499203s CPU (104.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.154867s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (100.7%)

PHY-1002 : len = 14224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.945639s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (99.0%)

PHY-1002 : len = 33400, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.068215s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (91.5%)

PHY-1002 : len = 33280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.015146s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (103.0%)

PHY-1002 : len = 33280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.017410s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.6%)

PHY-1002 : len = 33280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.015962s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.7%)

PHY-1002 : len = 33280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.014166s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.1%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  2.962911s wall, 3.182420s user + 0.046800s system = 3.229221s CPU (109.0%)

PHY-1002 : len = 138640, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138640
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.945984s wall, 6.879644s user + 0.343202s system = 7.222846s CPU (104.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.799207s wall, 7.737650s user + 0.358802s system = 8.096452s CPU (103.8%)

RUN-1004 : used memory is 547 MB, reserved memory is 520 MB, peak memory is 867 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 377
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7401
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1048 valid insts, and 23005 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.478992s wall, 9.204059s user + 0.109201s system = 9.313260s CPU (267.7%)

RUN-1004 : used memory is 555 MB, reserved memory is 529 MB, peak memory is 867 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.846939s wall, 1.809612s user + 0.046800s system = 1.856412s CPU (100.5%)

RUN-1004 : used memory is 631 MB, reserved memory is 605 MB, peak memory is 867 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.070341s wall, 0.530403s user + 0.109201s system = 0.639604s CPU (9.0%)

RUN-1004 : used memory is 659 MB, reserved memory is 631 MB, peak memory is 867 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.679094s wall, 2.480416s user + 0.171601s system = 2.652017s CPU (27.4%)

RUN-1004 : used memory is 533 MB, reserved memory is 492 MB, peak memory is 867 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(57)
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(57)
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 737/3 useful/useless nets, 553/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 64 distributor mux.
SYN-1016 : Merged 193 instances.
SYN-1015 : Optimize round 1, 280 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 645/23 useful/useless nets, 461/36 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1015 : Optimize round 2, 60 better
SYN-1014 : Optimize round 3
SYN-1032 : 613/23 useful/useless nets, 442/4 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 3, 20 better
SYN-1014 : Optimize round 4
SYN-1032 : 595/16 useful/useless nets, 433/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 1 better
SYN-1014 : Optimize round 5
SYN-1032 : 595/0 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          200
  #and                 15
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                145
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               5
#MACRO_MUX            199

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |145    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/8 useful/useless nets, 548/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 671/0 useful/useless nets, 517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 808/0 useful/useless nets, 654/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1244/2 useful/useless nets, 1090/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.41), #lev = 3 (2.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-2581 : Mapping with K=4, #lut = 228 (3.36), #lev = 3 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 424 instances into 234 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1047/0 useful/useless nets, 893/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 147 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 234 LUT to BLE ...
SYN-4008 : Packed 234 LUT and 145 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 234/494 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |606   |606   |147   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (40 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 375 instances, 303 slices, 23 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081821s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (95.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 185022
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4962): len = 122780, overlap = 76.5
PHY-3002 : Step(4963): len = 86847.5, overlap = 74.25
PHY-3002 : Step(4964): len = 66852.7, overlap = 72
PHY-3002 : Step(4965): len = 54601.2, overlap = 74.25
PHY-3002 : Step(4966): len = 45564.8, overlap = 72
PHY-3002 : Step(4967): len = 39515.2, overlap = 74.25
PHY-3002 : Step(4968): len = 34123.1, overlap = 74.25
PHY-3002 : Step(4969): len = 29433.3, overlap = 74.25
PHY-3002 : Step(4970): len = 26387.4, overlap = 72
PHY-3002 : Step(4971): len = 24499.3, overlap = 74.25
PHY-3002 : Step(4972): len = 22149.2, overlap = 74.25
PHY-3002 : Step(4973): len = 19658, overlap = 69.75
PHY-3002 : Step(4974): len = 18928.4, overlap = 69.75
PHY-3002 : Step(4975): len = 17699.7, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49318e-06
PHY-3002 : Step(4976): len = 17787.4, overlap = 69.75
PHY-3002 : Step(4977): len = 18950.1, overlap = 71
PHY-3002 : Step(4978): len = 18457, overlap = 71.25
PHY-3002 : Step(4979): len = 18691.1, overlap = 69
PHY-3002 : Step(4980): len = 19319.9, overlap = 64.5
PHY-3002 : Step(4981): len = 19365.1, overlap = 64.5
PHY-3002 : Step(4982): len = 19359.4, overlap = 64.75
PHY-3002 : Step(4983): len = 19091.3, overlap = 69.25
PHY-3002 : Step(4984): len = 18416.4, overlap = 69.25
PHY-3002 : Step(4985): len = 18178.2, overlap = 67.25
PHY-3002 : Step(4986): len = 18054.8, overlap = 66
PHY-3002 : Step(4987): len = 17651.7, overlap = 68.75
PHY-3002 : Step(4988): len = 17566.5, overlap = 68.75
PHY-3002 : Step(4989): len = 17429.3, overlap = 69.5
PHY-3002 : Step(4990): len = 17340.1, overlap = 68.25
PHY-3002 : Step(4991): len = 17189.7, overlap = 70.75
PHY-3002 : Step(4992): len = 16957.3, overlap = 72.25
PHY-3002 : Step(4993): len = 16811.8, overlap = 73.75
PHY-3002 : Step(4994): len = 16546.1, overlap = 74.5
PHY-3002 : Step(4995): len = 16291.6, overlap = 74.5
PHY-3002 : Step(4996): len = 16267.8, overlap = 74.5
PHY-3002 : Step(4997): len = 16294.4, overlap = 73.5
PHY-3002 : Step(4998): len = 16315.7, overlap = 69.25
PHY-3002 : Step(4999): len = 16381.8, overlap = 64.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98637e-06
PHY-3002 : Step(5000): len = 16824.2, overlap = 65
PHY-3002 : Step(5001): len = 17147.5, overlap = 65
PHY-3002 : Step(5002): len = 17264.7, overlap = 60.25
PHY-3002 : Step(5003): len = 17326.9, overlap = 55.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.97273e-06
PHY-3002 : Step(5004): len = 17726.8, overlap = 53.25
PHY-3002 : Step(5005): len = 17960, overlap = 55.5
PHY-3002 : Step(5006): len = 18136.4, overlap = 53
PHY-3002 : Step(5007): len = 18173.9, overlap = 48.25
PHY-3002 : Step(5008): len = 18124.7, overlap = 46
PHY-3002 : Step(5009): len = 18053.9, overlap = 48.25
PHY-3002 : Step(5010): len = 17915.8, overlap = 45.5
PHY-3002 : Step(5011): len = 18050.2, overlap = 43
PHY-3002 : Step(5012): len = 18166.1, overlap = 43
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.19455e-05
PHY-3002 : Step(5013): len = 18606.4, overlap = 56.5
PHY-3002 : Step(5014): len = 18854, overlap = 58.75
PHY-3002 : Step(5015): len = 18964.9, overlap = 52
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.38909e-05
PHY-3002 : Step(5016): len = 19230.9, overlap = 58.75
PHY-3002 : Step(5017): len = 19432.7, overlap = 61
PHY-3002 : Step(5018): len = 19639.2, overlap = 63
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013990s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (111.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24532e-05
PHY-3002 : Step(5019): len = 25603.2, overlap = 6.25
PHY-3002 : Step(5020): len = 25543.3, overlap = 6.25
PHY-3002 : Step(5021): len = 25522.6, overlap = 6.25
PHY-3002 : Step(5022): len = 25569.6, overlap = 6.25
PHY-3002 : Step(5023): len = 25576.5, overlap = 6.5
PHY-3002 : Step(5024): len = 25544.6, overlap = 6.75
PHY-3002 : Step(5025): len = 25511.3, overlap = 7.25
PHY-3002 : Step(5026): len = 25456.6, overlap = 7.75
PHY-3002 : Step(5027): len = 25374.7, overlap = 7.25
PHY-3002 : Step(5028): len = 25398.7, overlap = 7.25
PHY-3002 : Step(5029): len = 25336.6, overlap = 7.25
PHY-3002 : Step(5030): len = 25406.3, overlap = 6.25
PHY-3002 : Step(5031): len = 25477.2, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.49064e-05
PHY-3002 : Step(5032): len = 25418.3, overlap = 5
PHY-3002 : Step(5033): len = 25418.3, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.98127e-05
PHY-3002 : Step(5034): len = 25636.5, overlap = 5
PHY-3002 : Step(5035): len = 25636.5, overlap = 5
PHY-3002 : Step(5036): len = 25578.7, overlap = 3.75
PHY-3002 : Step(5037): len = 25578.7, overlap = 3.75
PHY-3002 : Step(5038): len = 25624.1, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.17453e-05
PHY-3002 : Step(5039): len = 25626, overlap = 13
PHY-3002 : Step(5040): len = 25658.8, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34907e-05
PHY-3002 : Step(5041): len = 25813.4, overlap = 13.25
PHY-3002 : Step(5042): len = 25890.8, overlap = 13
PHY-3002 : Step(5043): len = 26150.1, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.69813e-05
PHY-3002 : Step(5044): len = 26244, overlap = 11.25
PHY-3002 : Step(5045): len = 26426.7, overlap = 10.75
PHY-3002 : Step(5046): len = 26636.3, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026789s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (58.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.981449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0032555
PHY-3002 : Step(5047): len = 33340.4, overlap = 3
PHY-3002 : Step(5048): len = 32717, overlap = 4.25
PHY-3002 : Step(5049): len = 32280.5, overlap = 4
PHY-3002 : Step(5050): len = 32181.2, overlap = 4.75
PHY-3002 : Step(5051): len = 31979.6, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009547s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32935, Over = 0
PHY-3001 : Final: Len = 32935, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.941200s wall, 2.745618s user + 0.546003s system = 3.291621s CPU (169.6%)

RUN-1004 : used memory is 542 MB, reserved memory is 506 MB, peak memory is 867 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 239 to 214
PHY-1001 : Pin misalignment score is improved from 214 to 210
PHY-1001 : Pin misalignment score is improved from 210 to 210
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 212 to 210
PHY-1001 : Pin misalignment score is improved from 210 to 210
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.289132s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (102.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 377 instances
RUN-1001 : 152 mslices, 151 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 650 nets
RUN-1001 : 474 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 41816, over cnt = 83(0%), over = 201, worst = 7
PHY-1002 : len = 42888, over cnt = 55(0%), over = 104, worst = 4
PHY-1002 : len = 43400, over cnt = 49(0%), over = 61, worst = 2
PHY-1002 : len = 43984, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 44232, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2790, tnet num: 648, tinst num: 375, tnode num: 3217, tedge num: 4833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 648 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 427 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.464196s wall, 0.468003s user + 0.031200s system = 0.499203s CPU (107.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.101820s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (91.9%)

PHY-1002 : len = 15000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  2.127575s wall, 2.121614s user + 0.015600s system = 2.137214s CPU (100.5%)

PHY-1002 : len = 47552, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.076166s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (102.4%)

PHY-1002 : len = 47400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.013078s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (238.6%)

PHY-1002 : len = 47400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.013309s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (117.2%)

PHY-1002 : len = 47400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.014415s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (108.2%)

PHY-1002 : len = 47400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.013516s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (230.8%)

PHY-1002 : len = 47400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 :  2.623749s wall, 2.886019s user + 0.015600s system = 2.901619s CPU (110.6%)

PHY-1002 : len = 147688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147688
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.814002s wall, 7.784450s user + 0.312002s system = 8.096452s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.674605s wall, 8.720456s user + 0.358802s system = 9.079258s CPU (104.7%)

RUN-1004 : used memory is 547 MB, reserved memory is 519 MB, peak memory is 874 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  606   out of  19600    3.09%
#reg                  147   out of  19600    0.75%
#le                   606
  #lut only           459   out of    606   75.74%
  #reg only             0   out of    606    0.00%
  #lut&reg            147   out of    606   24.26%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 377
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 650, pip num: 7538
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1065 valid insts, and 23261 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  3.492288s wall, 9.250859s user + 0.109201s system = 9.360060s CPU (268.0%)

RUN-1004 : used memory is 554 MB, reserved memory is 526 MB, peak memory is 874 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  2.140122s wall, 1.950012s user + 0.109201s system = 2.059213s CPU (96.2%)

RUN-1004 : used memory is 628 MB, reserved memory is 600 MB, peak memory is 874 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  7.140544s wall, 0.374402s user + 0.062400s system = 0.436803s CPU (6.1%)

RUN-1004 : used memory is 654 MB, reserved memory is 625 MB, peak memory is 874 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.041568s wall, 2.433616s user + 0.202801s system = 2.636417s CPU (26.3%)

RUN-1004 : used memory is 532 MB, reserved memory is 494 MB, peak memory is 874 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-5007 WARNING: literal value truncated to fit in 1 bits in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/LCDCTRL.v(57)
HDL-1007 : analyze verilog file al_ip/ROM.v
