$date
	Fri Nov 16 20:00:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simu_alu $end
$var wire 32 ! s [31:0] $end
$var reg 4 " ALUctrl [3:0] $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$scope module alu $end
$var wire 4 % ALUctrl [3:0] $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var reg 32 ( s [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#30000
b11111111111111111111111111110111 !
b11111111111111111111111111110111 (
b110 "
b110 %
b1111 $
b1111 '
b110 #
b110 &
#60000
b110 !
b110 (
b0 "
b0 %
#90000
b1111 !
b1111 (
b1 "
b1 %
#120000
b10101 !
b10101 (
b10 "
b10 %
#150000
b1 !
b1 (
b111 "
b111 %
#180000
b11111111111111111111111111110000 !
b11111111111111111111111111110000 (
b1100 "
b1100 %
#240000
