Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 27 22:37:18 2018
| Host         : LAPTOP-I88P50M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Elevator_timing_summary_routed.rpt -pb Elevator_timing_summary_routed.pb -rpx Elevator_timing_summary_routed.rpx -warn_on_violation
| Design       : Elevator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: resetSystem (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: counter_reg[0]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter_reg[0]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: counter_reg[0]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_reg[10]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_reg[10]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: counter_reg[10]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_reg[11]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_reg[11]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: counter_reg[11]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter_reg[12]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter_reg[12]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter_reg[12]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counter_reg[13]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counter_reg[13]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: counter_reg[13]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: counter_reg[14]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: counter_reg[14]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: counter_reg[14]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: counter_reg[15]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: counter_reg[15]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: counter_reg[15]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counter_reg[16]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counter_reg[16]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counter_reg[16]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: counter_reg[17]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: counter_reg[17]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: counter_reg[17]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: counter_reg[18]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: counter_reg[18]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: counter_reg[18]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: counter_reg[19]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: counter_reg[19]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: counter_reg[19]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter_reg[1]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter_reg[1]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: counter_reg[20]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: counter_reg[20]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: counter_reg[20]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_reg[21]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_reg[21]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_reg[21]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: counter_reg[22]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: counter_reg[22]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: counter_reg[22]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: counter_reg[23]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: counter_reg[23]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: counter_reg[23]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_reg[24]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_reg[24]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_reg[24]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[25]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[25]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg[25]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[26]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[26]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[27]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: counter_reg[2]_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: counter_reg[2]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: counter_reg[3]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: counter_reg[3]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: counter_reg[4]_C/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: counter_reg[4]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: counter_reg[5]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: counter_reg[5]_P/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: counter_reg[6]_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: counter_reg[6]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: counter_reg[7]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: counter_reg[7]_P/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: counter_reg[8]_C/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: counter_reg[8]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: counter_reg[9]_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: counter_reg[9]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: movement_counter_reg[0]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: movement_counter_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: movement_counter_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: movement_counter_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: movement_counter_reg[10]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[12]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[12]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: movement_counter_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: movement_counter_reg[16]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: movement_counter_reg[16]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[1]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: movement_counter_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: movement_counter_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: movement_counter_reg[20]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: movement_counter_reg[24]_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: movement_counter_reg[24]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: movement_counter_reg[24]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[2]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[2]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[3]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[3]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[3]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[4]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[4]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[4]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[5]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[5]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[5]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[6]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[6]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[6]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[7]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[7]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[7]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[8]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[8]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: movement_counter_reg[8]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: movement_counter_reg[9]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: movement_counter_reg[9]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.287        0.000                      0                  654        0.133        0.000                      0                  654        4.500        0.000                       0                   345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.287        0.000                      0                  546        0.133        0.000                      0                  546        4.500        0.000                       0                   345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.263        0.000                      0                  108        0.625        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 1.374ns (20.427%)  route 5.353ns (79.573%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 f  f1[3]_i_9/O
                         net (fo=10, routed)          1.197     8.794    f1[3]_i_9_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.918 f  state[2]_i_6/O
                         net (fo=6, routed)           1.680    10.598    state[2]_i_6_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.153    10.751 f  f1[3]_i_7/O
                         net (fo=7, routed)           0.726    11.477    f1[3]_i_7_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.331    11.808 r  f1[3]_i_2/O
                         net (fo=1, routed)           0.000    11.808    f1[3]_i_2_n_0
    SLICE_X7Y24          FDCE                                         r  f1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.500    14.841    clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  f1_reg[3]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.029    15.095    f1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.374ns (20.554%)  route 5.311ns (79.446%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 f  f1[3]_i_9/O
                         net (fo=10, routed)          1.197     8.794    f1[3]_i_9_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.918 f  state[2]_i_6/O
                         net (fo=6, routed)           1.680    10.598    state[2]_i_6_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.153    10.751 f  f1[3]_i_7/O
                         net (fo=7, routed)           0.684    11.435    f1[3]_i_7_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.766 r  f2[1]_i_1/O
                         net (fo=1, routed)           0.000    11.766    f2[1]_i_1_n_0
    SLICE_X5Y25          FDCE                                         r  f2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.500    14.841    clk_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  f2_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y25          FDCE (Setup_fdce_C_D)        0.029    15.095    f2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 1.138ns (17.714%)  route 5.286ns (82.286%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 f  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 r  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 r  f1[3]_i_9/O
                         net (fo=10, routed)          1.056     8.652    f1[3]_i_9_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.776 r  state[3]_i_8/O
                         net (fo=5, routed)           0.563     9.339    state[3]_i_8_n_0
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.124     9.463 r  state[3]_i_3/O
                         net (fo=30, routed)          1.059    10.522    state[3]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.646 r  counter[13]_C_i_1/O
                         net (fo=2, routed)           0.860    11.506    counter[13]
    SLICE_X11Y34         FDCE                                         r  counter_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X11Y34         FDCE                                         r  counter_reg[13]_C/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.103    14.908    counter_reg[13]_C
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.374ns (20.770%)  route 5.241ns (79.230%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 f  f1[3]_i_9/O
                         net (fo=10, routed)          1.197     8.794    f1[3]_i_9_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.918 f  state[2]_i_6/O
                         net (fo=6, routed)           1.680    10.598    state[2]_i_6_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.153    10.751 f  f1[3]_i_7/O
                         net (fo=7, routed)           0.615    11.366    f1[3]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I3_O)        0.331    11.697 r  f1[1]_i_1/O
                         net (fo=1, routed)           0.000    11.697    f1[1]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  f1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.500    14.841    clk_IBUF_BUFG
    SLICE_X6Y24          FDCE                                         r  f1_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y24          FDCE (Setup_fdce_C_D)        0.077    15.143    f1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.374ns (20.780%)  route 5.238ns (79.220%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 f  f1[3]_i_9/O
                         net (fo=10, routed)          1.197     8.794    f1[3]_i_9_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.918 f  state[2]_i_6/O
                         net (fo=6, routed)           1.680    10.598    state[2]_i_6_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.153    10.751 f  f1[3]_i_7/O
                         net (fo=7, routed)           0.612    11.363    f1[3]_i_7_n_0
    SLICE_X6Y24          LUT5 (Prop_lut5_I1_O)        0.331    11.694 r  f1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.694    f1[2]_i_1_n_0
    SLICE_X6Y24          FDCE                                         r  f1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.500    14.841    clk_IBUF_BUFG
    SLICE_X6Y24          FDCE                                         r  f1_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y24          FDCE (Setup_fdce_C_D)        0.081    15.147    f1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.374ns (20.841%)  route 5.219ns (79.159%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 f  f1[3]_i_9/O
                         net (fo=10, routed)          1.197     8.794    f1[3]_i_9_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.918 f  state[2]_i_6/O
                         net (fo=6, routed)           1.680    10.598    state[2]_i_6_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.153    10.751 f  f1[3]_i_7/O
                         net (fo=7, routed)           0.592    11.343    f1[3]_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.331    11.674 r  f2[2]_i_1/O
                         net (fo=1, routed)           0.000    11.674    f2[2]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  f2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.500    14.841    clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  f2_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y25          FDCE (Setup_fdce_C_D)        0.077    15.143    f2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.374ns (20.851%)  route 5.216ns (79.149%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 f  f1[3]_i_9/O
                         net (fo=10, routed)          1.197     8.794    f1[3]_i_9_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.918 f  state[2]_i_6/O
                         net (fo=6, routed)           1.680    10.598    state[2]_i_6_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.153    10.751 f  f1[3]_i_7/O
                         net (fo=7, routed)           0.589    11.340    f1[3]_i_7_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I2_O)        0.331    11.671 r  f2[0]_i_1/O
                         net (fo=1, routed)           0.000    11.671    f2[0]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  f2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.500    14.841    clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  f2_reg[0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y25          FDCE (Setup_fdce_C_D)        0.081    15.147    f2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 1.374ns (21.454%)  route 5.030ns (78.546%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 f  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 r  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 r  f1[3]_i_9/O
                         net (fo=10, routed)          1.197     8.794    f1[3]_i_9_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I0_O)        0.124     8.918 r  state[2]_i_6/O
                         net (fo=6, routed)           1.272    10.190    state[2]_i_6_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.152    10.342 f  state[1]_i_2/O
                         net (fo=1, routed)           0.812    11.154    state[1]_i_2_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.332    11.486 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.486    state[1]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.029    15.101    state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.486    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 counter_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.368ns (21.756%)  route 4.920ns (78.244%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X12Y33         FDPE                                         r  counter_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  counter_reg[3]_P/Q
                         net (fo=3, routed)           0.995     6.596    counter_reg[3]_P_n_0
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.150     6.746 f  f3[3]_i_19/O
                         net (fo=5, routed)           0.978     7.724    f3[3]_i_19_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.328     8.052 r  in0[3]_i_9/O
                         net (fo=2, routed)           0.997     9.048    in0[3]_i_9_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.172 r  state[3]_i_12/O
                         net (fo=1, routed)           0.598     9.770    state[3]_i_12_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124     9.894 r  state[3]_i_5/O
                         net (fo=4, routed)           0.882    10.775    state[3]_i_5_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I3_O)        0.124    10.899 r  state[3]_i_1/O
                         net (fo=1, routed)           0.471    11.370    state[3]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.047    15.025    state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.138ns (18.361%)  route 5.060ns (81.639%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y32         FDPE                                         r  counter_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.518     5.599 f  counter_reg[5]_P/Q
                         net (fo=5, routed)           1.121     6.721    counter_reg[5]_P_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.845 r  f1[3]_i_16/O
                         net (fo=4, routed)           0.628     7.473    f1[3]_i_16_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.597 r  f1[3]_i_9/O
                         net (fo=10, routed)          1.056     8.652    f1[3]_i_9_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.776 r  state[3]_i_8/O
                         net (fo=5, routed)           0.563     9.339    state[3]_i_8_n_0
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.124     9.463 r  state[3]_i_3/O
                         net (fo=30, routed)          1.180    10.644    state[3]_i_3_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.768 r  counter[22]_C_i_1/O
                         net (fo=2, routed)           0.512    11.279    counter[22]
    SLICE_X11Y39         FDCE                                         r  counter_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.449    14.790    clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  counter_reg[22]_C/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y39         FDCE (Setup_fdce_C_D)       -0.067    14.948    counter_reg[22]_C
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  3.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_del_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.583     1.466    keypad4X4_inst0/clk
    SLICE_X5Y22          FDRE                                         r  keypad4X4_inst0/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  keypad4X4_inst0/finish_reg/Q
                         net (fo=2, routed)           0.067     1.674    keypad4X4_inst0/finish
    SLICE_X5Y22          FDRE                                         r  keypad4X4_inst0/finish_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.851     1.978    keypad4X4_inst0/clk
    SLICE_X5Y22          FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.075     1.541    keypad4X4_inst0/finish_del_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_del_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.582     1.465    keypad4X4_inst0/clk
    SLICE_X3Y24          FDRE                                         r  keypad4X4_inst0/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  keypad4X4_inst0/value_reg[3]/Q
                         net (fo=2, routed)           0.068     1.674    keypad4X4_inst0/value[3]
    SLICE_X3Y24          FDRE                                         r  keypad4X4_inst0/value_del_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.850     1.977    keypad4X4_inst0/clk
    SLICE_X3Y24          FDRE                                         r  keypad4X4_inst0/value_del_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.075     1.540    keypad4X4_inst0/value_del_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.586     1.469    display_8x8_0/clk
    SLICE_X3Y29          FDRE                                         r  display_8x8_0/color_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  display_8x8_0/color_data_reg[20]/Q
                         net (fo=1, routed)           0.091     1.701    display_8x8_0/color_data_reg_n_0_[20]
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.045     1.746 r  display_8x8_0/color_data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.746    display_8x8_0/color_data[19]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  display_8x8_0/color_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.855     1.982    display_8x8_0/clk
    SLICE_X2Y29          FDRE                                         r  display_8x8_0/color_data_reg[19]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121     1.603    display_8x8_0/color_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/clk_en_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.591     1.474    display_8x8_0/clk
    SLICE_X1Y35          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  display_8x8_0/cnt_clkdiv_reg[5]/Q
                         net (fo=3, routed)           0.081     1.696    display_8x8_0/cnt_clkdiv_reg__0[5]
    SLICE_X0Y35          LUT5 (Prop_lut5_I1_O)        0.045     1.741 r  display_8x8_0/clk_en_slow_i_1/O
                         net (fo=1, routed)           0.000     1.741    display_8x8_0/p_0_in
    SLICE_X0Y35          FDRE                                         r  display_8x8_0/clk_en_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.861     1.988    display_8x8_0/clk
    SLICE_X0Y35          FDRE                                         r  display_8x8_0/clk_en_slow_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.091     1.578    display_8x8_0/clk_en_slow_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.583     1.466    keypad4X4_inst0/clk
    SLICE_X4Y22          FDRE                                         r  keypad4X4_inst0/count_deb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  keypad4X4_inst0/count_deb_reg[0]/Q
                         net (fo=8, routed)           0.087     1.694    keypad4X4_inst0/count_deb_reg__0[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.739 r  keypad4X4_inst0/finish_i_1/O
                         net (fo=1, routed)           0.000     1.739    keypad4X4_inst0/finish_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  keypad4X4_inst0/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.851     1.978    keypad4X4_inst0/clk
    SLICE_X5Y22          FDRE                                         r  keypad4X4_inst0/finish_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.091     1.570    keypad4X4_inst0/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.587     1.470    display_8x8_0/clk
    SLICE_X3Y30          FDRE                                         r  display_8x8_0/color_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display_8x8_0/color_data_reg[15]/Q
                         net (fo=1, routed)           0.139     1.750    display_8x8_0/color_data_reg_n_0_[15]
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.047     1.797 r  display_8x8_0/color_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.797    display_8x8_0/color_data[14]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  display_8x8_0/color_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.856     1.983    display_8x8_0/clk
    SLICE_X2Y30          FDRE                                         r  display_8x8_0/color_data_reg[14]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.131     1.614    display_8x8_0/color_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.583     1.466    keypad4X4_inst0/clk
    SLICE_X2Y23          FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  keypad4X4_inst0/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.079     1.709    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[1]
    SLICE_X2Y23          FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.851     1.978    keypad4X4_inst0/clk
    SLICE_X2Y23          FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.060     1.526    keypad4X4_inst0/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.583     1.466    keypad4X4_inst0/clk
    SLICE_X5Y22          FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.128     1.594 f  keypad4X4_inst0/finish_del_reg/Q
                         net (fo=1, routed)           0.053     1.648    keypad4X4_inst0/finish_del
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.099     1.747 r  keypad4X4_inst0/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.747    keypad4X4_inst0/key_valid_pre_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.851     1.978    keypad4X4_inst0/clk
    SLICE_X5Y22          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.558    keypad4X4_inst0/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 in3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/digit_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.446%)  route 0.120ns (36.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X12Y29         FDCE                                         r  in3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  in3_reg[1]/Q
                         net (fo=7, routed)           0.120     1.725    nolabel_line86/in0[1]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  nolabel_line86/digit_val[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    nolabel_line86/digit_val[1]_i_1_n_0
    SLICE_X14Y28         FDRE                                         r  nolabel_line86/digit_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.824     1.951    nolabel_line86/clk
    SLICE_X14Y28         FDRE                                         r  nolabel_line86/digit_val_reg[1]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X14Y28         FDRE (Hold_fdre_C_D)         0.121     1.574    nolabel_line86/digit_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.251ns (74.978%)  route 0.084ns (25.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.586     1.469    display_8x8_0/clk
    SLICE_X2Y29          FDRE                                         r  display_8x8_0/color_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.148     1.617 r  display_8x8_0/color_data_reg[7]/Q
                         net (fo=1, routed)           0.084     1.701    display_8x8_0/color_data_reg_n_0_[7]
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.103     1.804 r  display_8x8_0/color_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    display_8x8_0/color_data[6]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  display_8x8_0/color_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.855     1.982    display_8x8_0/clk
    SLICE_X2Y29          FDRE                                         r  display_8x8_0/color_data_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.131     1.600    display_8x8_0/color_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    counter_reg[12]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y34   counter_reg[13]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y37   counter_reg[13]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y34    counter_reg[14]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y35   counter_reg[20]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35   counter_reg[21]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   counter_reg[21]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y39   counter_reg[22]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   counter_reg[22]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   counter_reg[13]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   counter_reg[20]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   counter_reg[21]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   counter_reg[21]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y38   counter_reg[17]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    counter_reg[25]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    counter_reg[25]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   counter_reg[7]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   counter_reg[7]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y36   counter_reg[8]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    counter_reg[14]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    counter_reg[24]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y30   counter_reg[4]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   counter_reg[5]_C/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    display_8x8_0/col_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    display_8x8_0/col_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    display_8x8_0/col_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    display_8x8_0/col_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    display_8x8_0/col_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    display_8x8_0/col_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.121ns (39.855%)  route 3.201ns (60.145%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.536     6.071    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.195 r  counter[0]_C_i_2/O
                         net (fo=5, routed)           0.648     6.844    counter[0]_C_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.424 r  counter_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.424    counter_reg[4]_LDC_i_3_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  counter_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.538    counter_reg[8]_LDC_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  counter_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.652    counter_reg[12]_LDC_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  counter_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter_reg[16]_LDC_i_3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.079 f  counter_reg[20]_LDC_i_3/O[3]
                         net (fo=3, routed)           1.010     9.089    data3[20]
    SLICE_X12Y36         LUT2 (Prop_lut2_I1_O)        0.306     9.395 f  counter_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           1.006    10.401    counter_reg[20]_LDC_i_1_n_0
    SLICE_X12Y35         FDPE                                         f  counter_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X12Y35         FDPE                                         r  counter_reg[20]_P/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    14.664    counter_reg[20]_P
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.301ns (45.914%)  route 2.711ns (54.086%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.536     6.071    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.195 r  counter[0]_C_i_2/O
                         net (fo=5, routed)           0.648     6.844    counter[0]_C_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.424 r  counter_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.424    counter_reg[4]_LDC_i_3_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  counter_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.538    counter_reg[8]_LDC_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  counter_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.652    counter_reg[12]_LDC_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  counter_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter_reg[16]_LDC_i_3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  counter_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[20]_LDC_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[24]_LDC_i_3_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.233 r  counter_reg[28]_LDC_i_3/O[2]
                         net (fo=3, routed)           0.845     9.078    data3[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332     9.410 f  counter_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.681    10.091    counter_reg[27]_LDC_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  counter_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  counter_reg[27]_C/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.608    14.404    counter_reg[27]_C
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 movement_counter_reg[24]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_reg[24]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.014ns (19.918%)  route 4.077ns (80.082%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDPE                                         r  movement_counter_reg[24]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.591 f  movement_counter_reg[24]_P/Q
                         net (fo=3, routed)           0.777     6.369    movement_counter_reg[24]_P_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.493 r  in0[0]_i_6/O
                         net (fo=2, routed)           0.630     7.123    in0[0]_i_6_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.247 f  in0[3]_i_12/O
                         net (fo=1, routed)           0.431     7.678    in0[3]_i_12_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.802 f  in0[3]_i_4/O
                         net (fo=73, routed)          1.650     9.452    in0[3]_i_4_n_0
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.124     9.576 f  movement_counter_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.588    10.164    movement_counter_reg[24]_LDC_i_2_n_0
    SLICE_X15Y27         FDCE                                         f  movement_counter_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X15Y27         FDCE                                         r  movement_counter_reg[24]_C/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X15Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.611    movement_counter_reg[24]_C
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 movement_counter_reg[16]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_reg[17]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.532ns (29.688%)  route 3.628ns (70.312%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  movement_counter_reg[16]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  movement_counter_reg[16]_C/Q
                         net (fo=2, routed)           1.543     7.143    movement_counter_reg[16]_C_n_0
    SLICE_X12Y24         LUT3 (Prop_lut3_I2_O)        0.124     7.267 r  movement_counter_reg[16]_LDC_i_4/O
                         net (fo=1, routed)           0.000     7.267    movement_counter_reg[16]_LDC_i_4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.643 r  movement_counter_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.652    movement_counter_reg[16]_LDC_i_3_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.871 r  movement_counter_reg[20]_LDC_i_3/O[0]
                         net (fo=3, routed)           1.375     9.246    movement_counter_reg[20]_LDC_i_3_n_7
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.295     9.541 f  movement_counter_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.701    10.242    movement_counter_reg[17]_LDC_i_2_n_0
    SLICE_X12Y23         FDCE                                         f  movement_counter_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y23         FDCE                                         r  movement_counter_reg[17]_C/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.696    movement_counter_reg[17]_C
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 2.253ns (44.421%)  route 2.819ns (55.579%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.536     6.071    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.195 r  counter[0]_C_i_2/O
                         net (fo=5, routed)           0.648     6.844    counter[0]_C_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.424 r  counter_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.424    counter_reg[4]_LDC_i_3_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  counter_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.538    counter_reg[8]_LDC_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  counter_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.652    counter_reg[12]_LDC_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  counter_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter_reg[16]_LDC_i_3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  counter_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[20]_LDC_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.214 r  counter_reg[24]_LDC_i_3/O[1]
                         net (fo=3, routed)           0.995     9.209    data3[22]
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.303     9.512 f  counter_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.639    10.151    counter_reg[22]_LDC_i_2_n_0
    SLICE_X11Y39         FDCE                                         f  counter_reg[22]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.449    14.790    clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  counter_reg[22]_C/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    counter_reg[22]_C
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 2.280ns (46.281%)  route 2.646ns (53.719%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.536     6.071    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.195 r  counter[0]_C_i_2/O
                         net (fo=5, routed)           0.648     6.844    counter[0]_C_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.424 r  counter_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.424    counter_reg[4]_LDC_i_3_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  counter_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.538    counter_reg[8]_LDC_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  counter_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.652    counter_reg[12]_LDC_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  counter_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter_reg[16]_LDC_i_3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  counter_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[20]_LDC_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  counter_reg[24]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.994    counter_reg[24]_LDC_i_3_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.216 r  counter_reg[28]_LDC_i_3/O[0]
                         net (fo=3, routed)           0.823     9.039    data3[25]
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.328     9.367 f  counter_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.639    10.006    counter_reg[25]_LDC_i_2_n_0
    SLICE_X8Y35          FDCE                                         f  counter_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  counter_reg[25]_C/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y35          FDCE (Recov_fdce_C_CLR)     -0.526    14.485    counter_reg[25]_C
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 2.235ns (43.854%)  route 2.861ns (56.146%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.536     6.071    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.195 r  counter[0]_C_i_2/O
                         net (fo=5, routed)           0.648     6.844    counter[0]_C_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.424 r  counter_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.424    counter_reg[4]_LDC_i_3_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  counter_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.538    counter_reg[8]_LDC_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  counter_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.652    counter_reg[12]_LDC_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  counter_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter_reg[16]_LDC_i_3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  counter_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[20]_LDC_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.193 f  counter_reg[24]_LDC_i_3/O[3]
                         net (fo=3, routed)           1.136     9.329    data3[24]
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.306     9.635 f  counter_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.541    10.176    counter_reg[24]_LDC_i_1_n_0
    SLICE_X4Y36          FDPE                                         f  counter_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y36          FDPE                                         r  counter_reg[24]_P/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDPE (Recov_fdpe_C_PRE)     -0.359    14.719    counter_reg[24]_P
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.961ns (40.613%)  route 2.868ns (59.387%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.536     6.071    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.195 r  counter[0]_C_i_2/O
                         net (fo=5, routed)           0.648     6.844    counter[0]_C_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.424 r  counter_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.424    counter_reg[4]_LDC_i_3_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  counter_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.538    counter_reg[8]_LDC_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  counter_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.652    counter_reg[12]_LDC_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.891 r  counter_reg[16]_LDC_i_3/O[2]
                         net (fo=3, routed)           0.851     8.742    data3[15]
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.334     9.076 f  counter_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.831     9.908    counter_reg[15]_LDC_i_2_n_0
    SLICE_X10Y33         FDCE                                         f  counter_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  counter_reg[15]_C/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         FDCE (Recov_fdce_C_CLR)     -0.550    14.460    counter_reg[15]_C
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 movement_counter_reg[24]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_reg[15]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.014ns (20.274%)  route 3.987ns (79.726%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDPE                                         r  movement_counter_reg[24]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.591 r  movement_counter_reg[24]_P/Q
                         net (fo=3, routed)           0.777     6.369    movement_counter_reg[24]_P_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.493 f  in0[0]_i_6/O
                         net (fo=2, routed)           0.630     7.123    in0[0]_i_6_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.247 r  in0[3]_i_12/O
                         net (fo=1, routed)           0.431     7.678    in0[3]_i_12_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.802 r  in0[3]_i_4/O
                         net (fo=73, routed)          1.517     9.319    in0[3]_i_4_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.443 f  movement_counter_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.631    10.075    movement_counter_reg[15]_LDC_i_1_n_0
    SLICE_X12Y26         FDPE                                         f  movement_counter_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  movement_counter_reg[15]_P/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y26         FDPE (Recov_fdpe_C_PRE)     -0.361    14.654    movement_counter_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 2.166ns (44.876%)  route 2.661ns (55.124%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.536     6.071    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.195 r  counter[0]_C_i_2/O
                         net (fo=5, routed)           0.648     6.844    counter[0]_C_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.424 r  counter_reg[4]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.424    counter_reg[4]_LDC_i_3_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  counter_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.538    counter_reg[8]_LDC_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  counter_reg[12]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.652    counter_reg[12]_LDC_i_3_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  counter_reg[16]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.766    counter_reg[16]_LDC_i_3_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  counter_reg[20]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.880    counter_reg[20]_LDC_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.102 r  counter_reg[24]_LDC_i_3/O[0]
                         net (fo=3, routed)           0.689     8.791    data3[21]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.328     9.119 f  counter_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.787     9.906    counter_reg[21]_LDC_i_2_n_0
    SLICE_X10Y35         FDCE                                         f  counter_reg[21]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X10Y35         FDCE                                         r  counter_reg[21]_C/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y35         FDCE (Recov_fdce_C_CLR)     -0.526    14.486    counter_reg[21]_C
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.570%)  route 0.385ns (67.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.203     1.786    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.831 f  counter_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.182     2.013    counter_reg[0]_LDC_i_2_n_0
    SLICE_X14Y30         FDCE                                         f  counter_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  counter_reg[0]_C/C
                         clock pessimism             -0.498     1.455    
    SLICE_X14Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.388    counter_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.083%)  route 0.360ns (65.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.115     1.699    counter_reg[0]_P_n_0
    SLICE_X14Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.744 f  counter_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.244     1.988    counter_reg[0]_LDC_i_1_n_0
    SLICE_X15Y31         FDPE                                         f  counter_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X15Y31         FDPE                                         r  counter_reg[0]_P/C
                         clock pessimism             -0.512     1.442    
    SLICE_X15Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.347    counter_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 movement_counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.495%)  route 0.386ns (67.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  movement_counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  movement_counter_reg[0]_P/Q
                         net (fo=5, routed)           0.121     1.704    movement_counter_reg[0]_P_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.749 f  movement_counter_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.265     2.014    movement_counter_reg[0]_LDC_i_1_n_0
    SLICE_X13Y19         FDPE                                         f  movement_counter_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  movement_counter_reg[0]_P/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     1.346    movement_counter_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 movement_counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.492%)  route 0.491ns (72.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  movement_counter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  movement_counter_reg[0]_P/Q
                         net (fo=5, routed)           0.125     1.708    movement_counter_reg[0]_P_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.753 f  movement_counter_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.365     2.118    movement_counter_reg[0]_LDC_i_2_n_0
    SLICE_X14Y19         FDCE                                         f  movement_counter_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  movement_counter_reg[0]_C/C
                         clock pessimism             -0.498     1.455    
    SLICE_X14Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.388    movement_counter_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 counter_reg[27]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.395ns (47.882%)  route 0.430ns (52.118%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  counter_reg[27]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  counter_reg[27]_C/Q
                         net (fo=4, routed)           0.133     1.720    counter_reg[27]_C_n_0
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.765 r  counter_reg[28]_LDC_i_5/O
                         net (fo=1, routed)           0.000     1.765    counter_reg[28]_LDC_i_5_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.864 f  counter_reg[28]_LDC_i_3/O[3]
                         net (fo=3, routed)           0.166     2.031    data3[28]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.110     2.141 f  counter_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           0.130     2.271    counter_reg[28]_LDC_i_1_n_0
    SLICE_X10Y38         FDPE                                         f  counter_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X10Y38         FDPE                                         r  counter_reg[28]_P/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     1.412    counter_reg[28]_P
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 movement_counter_reg[22]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_reg[22]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.360ns (38.495%)  route 0.575ns (61.505%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y26          FDPE                                         r  movement_counter_reg[22]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  movement_counter_reg[22]_P/Q
                         net (fo=3, routed)           0.197     1.775    movement_counter_reg[22]_P_n_0
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  movement_counter_reg[24]_LDC_i_6/O
                         net (fo=1, routed)           0.000     1.820    movement_counter_reg[24]_LDC_i_6_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.886 r  movement_counter_reg[24]_LDC_i_3/O[1]
                         net (fo=3, routed)           0.187     2.073    movement_counter_reg[24]_LDC_i_3_n_6
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.108     2.181 f  movement_counter_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.191     2.372    movement_counter_reg[22]_LDC_i_2_n_0
    SLICE_X10Y26         FDCE                                         f  movement_counter_reg[22]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  movement_counter_reg[22]_C/C
                         clock pessimism             -0.478     1.470    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.403    movement_counter_reg[22]_C
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 counter_reg[21]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.463ns (50.107%)  route 0.461ns (49.892%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y36         FDPE                                         r  counter_reg[21]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  counter_reg[21]_P/Q
                         net (fo=2, routed)           0.094     1.703    counter_reg[21]_P_n_0
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.748 r  counter_reg[24]_LDC_i_7/O
                         net (fo=1, routed)           0.000     1.748    counter_reg[24]_LDC_i_7_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.894 f  counter_reg[24]_LDC_i_3/O[2]
                         net (fo=3, routed)           0.241     2.135    data3[23]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.108     2.243 f  counter_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           0.126     2.369    counter_reg[23]_LDC_i_1_n_0
    SLICE_X13Y39         FDPE                                         f  counter_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X13Y39         FDPE                                         r  counter_reg[23]_P/C
                         clock pessimism             -0.478     1.483    
    SLICE_X13Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     1.388    counter_reg[23]_P
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 counter_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.381ns (40.618%)  route 0.557ns (59.382%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X10Y31         FDPE                                         r  counter_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  counter_reg[2]_P/Q
                         net (fo=2, routed)           0.095     1.701    counter_reg[2]_P_n_0
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.746 r  counter_reg[4]_LDC_i_6/O
                         net (fo=1, routed)           0.000     1.746    counter_reg[4]_LDC_i_6_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.811 f  counter_reg[4]_LDC_i_3/O[1]
                         net (fo=3, routed)           0.274     2.086    data3[2]
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.107     2.193 f  counter_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.380    counter_reg[2]_LDC_i_1_n_0
    SLICE_X10Y31         FDPE                                         f  counter_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X10Y31         FDPE                                         r  counter_reg[2]_P/C
                         clock pessimism             -0.512     1.442    
    SLICE_X10Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     1.371    counter_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 counter_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.562ns (58.704%)  route 0.395ns (41.296%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X10Y32         FDPE                                         r  counter_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDPE (Prop_fdpe_C_Q)         0.164     1.607 r  counter_reg[6]_P/Q
                         net (fo=4, routed)           0.095     1.702    counter_reg[6]_P_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.747 r  counter_reg[8]_LDC_i_6/O
                         net (fo=1, routed)           0.000     1.747    counter_reg[8]_LDC_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.902 r  counter_reg[8]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.902    counter_reg[8]_LDC_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.993 r  counter_reg[12]_LDC_i_3/O[1]
                         net (fo=3, routed)           0.181     2.174    data3[10]
    SLICE_X13Y33         LUT2 (Prop_lut2_I1_O)        0.107     2.281 f  counter_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.119     2.400    counter_reg[10]_LDC_i_2_n_0
    SLICE_X13Y33         FDCE                                         f  counter_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X13Y33         FDCE                                         r  counter_reg[10]_C/C
                         clock pessimism             -0.478     1.478    
    SLICE_X13Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    counter_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 movement_counter_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement_counter_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.361ns (39.020%)  route 0.564ns (60.980%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X15Y21         FDCE                                         r  movement_counter_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  movement_counter_reg[1]_C/Q
                         net (fo=3, routed)           0.152     1.732    movement_counter_reg[1]_C_n_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  movement_counter_reg[4]_LDC_i_8/O
                         net (fo=1, routed)           0.000     1.777    movement_counter_reg[4]_LDC_i_8_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.847 r  movement_counter_reg[4]_LDC_i_3/O[0]
                         net (fo=3, routed)           0.286     2.134    movement_counter_reg[4]_LDC_i_3_n_7
    SLICE_X15Y20         LUT3 (Prop_lut3_I2_O)        0.105     2.239 f  movement_counter_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.126     2.364    movement_counter_reg[1]_LDC_i_2_n_0
    SLICE_X15Y21         FDCE                                         f  movement_counter_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X15Y21         FDCE                                         r  movement_counter_reg[1]_C/C
                         clock pessimism             -0.512     1.439    
    SLICE_X15Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.347    movement_counter_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  1.017    





