Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'fxp_sqrt' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vec_mean' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vec_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'alt1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'apparch' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width18' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_18_18_18' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_16_16_17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_16_16_17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_16_16_17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_16_16_22' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_16_16_22' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_16_16_22' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_16_16_22' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
done
fxp_sqrt0/ac_reg[0]/next_state
fxp_sqrt0/ac_reg[1]/next_state
fxp_sqrt0/ac_reg[2]/next_state
fxp_sqrt0/ac_reg[3]/next_state
fxp_sqrt0/ac_reg[4]/next_state
fxp_sqrt0/ac_reg[5]/next_state
fxp_sqrt0/ac_reg[6]/next_state
fxp_sqrt0/ac_reg[7]/next_state
fxp_sqrt0/ac_reg[8]/next_state
fxp_sqrt0/ac_reg[9]/next_state
fxp_sqrt0/ac_reg[10]/next_state
fxp_sqrt0/ac_reg[11]/next_state
fxp_sqrt0/ac_reg[12]/next_state
fxp_sqrt0/ac_reg[13]/next_state
fxp_sqrt0/ac_reg[14]/next_state
fxp_sqrt0/ac_reg[15]/next_state
fxp_sqrt0/ac_reg[16]/next_state
fxp_sqrt0/ac_reg[17]/next_state
fxp_sqrt0/busy_reg/next_state
fxp_sqrt0/busy_reg/synch_enable
fxp_sqrt0/it_next_reg[0]/data_in
fxp_sqrt0/it_next_reg[1]/data_in
fxp_sqrt0/it_next_reg[2]/data_in
fxp_sqrt0/it_next_reg[3]/data_in
fxp_sqrt0/it_reg[0]/next_state
fxp_sqrt0/it_reg[1]/next_state
fxp_sqrt0/it_reg[2]/next_state
fxp_sqrt0/it_reg[3]/next_state
fxp_sqrt0/q_reg[0]/next_state
fxp_sqrt0/q_reg[1]/next_state
fxp_sqrt0/q_reg[2]/next_state
fxp_sqrt0/q_reg[3]/next_state
fxp_sqrt0/q_reg[4]/next_state
fxp_sqrt0/q_reg[5]/next_state
fxp_sqrt0/q_reg[6]/next_state
fxp_sqrt0/q_reg[7]/next_state
fxp_sqrt0/q_reg[8]/next_state
fxp_sqrt0/q_reg[9]/next_state
fxp_sqrt0/q_reg[10]/next_state
fxp_sqrt0/q_reg[11]/next_state
fxp_sqrt0/q_reg[12]/next_state
fxp_sqrt0/q_reg[13]/next_state
fxp_sqrt0/q_reg[14]/next_state
fxp_sqrt0/q_reg[15]/next_state
fxp_sqrt0/rem_reg[0]/next_state
fxp_sqrt0/rem_reg[0]/synch_enable
fxp_sqrt0/rem_reg[1]/next_state
fxp_sqrt0/rem_reg[1]/synch_enable
fxp_sqrt0/rem_reg[2]/next_state
fxp_sqrt0/rem_reg[2]/synch_enable
fxp_sqrt0/rem_reg[3]/next_state
fxp_sqrt0/rem_reg[3]/synch_enable
fxp_sqrt0/rem_reg[4]/next_state
fxp_sqrt0/rem_reg[4]/synch_enable
fxp_sqrt0/rem_reg[5]/next_state
fxp_sqrt0/rem_reg[5]/synch_enable
fxp_sqrt0/rem_reg[6]/next_state
fxp_sqrt0/rem_reg[6]/synch_enable
fxp_sqrt0/rem_reg[7]/next_state
fxp_sqrt0/rem_reg[7]/synch_enable
fxp_sqrt0/rem_reg[8]/next_state
fxp_sqrt0/rem_reg[8]/synch_enable
fxp_sqrt0/rem_reg[9]/next_state
fxp_sqrt0/rem_reg[9]/synch_enable
fxp_sqrt0/rem_reg[10]/next_state
fxp_sqrt0/rem_reg[10]/synch_enable
fxp_sqrt0/rem_reg[11]/next_state
fxp_sqrt0/rem_reg[11]/synch_enable
fxp_sqrt0/rem_reg[12]/next_state
fxp_sqrt0/rem_reg[12]/synch_enable
fxp_sqrt0/rem_reg[13]/next_state
fxp_sqrt0/rem_reg[13]/synch_enable
fxp_sqrt0/rem_reg[14]/next_state
fxp_sqrt0/rem_reg[14]/synch_enable
fxp_sqrt0/rem_reg[15]/next_state
fxp_sqrt0/rem_reg[15]/synch_enable
fxp_sqrt0/root_reg[0]/next_state
fxp_sqrt0/root_reg[0]/synch_enable
fxp_sqrt0/root_reg[1]/next_state
fxp_sqrt0/root_reg[1]/synch_enable
fxp_sqrt0/root_reg[2]/next_state
fxp_sqrt0/root_reg[2]/synch_enable
fxp_sqrt0/root_reg[3]/next_state
fxp_sqrt0/root_reg[3]/synch_enable
fxp_sqrt0/root_reg[4]/next_state
fxp_sqrt0/root_reg[4]/synch_enable
fxp_sqrt0/root_reg[5]/next_state
fxp_sqrt0/root_reg[5]/synch_enable
fxp_sqrt0/root_reg[6]/next_state
fxp_sqrt0/root_reg[6]/synch_enable
fxp_sqrt0/root_reg[7]/next_state
fxp_sqrt0/root_reg[7]/synch_enable
fxp_sqrt0/root_reg[8]/next_state
fxp_sqrt0/root_reg[8]/synch_enable
fxp_sqrt0/root_reg[9]/next_state
fxp_sqrt0/root_reg[9]/synch_enable
fxp_sqrt0/root_reg[10]/next_state
fxp_sqrt0/root_reg[10]/synch_enable
fxp_sqrt0/root_reg[11]/next_state
fxp_sqrt0/root_reg[11]/synch_enable
fxp_sqrt0/root_reg[12]/next_state
fxp_sqrt0/root_reg[12]/synch_enable
fxp_sqrt0/root_reg[13]/next_state
fxp_sqrt0/root_reg[13]/synch_enable
fxp_sqrt0/root_reg[14]/next_state
fxp_sqrt0/root_reg[14]/synch_enable
fxp_sqrt0/root_reg[15]/next_state
fxp_sqrt0/root_reg[15]/synch_enable
fxp_sqrt0/valid_reg/next_state
fxp_sqrt0/valid_reg/synch_enable
fxp_sqrt0/x_reg[2]/next_state
fxp_sqrt0/x_reg[3]/next_state
fxp_sqrt0/x_reg[4]/next_state
fxp_sqrt0/x_reg[5]/next_state
fxp_sqrt0/x_reg[6]/next_state
fxp_sqrt0/x_reg[7]/next_state
fxp_sqrt0/x_reg[8]/next_state
fxp_sqrt0/x_reg[9]/next_state
fxp_sqrt0/x_reg[10]/next_state
fxp_sqrt0/x_reg[11]/next_state
fxp_sqrt0/x_reg[12]/next_state
fxp_sqrt0/x_reg[13]/next_state
fxp_sqrt0/x_reg[14]/next_state
fxp_sqrt0/x_reg[15]/next_state
rms_out[0]
rms_out[1]
rms_out[2]
rms_out[3]
rms_out[4]
rms_out[5]
rms_out[6]
rms_out[7]
rms_out[8]
rms_out[9]
rms_out[10]
rms_out[11]
rms_out[12]
rms_out[13]
rms_out[14]
rms_out[15]
start_pp1_reg/next_state
start_pp1_reg/synch_enable
start_pp2_reg/next_state
start_pp2_reg/synch_enable
vec_mean_reg[0]/next_state
vec_mean_reg[0]/synch_enable
vec_mean_reg[1]/next_state
vec_mean_reg[1]/synch_enable
vec_mean_reg[2]/next_state
vec_mean_reg[2]/synch_enable
vec_mean_reg[3]/next_state
vec_mean_reg[3]/synch_enable
vec_mean_reg[4]/next_state
vec_mean_reg[4]/synch_enable
vec_mean_reg[5]/next_state
vec_mean_reg[5]/synch_enable
vec_mean_reg[6]/next_state
vec_mean_reg[6]/synch_enable
vec_mean_reg[7]/next_state
vec_mean_reg[7]/synch_enable
vec_mean_reg[8]/next_state
vec_mean_reg[8]/synch_enable
vec_mean_reg[9]/next_state
vec_mean_reg[9]/synch_enable
vec_mean_reg[10]/next_state
vec_mean_reg[10]/synch_enable
vec_mean_reg[11]/next_state
vec_mean_reg[11]/synch_enable
vec_mean_reg[12]/next_state
vec_mean_reg[12]/synch_enable
vec_mean_reg[13]/next_state
vec_mean_reg[13]/synch_enable
vec_mean_reg[14]/next_state
vec_mean_reg[14]/synch_enable
vec_mean_reg[15]/next_state
vec_mean_reg[15]/synch_enable
vec_square_reg[0][0]/next_state
vec_square_reg[0][0]/synch_enable
vec_square_reg[0][1]/next_state
vec_square_reg[0][1]/synch_enable
vec_square_reg[0][2]/next_state
vec_square_reg[0][2]/synch_enable
vec_square_reg[0][3]/next_state
vec_square_reg[0][3]/synch_enable
vec_square_reg[0][4]/next_state
vec_square_reg[0][4]/synch_enable
vec_square_reg[0][5]/next_state
vec_square_reg[0][5]/synch_enable
vec_square_reg[0][6]/next_state
vec_square_reg[0][6]/synch_enable
vec_square_reg[0][7]/next_state
vec_square_reg[0][7]/synch_enable
vec_square_reg[0][8]/next_state
vec_square_reg[0][8]/synch_enable
vec_square_reg[0][9]/next_state
vec_square_reg[0][9]/synch_enable
vec_square_reg[0][10]/next_state
vec_square_reg[0][10]/synch_enable
vec_square_reg[0][11]/next_state
vec_square_reg[0][11]/synch_enable
vec_square_reg[0][12]/next_state
vec_square_reg[0][12]/synch_enable
vec_square_reg[0][13]/next_state
vec_square_reg[0][13]/synch_enable
vec_square_reg[0][14]/next_state
vec_square_reg[0][14]/synch_enable
vec_square_reg[0][15]/next_state
vec_square_reg[0][15]/synch_enable
vec_square_reg[1][0]/next_state
vec_square_reg[1][0]/synch_enable
vec_square_reg[1][1]/next_state
vec_square_reg[1][1]/synch_enable
vec_square_reg[1][2]/next_state
vec_square_reg[1][2]/synch_enable
vec_square_reg[1][3]/next_state
vec_square_reg[1][3]/synch_enable
vec_square_reg[1][4]/next_state
vec_square_reg[1][4]/synch_enable
vec_square_reg[1][5]/next_state
vec_square_reg[1][5]/synch_enable
vec_square_reg[1][6]/next_state
vec_square_reg[1][6]/synch_enable
vec_square_reg[1][7]/next_state
vec_square_reg[1][7]/synch_enable
vec_square_reg[1][8]/next_state
vec_square_reg[1][8]/synch_enable
vec_square_reg[1][9]/next_state
vec_square_reg[1][9]/synch_enable
vec_square_reg[1][10]/next_state
vec_square_reg[1][10]/synch_enable
vec_square_reg[1][11]/next_state
vec_square_reg[1][11]/synch_enable
vec_square_reg[1][12]/next_state
vec_square_reg[1][12]/synch_enable
vec_square_reg[1][13]/next_state
vec_square_reg[1][13]/synch_enable
vec_square_reg[1][14]/next_state
vec_square_reg[1][14]/synch_enable
vec_square_reg[1][15]/next_state
vec_square_reg[1][15]/synch_enable
vec_square_reg[2][0]/next_state
vec_square_reg[2][0]/synch_enable
vec_square_reg[2][1]/next_state
vec_square_reg[2][1]/synch_enable
vec_square_reg[2][2]/next_state
vec_square_reg[2][2]/synch_enable
vec_square_reg[2][3]/next_state
vec_square_reg[2][3]/synch_enable
vec_square_reg[2][4]/next_state
vec_square_reg[2][4]/synch_enable
vec_square_reg[2][5]/next_state
vec_square_reg[2][5]/synch_enable
vec_square_reg[2][6]/next_state
vec_square_reg[2][6]/synch_enable
vec_square_reg[2][7]/next_state
vec_square_reg[2][7]/synch_enable
vec_square_reg[2][8]/next_state
vec_square_reg[2][8]/synch_enable
vec_square_reg[2][9]/next_state
vec_square_reg[2][9]/synch_enable
vec_square_reg[2][10]/next_state
vec_square_reg[2][10]/synch_enable
vec_square_reg[2][11]/next_state
vec_square_reg[2][11]/synch_enable
vec_square_reg[2][12]/next_state
vec_square_reg[2][12]/synch_enable
vec_square_reg[2][13]/next_state
vec_square_reg[2][13]/synch_enable
vec_square_reg[2][14]/next_state
vec_square_reg[2][14]/synch_enable
vec_square_reg[2][15]/next_state
vec_square_reg[2][15]/synch_enable
vec_square_reg[3][0]/next_state
vec_square_reg[3][0]/synch_enable
vec_square_reg[3][1]/next_state
vec_square_reg[3][1]/synch_enable
vec_square_reg[3][2]/next_state
vec_square_reg[3][2]/synch_enable
vec_square_reg[3][3]/next_state
vec_square_reg[3][3]/synch_enable
vec_square_reg[3][4]/next_state
vec_square_reg[3][4]/synch_enable
vec_square_reg[3][5]/next_state
vec_square_reg[3][5]/synch_enable
vec_square_reg[3][6]/next_state
vec_square_reg[3][6]/synch_enable
vec_square_reg[3][7]/next_state
vec_square_reg[3][7]/synch_enable
vec_square_reg[3][8]/next_state
vec_square_reg[3][8]/synch_enable
vec_square_reg[3][9]/next_state
vec_square_reg[3][9]/synch_enable
vec_square_reg[3][10]/next_state
vec_square_reg[3][10]/synch_enable
vec_square_reg[3][11]/next_state
vec_square_reg[3][11]/synch_enable
vec_square_reg[3][12]/next_state
vec_square_reg[3][12]/synch_enable
vec_square_reg[3][13]/next_state
vec_square_reg[3][13]/synch_enable
vec_square_reg[3][14]/next_state
vec_square_reg[3][14]/synch_enable
vec_square_reg[3][15]/next_state
vec_square_reg[3][15]/synch_enable

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
