reg_array,field_array,reg_name,field_name,bits,addr,type,rst_val,attr,description
,,DESC,module_type,7:0,0,ro,'0,,
,,DESC,module_subtype,15:8,0,ro,'0,,
,,DESC,major_rev,19:16,0,ro,'0,,
,,DESC,minor_rev,23:20,0,ro,'0,,
,,PWR_EN,pwr_en,0:0,4,rw,'0,::locked[pwr_en_key==8'hAB],
,,PWR_EN,pwr_en_key,31:24,4,rw,'0,::key,
,,RST_CTRL,rst,0:0,8,rw,'0,::locked[rst_key==8'hAB],
,,RST_CTRL,rst_sts_clr,1:1,8,rw_pulse,'0,::locked[rst_key==8'hAB],
,,RST_CTRL,rst_key,31:24,8,rw,'0,::key,
,,RST_STS,rst_sts,0:0,12,ro,'0,,
,,CLK_CTRL,clk_scaler,9:0,16,rw,'0,Scaler value on top CLK_DIV to generate master SPI clock,
,,CLK_DIV,div_ratio,4:0,20,rw,'0,Clock division value of the clock selected by CLKSEL. Division value is added by 1 to the programmed value,
,,CLKSEL,clk_sel,1:0,24,rw,'0,"Selects the source for clk_spi 0: clk_ahb 1: clk_4mhz, 2: clk_lf",
,,MOT_MOD_CNTRL,clock_polarity,0:0,28,rw,'0,,
,,MOT_MOD_CNTRL,clock_phase,8:8,28,rw,'0,,
,,PARITY_CTRL,parity_en,0:0,32,rw,'0,,
,,PARITY_CTRL,even_parity,8:8,32,rw,'0,,
,,CMD_DATA_CTRL,cmd_data_mode_en,0:0,36,rw,'0,,
,,CMD_DATA_CTRL,cmd_data_mode_val,11:8,36,rw,'0,,Matser mode
,,LOOPBACK_CTRL,loopback_mode,0:0,40,rw,'0,,
,,DATAFRAME_CTRL,data_size_sel,4:0,44,rw,'0,,Number of bits on data frame
,,DATAFRAME_CTRL,msb_first,8:8,44,rw,'0,,1: msb is transmitted first 0: lsb is transmitted first
,,DATAFRAME_CTRL,data_out_disable,16:16,44,rw,'0,,Unused
,,MODE_CTRL,spi_en,0:0,48,rw,'0,,
,,MODE_CTRL,peripheral_mode,8:8,48,rw,'0,,0: Controller 1: peripheral
,,MODE_CTRL,frame_format,18:16,48,rw,'0,,0: Motoroal format 1: TI format 2: DSPI 3: QSPI
,,CS_CTRL,cs_sel,4:0,52,rw,'0,,
,,CS_CTRL,soft_cs_en,8:8,52,rw,'0,,Soft ware control for driving cs is enabled
,,CS_CTRL,soft_cs,16:16,52,rw,'0,,
,,CS_SETUP_HOLD_CNT,cs_setup_cnt,7:0,56,rw,'0,,Num of clk_spi cycle of CS setup time
,,CS_SETUP_HOLD_CNT,cs_hold_cnt,15:8,56,rw,'0,,Num of clk_spi cycle of CS hold time
,,SCLK_CTRL,sclk_removal,0:0,60,rw,'0,,Used in master mode: 0: SCLK stops after receive is done 1: SCLK stops after transmission is done
,,QSPI_CTRL,qspi_first,0:0,64,rw,'0,,0: Frames in normal mode are sent/received first 1: Frames in QSPI mode are sent/received first
,,QSPI_CTRL,nrml_spi_frames_in_qspi,15:8,64,rw,'0,,Number of SPI frames in normal mode
,,QSPI_CTRL,frames_in_qspi,23:16,64,rw,'0,,Number of SPI frames in QSPI mode
,,QSPI_CTRL,frames_in_wmode_in_qspi,31:24,64,rw,'0,,Applicable only for TX
,,DSPI_CTRL,dspi_first,0:0,68,rw,'0,,0: Frames in normal mode are sent/received first 1: Frames in DSPI mode are sent/received first
,,DSPI_CTRL,nrml_spi_frames_in_dspi,15:8,68,rw,'0,,Number of SPI frames in normal mode
,,DSPI_CTRL,frames_in_dspi,23:16,68,rw,'0,,Number of SPI frames in normal mode
,,DSPI_CTRL,frames_in_wmode_in_dspi,31:24,68,rw,'0,,Applicable only for TX
,,TX_CTRL,repeat_tx_data,7:0,72,rw,'0,,Number of SPI frames to be repeated after FIFO is empty
,,RX_CTRL,receive_timeout,7:0,76,rw,8'hFF,,"In slave mode, timeout for RX  not receing any data to generate interrupt. Timeout is specified in number of clk_spi cycles"
,,RX_CTRL,ignore_rx_cnt,15:8,76,rw,'0,,number of SPI frames RX should ignore
,,RX_CTRL,dly_sample_on_rx,19:16,76,rw,'0,,
,,INT_FIFO_LVL_SEL,rx_fifo_lvl_int,3:0,80,rw,'0,,
,,INT_FIFO_LVL_SEL,tx_fifo_lvl_int,11:8,80,rw,'0,,
,,STS,spi_busy_sts,0:0,84,ro,'0,,
,,STS,rx_fifo_full_sts,1:1,84,ro,'0,,
,,STS,rx_fifo_empty_sts,2:2,84,ro,'0,,
,,STS,tx_fifo_full_sts,3:3,84,ro,'0,,
,,STS,tx_fifo_empty_sts,4:4,84,ro,'0,,
,,TX_FIFO[4],tx_fifo,31:0,88,rw,'0,::extern,
,,RX_FIFO[4],rx_fifo,31:0,104,ro,'0,::extern,
,,SPI_DBG_CTRL,stop_on_halt,0:0,120,rw,'0,,
,,SPI_DBG_CTRL,soft_stop,1:1,120,rw,'0,,
,,INTR_STS,intr_first,4:0,124,ro,'0,,
,,INTR_EVENT,rx_fifo_overflow,0:0,128,rw_w1c,'0,,
,,INTR_EVENT,parity_error,1:1,128,rw_w1c,'0,,
,,INTR_EVENT,rx_timeout,2:2,128,rw_w1c,'0,,
,,INTR_EVENT,rx_fifo_trg_lvl,3:3,128,rw_w1c,'0,,
,,INTR_EVENT,tx_fifo_trg_lvl,4:4,128,rw_w1c,'0,,
,,INTR_EVENT,tx_fifo_empty,5:5,128,rw_w1c,'0,,
,,INTR_EVENT,idle,6:6,128,rw_w1c,'0,,
,,INTR_EVENT,rx_dma_done,7:7,128,rw_w1c,'0,,
,,INTR_EVENT,tx_dma_done,8:8,128,rw_w1c,'0,,
,,INTR_EVENT,tx_fifo_underflow,9:9,128,rw_w1c,'0,,
,,INTR_EVENT,rx_fifo_full,10:10,128,rw_w1c,'0,,
,,INTR_EN,rx_fifo_overflow_en,0:0,132,rw_me,'0,,
,,INTR_EN,parity_error_en,1:1,132,rw_me,'0,,
,,INTR_EN,rx_timeout_en,2:2,132,rw_me,'0,,
,,INTR_EN,rx_fifo_trg_lvl_en,3:3,132,rw_me,'0,,
,,INTR_EN,tx_fifo_trg_lvl_en,4:4,132,rw_me,'0,,
,,INTR_EN,tx_fifo_empty_en,5:5,132,rw_me,'0,,
,,INTR_EN,idle_en,6:6,132,rw_me,'0,,
,,INTR_EN,rx_dma_done_en,7:7,132,rw_me,'0,,
,,INTR_EN,tx_dma_done_en,8:8,132,rw_me,'0,,
,,INTR_EN,tx_fifo_underflow_en,9:9,132,rw_me,'0,,
,,INTR_EN,rx_fifo_full_en,10:10,132,rw_me,'0,,
,,INTR_TX_DMA_EN,rx_fifo_overflow_tx_dma_en,0:0,136,rw_me,'0,,
,,INTR_TX_DMA_EN,parity_error_tx_dma_en,1:1,136,rw_me,'0,,
,,INTR_TX_DMA_EN,rx_timeout_tx_dma_en,2:2,136,rw_me,'0,,
,,INTR_TX_DMA_EN,rx_fifo_trg_lvl_tx_dma_en,3:3,136,rw_me,'0,,
,,INTR_TX_DMA_EN,tx_fifo_trg_lvl_tx_dma_en,4:4,136,rw_me,'0,,
,,INTR_TX_DMA_EN,tx_fifo_empty_tx_dma_en,5:5,136,rw_me,'0,,
,,INTR_TX_DMA_EN,idle_tx_dma_en,6:6,136,rw_me,'0,,
,,INTR_TX_DMA_EN,rx_dma_done_tx_dma_en,7:7,136,rw_me,'0,,
,,INTR_TX_DMA_EN,tx_dma_done_tx_dma_en,8:8,136,rw_me,'0,,
,,INTR_TX_DMA_EN,tx_fifo_underflow_tx_dma_en,9:9,136,rw_me,'0,,
,,INTR_TX_DMA_EN,rx_fifo_full_tx_dma_en,10:10,136,rw_me,'0,,
,,INTR_RX_DMA_EN,rx_fifo_overflow_rx_dma_en,0:0,140,rw_me,'0,,
,,INTR_RX_DMA_EN,parity_error_rx_dma_en,1:1,140,rw_me,'0,,
,,INTR_RX_DMA_EN,rx_timeout_rx_dma_en,2:2,140,rw_me,'0,,
,,INTR_RX_DMA_EN,rx_fifo_trg_lvl_rx_dma_en,3:3,140,rw_me,'0,,
,,INTR_RX_DMA_EN,tx_fifo_trg_lvl_rx_dma_en,4:4,140,rw_me,'0,,
,,INTR_RX_DMA_EN,tx_fifo_empty_rx_dma_en,5:5,140,rw_me,'0,,
,,INTR_RX_DMA_EN,idle_rx_dma_en,6:6,140,rw_me,'0,,
,,INTR_RX_DMA_EN,rx_dma_done_rx_dma_en,7:7,140,rw_me,'0,,
,,INTR_RX_DMA_EN,tx_dma_done_rx_dma_en,8:8,140,rw_me,'0,,
,,INTR_RX_DMA_EN,tx_fifo_underflow_rx_dma_en,9:9,140,rw_me,'0,,
,,INTR_RX_DMA_EN,rx_fifo_full_rx_dma_en,10:10,140,rw_me,'0,,
,,INTR_NMI,rx_fifo_overflow_nmi_en,0:0,144,rw_me,'0,,
,,INTR_NMI,parity_error_nmi_en,1:1,144,rw_me,'0,,
,,INTR_NMI,rx_timeout_nmi_en,2:2,144,rw_me,'0,,
,,INTR_NMI,rx_fifo_trg_lvl_nmi_en,3:3,144,rw_me,'0,,
,,INTR_NMI,tx_fifo_trg_lvl_nmi_en,4:4,144,rw_me,'0,,
,,INTR_NMI,tx_fifo_empty_nmi_en,5:5,144,rw_me,'0,,
,,INTR_NMI,idle_nmi_en,6:6,144,rw_me,'0,,
,,INTR_NMI,rx_dma_done_nmi_en,7:7,144,rw_me,'0,,
,,INTR_NMI,tx_dma_done_nmi_en,8:8,144,rw_me,'0,,
,,INTR_NMI,tx_fifo_underflow_nmi_en,9:9,144,rw_me,'0,,
,,INTR_NMI,rx_fifo_full_nmi_en,10:10,144,rw_me,'0,,
,,INTR_SW_SET,rx_fifo_overflow_sw_set,0:0,148,rw_pulse,'0,,
,,INTR_SW_SET,parity_error_sw_set,1:1,148,rw_pulse,'0,,
,,INTR_SW_SET,rx_timeout_sw_set,2:2,148,rw_pulse,'0,,
,,INTR_SW_SET,rx_fifo_trg_lvl_sw_set,3:3,148,rw_pulse,'0,,
,,INTR_SW_SET,tx_fifo_trg_lvl_sw_set,4:4,148,rw_pulse,'0,,
,,INTR_SW_SET,tx_fifo_empty_sw_set,5:5,148,rw_pulse,'0,,
,,INTR_SW_SET,idle_sw_set,6:6,148,rw_pulse,'0,,
,,INTR_SW_SET,rx_dma_done_sw_set,7:7,148,rw_pulse,'0,,
,,INTR_SW_SET,tx_dma_done_sw_set,8:8,148,rw_pulse,'0,,
,,INTR_SW_SET,tx_fifo_underflow_sw_set,9:9,148,rw_pulse,'0,,
,,INTR_SW_SET,rx_fifo_full_sw_set,10:10,148,rw_pulse,'0,,
,,SPARE_CTRL,cfg0,7:0,152,rw,'0,,
,,SPARE_CTRL,cfg1,15:8,152,rw,'0,,
,,SPARE_STS,sts0,7:0,156,ro,'0,,
,,SPARE_STS,sts1,15:8,156,ro,'0,,
