Line 352: CE/PP CRS TI, cck:%d, nCRS01(next/cur/prv):%03x, nCRS23(next/cur/prv):%03x, iirRstiMode(port23/1/0):%03x, iirReset(port23/1/0):%03x, rstiModeRegValue=0x%08x
Line 744: [LAA] nslot=1, cck(%d), detectionmode(%d), detectedSlot(%d), RADDR_CRS_TI_FI_SRV(0x%x)
