<stg><name>fiat_25519_carry_square_Pipeline_ARRAY_1_READ</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %arg1_r_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %arg1_r_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %arg1_r_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %arg1_r_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %arg1_r_1_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %arg1_r_1_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %arg1_r_1_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %arg1_r_1_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %arg1_r_1_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %arg1_r_1_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %arg1_r_1_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %arg1_r_1_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arg1_r_1_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:13 %sext_ln17_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln17

]]></Node>
<StgValue><ssdm name="sext_ln17_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:14 %sext_ln17_cast = sext i62 %sext_ln17_read

]]></Node>
<StgValue><ssdm name="sext_ln17_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 10, void @empty_5, void @empty_8, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_5 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %mem_addr = getelementptr i32 %mem, i64 %sext_ln17_cast

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:4 %icmp_ln17 = icmp_eq  i4 %i_5, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:5 %add_ln17 = add i4 %i_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %VITIS_LOOP_23_1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:0 %empty = trunc i4 %i_5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_5, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.split:5 %switch_ln19 = switch i2 %empty, void %arrayidx2.case.3, i2 0, void %arrayidx2.case.0, i2 1, void %arrayidx2.case.1, i2 2, void %arrayidx2.case.2

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2.case.2:0 %switch_ln19 = switch i2 %trunc_ln1, void %branch80, i2 0, void %arrayidx2.case.2.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.2.arrayidx2.exit_crit_edge4

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2.case.1:0 %switch_ln19 = switch i2 %trunc_ln1, void %branch53, i2 0, void %arrayidx2.case.1.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.1.arrayidx2.exit_crit_edge5

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2.case.0:0 %switch_ln19 = switch i2 %trunc_ln1, void %branch26, i2 0, void %arrayidx2.case.0.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.0.arrayidx2.exit_crit_edge6

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2.case.3:0 %switch_ln19 = switch i2 %trunc_ln1, void %branch107, i2 0, void %arrayidx2.case.3.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.3.arrayidx2.exit_crit_edge3

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2.exit:0 %store_ln17 = store i4 %add_ln17, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.exit:1 %br_ln17 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:0 %arg1_r_1_load = load i32 %arg1_r_1

]]></Node>
<StgValue><ssdm name="arg1_r_1_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:1 %arg1_r_1_1_load = load i32 %arg1_r_1_1

]]></Node>
<StgValue><ssdm name="arg1_r_1_1_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:2 %arg1_r_1_2_load = load i32 %arg1_r_1_2

]]></Node>
<StgValue><ssdm name="arg1_r_1_2_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:3 %arg1_r_1_3_load = load i32 %arg1_r_1_3

]]></Node>
<StgValue><ssdm name="arg1_r_1_3_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:4 %arg1_r_1_4_load = load i32 %arg1_r_1_4

]]></Node>
<StgValue><ssdm name="arg1_r_1_4_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:5 %arg1_r_1_5_load = load i32 %arg1_r_1_5

]]></Node>
<StgValue><ssdm name="arg1_r_1_5_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:6 %arg1_r_1_6_load = load i32 %arg1_r_1_6

]]></Node>
<StgValue><ssdm name="arg1_r_1_6_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:7 %arg1_r_1_7_load = load i32 %arg1_r_1_7

]]></Node>
<StgValue><ssdm name="arg1_r_1_7_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:8 %arg1_r_1_8_load = load i32 %arg1_r_1_8

]]></Node>
<StgValue><ssdm name="arg1_r_1_8_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:9 %arg1_r_1_9_load = load i32 %arg1_r_1_9

]]></Node>
<StgValue><ssdm name="arg1_r_1_9_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:10 %arg1_r_1_10_load = load i32 %arg1_r_1_10

]]></Node>
<StgValue><ssdm name="arg1_r_1_10_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:11 %arg1_r_1_11_load = load i32 %arg1_r_1_11

]]></Node>
<StgValue><ssdm name="arg1_r_1_11_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_3_018_out, i32 %arg1_r_1_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_3_017_out, i32 %arg1_r_1_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_3_016_out, i32 %arg1_r_1_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_2_015_out, i32 %arg1_r_1_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_2_014_out, i32 %arg1_r_1_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_2_013_out, i32 %arg1_r_1_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_1_012_out, i32 %arg1_r_1_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_1_011_out, i32 %arg1_r_1_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_1_010_out, i32 %arg1_r_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_07_out, i32 %arg1_r_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_04_out, i32 %arg1_r_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_23_1.exitStub:23 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_01_out, i32 %arg1_r_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
VITIS_LOOP_23_1.exitStub:24 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln17"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:3 %arg1_r_1_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="arg1_r_1_13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2.case.2.arrayidx2.exit_crit_edge4:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_7

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.2.arrayidx2.exit_crit_edge4:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2.case.2.arrayidx2.exit_crit_edge:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_6

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.2.arrayidx2.exit_crit_edge:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln1" val="!0"/>
<literal name="trunc_ln1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch80:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_8

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln1" val="!0"/>
<literal name="trunc_ln1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch80:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2.case.1.arrayidx2.exit_crit_edge5:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_4

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.1.arrayidx2.exit_crit_edge5:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2.case.1.arrayidx2.exit_crit_edge:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_3

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.1.arrayidx2.exit_crit_edge:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln1" val="!0"/>
<literal name="trunc_ln1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch53:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_5

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln1" val="!0"/>
<literal name="trunc_ln1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch53:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2.case.0.arrayidx2.exit_crit_edge6:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.0.arrayidx2.exit_crit_edge6:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2.case.0.arrayidx2.exit_crit_edge:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.0.arrayidx2.exit_crit_edge:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln1" val="!0"/>
<literal name="trunc_ln1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln1" val="!0"/>
<literal name="trunc_ln1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2.case.3.arrayidx2.exit_crit_edge3:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_10

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.3.arrayidx2.exit_crit_edge3:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2.case.3.arrayidx2.exit_crit_edge:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_9

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.3.arrayidx2.exit_crit_edge:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln1" val="!0"/>
<literal name="trunc_ln1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch107:0 %store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_11

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln1" val="!0"/>
<literal name="trunc_ln1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch107:1 %br_ln19 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="104" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="105" name="sext_ln17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln17"/></StgValue>
</port>
<port id="106" name="arg1_r_2_3_018_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_3_018_out"/></StgValue>
</port>
<port id="107" name="arg1_r_1_3_017_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_3_017_out"/></StgValue>
</port>
<port id="108" name="arg1_r_0_3_016_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_3_016_out"/></StgValue>
</port>
<port id="109" name="arg1_r_2_2_015_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_2_015_out"/></StgValue>
</port>
<port id="110" name="arg1_r_1_2_014_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_2_014_out"/></StgValue>
</port>
<port id="111" name="arg1_r_0_2_013_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_2_013_out"/></StgValue>
</port>
<port id="112" name="arg1_r_2_1_012_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_1_012_out"/></StgValue>
</port>
<port id="113" name="arg1_r_1_1_011_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_1_011_out"/></StgValue>
</port>
<port id="114" name="arg1_r_0_1_010_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_1_010_out"/></StgValue>
</port>
<port id="115" name="arg1_r_2_07_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_07_out"/></StgValue>
</port>
<port id="116" name="arg1_r_1_04_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_04_out"/></StgValue>
</port>
<port id="117" name="arg1_r_0_01_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_01_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="119" from="StgValue_118" to="i" fromId="118" toId="5">
</dataflow>
<dataflow id="120" from="StgValue_118" to="arg1_r_1" fromId="118" toId="6">
</dataflow>
<dataflow id="121" from="StgValue_118" to="arg1_r_1_1" fromId="118" toId="7">
</dataflow>
<dataflow id="122" from="StgValue_118" to="arg1_r_1_2" fromId="118" toId="8">
</dataflow>
<dataflow id="123" from="StgValue_118" to="arg1_r_1_3" fromId="118" toId="9">
</dataflow>
<dataflow id="124" from="StgValue_118" to="arg1_r_1_4" fromId="118" toId="10">
</dataflow>
<dataflow id="125" from="StgValue_118" to="arg1_r_1_5" fromId="118" toId="11">
</dataflow>
<dataflow id="126" from="StgValue_118" to="arg1_r_1_6" fromId="118" toId="12">
</dataflow>
<dataflow id="127" from="StgValue_118" to="arg1_r_1_7" fromId="118" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_118" to="arg1_r_1_8" fromId="118" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_118" to="arg1_r_1_9" fromId="118" toId="15">
</dataflow>
<dataflow id="130" from="StgValue_118" to="arg1_r_1_10" fromId="118" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_118" to="arg1_r_1_11" fromId="118" toId="17">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln17_read" fromId="132" toId="18">
</dataflow>
<dataflow id="134" from="sext_ln17" to="sext_ln17_read" fromId="105" toId="18">
</dataflow>
<dataflow id="135" from="sext_ln17_read" to="sext_ln17_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="138" from="mem" to="specinterface_ln0" fromId="104" toId="20">
</dataflow>
<dataflow id="140" from="empty_3" to="specinterface_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="20">
</dataflow>
<dataflow id="145" from="empty_4" to="specinterface_ln0" fromId="144" toId="20">
</dataflow>
<dataflow id="146" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="20">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="20">
</dataflow>
<dataflow id="150" from="empty_5" to="specinterface_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="152" from="empty_8" to="specinterface_ln0" fromId="151" toId="20">
</dataflow>
<dataflow id="153" from="empty_4" to="specinterface_ln0" fromId="144" toId="20">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="20">
</dataflow>
<dataflow id="156" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="20">
</dataflow>
<dataflow id="157" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="20">
</dataflow>
<dataflow id="158" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="20">
</dataflow>
<dataflow id="159" from="empty_4" to="specinterface_ln0" fromId="144" toId="20">
</dataflow>
<dataflow id="160" from="empty_4" to="specinterface_ln0" fromId="144" toId="20">
</dataflow>
<dataflow id="162" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="20">
</dataflow>
<dataflow id="163" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="20">
</dataflow>
<dataflow id="165" from="StgValue_164" to="store_ln0" fromId="164" toId="21">
</dataflow>
<dataflow id="166" from="i" to="store_ln0" fromId="5" toId="21">
</dataflow>
<dataflow id="167" from="i" to="i_5" fromId="5" toId="23">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="168" toId="24">
</dataflow>
<dataflow id="170" from="mem" to="specbitsmap_ln0" fromId="104" toId="24">
</dataflow>
<dataflow id="171" from="mem" to="mem_addr" fromId="104" toId="25">
</dataflow>
<dataflow id="172" from="sext_ln17_cast" to="mem_addr" fromId="19" toId="25">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="173" toId="26">
</dataflow>
<dataflow id="175" from="StgValue_161" to="specpipeline_ln0" fromId="161" toId="26">
</dataflow>
<dataflow id="176" from="StgValue_141" to="specpipeline_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="177" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="26">
</dataflow>
<dataflow id="178" from="StgValue_141" to="specpipeline_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="180" from="p_str" to="specpipeline_ln0" fromId="179" toId="26">
</dataflow>
<dataflow id="181" from="i_5" to="icmp_ln17" fromId="23" toId="27">
</dataflow>
<dataflow id="183" from="StgValue_182" to="icmp_ln17" fromId="182" toId="27">
</dataflow>
<dataflow id="184" from="i_5" to="add_ln17" fromId="23" toId="28">
</dataflow>
<dataflow id="186" from="StgValue_185" to="add_ln17" fromId="185" toId="28">
</dataflow>
<dataflow id="187" from="icmp_ln17" to="br_ln17" fromId="27" toId="29">
</dataflow>
<dataflow id="188" from="i_5" to="empty" fromId="23" toId="30">
</dataflow>
<dataflow id="190" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="trunc_ln1" fromId="189" toId="31">
</dataflow>
<dataflow id="191" from="i_5" to="trunc_ln1" fromId="23" toId="31">
</dataflow>
<dataflow id="193" from="StgValue_192" to="trunc_ln1" fromId="192" toId="31">
</dataflow>
<dataflow id="195" from="StgValue_194" to="trunc_ln1" fromId="194" toId="31">
</dataflow>
<dataflow id="196" from="empty" to="switch_ln19" fromId="30" toId="32">
</dataflow>
<dataflow id="198" from="StgValue_197" to="switch_ln19" fromId="197" toId="32">
</dataflow>
<dataflow id="200" from="StgValue_199" to="switch_ln19" fromId="199" toId="32">
</dataflow>
<dataflow id="202" from="StgValue_201" to="switch_ln19" fromId="201" toId="32">
</dataflow>
<dataflow id="203" from="trunc_ln1" to="switch_ln19" fromId="31" toId="33">
</dataflow>
<dataflow id="204" from="StgValue_197" to="switch_ln19" fromId="197" toId="33">
</dataflow>
<dataflow id="205" from="StgValue_199" to="switch_ln19" fromId="199" toId="33">
</dataflow>
<dataflow id="206" from="trunc_ln1" to="switch_ln19" fromId="31" toId="34">
</dataflow>
<dataflow id="207" from="StgValue_197" to="switch_ln19" fromId="197" toId="34">
</dataflow>
<dataflow id="208" from="StgValue_199" to="switch_ln19" fromId="199" toId="34">
</dataflow>
<dataflow id="209" from="trunc_ln1" to="switch_ln19" fromId="31" toId="35">
</dataflow>
<dataflow id="210" from="StgValue_197" to="switch_ln19" fromId="197" toId="35">
</dataflow>
<dataflow id="211" from="StgValue_199" to="switch_ln19" fromId="199" toId="35">
</dataflow>
<dataflow id="212" from="trunc_ln1" to="switch_ln19" fromId="31" toId="36">
</dataflow>
<dataflow id="213" from="StgValue_197" to="switch_ln19" fromId="197" toId="36">
</dataflow>
<dataflow id="214" from="StgValue_199" to="switch_ln19" fromId="199" toId="36">
</dataflow>
<dataflow id="215" from="add_ln17" to="store_ln17" fromId="28" toId="37">
</dataflow>
<dataflow id="216" from="i" to="store_ln17" fromId="5" toId="37">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln17" fromId="217" toId="39">
</dataflow>
<dataflow id="220" from="StgValue_219" to="speclooptripcount_ln17" fromId="219" toId="39">
</dataflow>
<dataflow id="221" from="StgValue_219" to="speclooptripcount_ln17" fromId="219" toId="39">
</dataflow>
<dataflow id="222" from="StgValue_219" to="speclooptripcount_ln17" fromId="219" toId="39">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="223" toId="40">
</dataflow>
<dataflow id="226" from="empty_14" to="specloopname_ln17" fromId="225" toId="40">
</dataflow>
<dataflow id="228" from="_ssdm_op_Read.m_axi.p1i32" to="arg1_r_1_13" fromId="227" toId="41">
</dataflow>
<dataflow id="229" from="mem_addr" to="arg1_r_1_13" fromId="25" toId="41">
</dataflow>
<dataflow id="230" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="42">
</dataflow>
<dataflow id="231" from="arg1_r_1_7" to="store_ln19" fromId="13" toId="42">
</dataflow>
<dataflow id="232" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="44">
</dataflow>
<dataflow id="233" from="arg1_r_1_6" to="store_ln19" fromId="12" toId="44">
</dataflow>
<dataflow id="234" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="46">
</dataflow>
<dataflow id="235" from="arg1_r_1_8" to="store_ln19" fromId="14" toId="46">
</dataflow>
<dataflow id="236" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="48">
</dataflow>
<dataflow id="237" from="arg1_r_1_4" to="store_ln19" fromId="10" toId="48">
</dataflow>
<dataflow id="238" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="50">
</dataflow>
<dataflow id="239" from="arg1_r_1_3" to="store_ln19" fromId="9" toId="50">
</dataflow>
<dataflow id="240" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="52">
</dataflow>
<dataflow id="241" from="arg1_r_1_5" to="store_ln19" fromId="11" toId="52">
</dataflow>
<dataflow id="242" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="54">
</dataflow>
<dataflow id="243" from="arg1_r_1_1" to="store_ln19" fromId="7" toId="54">
</dataflow>
<dataflow id="244" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="56">
</dataflow>
<dataflow id="245" from="arg1_r_1" to="store_ln19" fromId="6" toId="56">
</dataflow>
<dataflow id="246" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="58">
</dataflow>
<dataflow id="247" from="arg1_r_1_2" to="store_ln19" fromId="8" toId="58">
</dataflow>
<dataflow id="248" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="60">
</dataflow>
<dataflow id="249" from="arg1_r_1_10" to="store_ln19" fromId="16" toId="60">
</dataflow>
<dataflow id="250" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="62">
</dataflow>
<dataflow id="251" from="arg1_r_1_9" to="store_ln19" fromId="15" toId="62">
</dataflow>
<dataflow id="252" from="arg1_r_1_13" to="store_ln19" fromId="41" toId="64">
</dataflow>
<dataflow id="253" from="arg1_r_1_11" to="store_ln19" fromId="17" toId="64">
</dataflow>
<dataflow id="254" from="arg1_r_1" to="arg1_r_1_load" fromId="6" toId="66">
</dataflow>
<dataflow id="255" from="arg1_r_1_1" to="arg1_r_1_1_load" fromId="7" toId="67">
</dataflow>
<dataflow id="256" from="arg1_r_1_2" to="arg1_r_1_2_load" fromId="8" toId="68">
</dataflow>
<dataflow id="257" from="arg1_r_1_3" to="arg1_r_1_3_load" fromId="9" toId="69">
</dataflow>
<dataflow id="258" from="arg1_r_1_4" to="arg1_r_1_4_load" fromId="10" toId="70">
</dataflow>
<dataflow id="259" from="arg1_r_1_5" to="arg1_r_1_5_load" fromId="11" toId="71">
</dataflow>
<dataflow id="260" from="arg1_r_1_6" to="arg1_r_1_6_load" fromId="12" toId="72">
</dataflow>
<dataflow id="261" from="arg1_r_1_7" to="arg1_r_1_7_load" fromId="13" toId="73">
</dataflow>
<dataflow id="262" from="arg1_r_1_8" to="arg1_r_1_8_load" fromId="14" toId="74">
</dataflow>
<dataflow id="263" from="arg1_r_1_9" to="arg1_r_1_9_load" fromId="15" toId="75">
</dataflow>
<dataflow id="264" from="arg1_r_1_10" to="arg1_r_1_10_load" fromId="16" toId="76">
</dataflow>
<dataflow id="265" from="arg1_r_1_11" to="arg1_r_1_11_load" fromId="17" toId="77">
</dataflow>
<dataflow id="267" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="78">
</dataflow>
<dataflow id="268" from="arg1_r_2_3_018_out" to="write_ln0" fromId="106" toId="78">
</dataflow>
<dataflow id="269" from="arg1_r_1_11_load" to="write_ln0" fromId="77" toId="78">
</dataflow>
<dataflow id="270" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="79">
</dataflow>
<dataflow id="271" from="arg1_r_1_3_017_out" to="write_ln0" fromId="107" toId="79">
</dataflow>
<dataflow id="272" from="arg1_r_1_10_load" to="write_ln0" fromId="76" toId="79">
</dataflow>
<dataflow id="273" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="80">
</dataflow>
<dataflow id="274" from="arg1_r_0_3_016_out" to="write_ln0" fromId="108" toId="80">
</dataflow>
<dataflow id="275" from="arg1_r_1_9_load" to="write_ln0" fromId="75" toId="80">
</dataflow>
<dataflow id="276" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="81">
</dataflow>
<dataflow id="277" from="arg1_r_2_2_015_out" to="write_ln0" fromId="109" toId="81">
</dataflow>
<dataflow id="278" from="arg1_r_1_8_load" to="write_ln0" fromId="74" toId="81">
</dataflow>
<dataflow id="279" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="82">
</dataflow>
<dataflow id="280" from="arg1_r_1_2_014_out" to="write_ln0" fromId="110" toId="82">
</dataflow>
<dataflow id="281" from="arg1_r_1_7_load" to="write_ln0" fromId="73" toId="82">
</dataflow>
<dataflow id="282" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="83">
</dataflow>
<dataflow id="283" from="arg1_r_0_2_013_out" to="write_ln0" fromId="111" toId="83">
</dataflow>
<dataflow id="284" from="arg1_r_1_6_load" to="write_ln0" fromId="72" toId="83">
</dataflow>
<dataflow id="285" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="84">
</dataflow>
<dataflow id="286" from="arg1_r_2_1_012_out" to="write_ln0" fromId="112" toId="84">
</dataflow>
<dataflow id="287" from="arg1_r_1_5_load" to="write_ln0" fromId="71" toId="84">
</dataflow>
<dataflow id="288" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="85">
</dataflow>
<dataflow id="289" from="arg1_r_1_1_011_out" to="write_ln0" fromId="113" toId="85">
</dataflow>
<dataflow id="290" from="arg1_r_1_4_load" to="write_ln0" fromId="70" toId="85">
</dataflow>
<dataflow id="291" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="86">
</dataflow>
<dataflow id="292" from="arg1_r_0_1_010_out" to="write_ln0" fromId="114" toId="86">
</dataflow>
<dataflow id="293" from="arg1_r_1_3_load" to="write_ln0" fromId="69" toId="86">
</dataflow>
<dataflow id="294" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="87">
</dataflow>
<dataflow id="295" from="arg1_r_2_07_out" to="write_ln0" fromId="115" toId="87">
</dataflow>
<dataflow id="296" from="arg1_r_1_2_load" to="write_ln0" fromId="68" toId="87">
</dataflow>
<dataflow id="297" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="88">
</dataflow>
<dataflow id="298" from="arg1_r_1_04_out" to="write_ln0" fromId="116" toId="88">
</dataflow>
<dataflow id="299" from="arg1_r_1_1_load" to="write_ln0" fromId="67" toId="88">
</dataflow>
<dataflow id="300" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="266" toId="89">
</dataflow>
<dataflow id="301" from="arg1_r_0_01_out" to="write_ln0" fromId="117" toId="89">
</dataflow>
<dataflow id="302" from="arg1_r_1_load" to="write_ln0" fromId="66" toId="89">
</dataflow>
<dataflow id="303" from="icmp_ln17" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="304" from="empty" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="305" from="empty" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="306" from="trunc_ln1" to="StgValue_3" fromId="31" toId="3">
</dataflow>
</dataflows>


</stg>
