Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 13:53:36 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.103        0.000                      0                17412        0.024        0.000                      0                17408       -0.822       -0.822                       1                  6439  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk100                           {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout0          {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout1          {0.000 1.250}        2.500           400.000         
  main_soclinux_clkout2          {0.625 1.875}        2.500           400.000         
  main_soclinux_clkout3          {0.000 2.500}        5.000           200.000         
  main_soclinux_clkout4          {0.000 5.000}        10.000          100.000         
    s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
eth_clocks_rx                    {0.000 4.000}        8.000           125.000         
eth_rx_clk                       {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx         {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx90       {2.000 6.000}        8.000           125.000         
  main_ethphy_pll_fb             {0.000 4.000}        8.000           125.000         
eth_tx_clk                       {0.000 4.000}        8.000           125.000         
pix5x_clk                        {0.000 1.347}        2.693           371.333         
pix_clk                          {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                             3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                  8.751        0.000                       0                     2  
  main_soclinux_clkout0                0.103        0.000                      0                15858        0.024        0.000                      0                15858        2.500        0.000                       0                  5609  
  main_soclinux_clkout1                                                                                                                                                            0.345        0.000                       0                    77  
  main_soclinux_clkout2                                                                                                                                                            0.345        0.000                       0                     4  
  main_soclinux_clkout3                2.247        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    11  
  main_soclinux_clkout4                                                                                                                                                            3.000        0.000                       0                     3  
    s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
    s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
    s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                                      5.845        0.000                       0                     1  
eth_rx_clk                             1.611        0.000                      0                  428        0.099        0.000                      0                  428        2.000        0.000                       0                   152  
  main_ethphy_pll_clk_tx                                                                                                                                                           5.845        0.000                       0                     2  
  main_ethphy_pll_clk_tx90                                                                                                                                                         5.845        0.000                       0                     3  
  main_ethphy_pll_fb                                                                                                                                                               6.751        0.000                       0                     2  
eth_tx_clk                             0.529        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
pix5x_clk                                                                                                                                                                          1.026        0.000                       0                     8  
pix_clk                                3.069        0.000                      0                  883        0.083        0.000                      0                  883        5.484        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       main_soclinux_clkout0        3.682        0.000                      0                    1                                                                        
                       main_soclinux_clkout3        3.719        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.516        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.443        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 VexRiscv/MmuPlugin_ports_1_cache_2_virtualAddress_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 3.417ns (34.494%)  route 6.489ns (65.506%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.195ns = ( 16.195 - 10.000 ) 
    Source Clock Delay      (SCD):    6.392ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.691     6.392    VexRiscv/stageA_request_size_reg[1]
    SLICE_X124Y102       FDRE                                         r  VexRiscv/MmuPlugin_ports_1_cache_2_virtualAddress_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y102       FDRE (Prop_fdre_C_Q)         0.518     6.910 r  VexRiscv/MmuPlugin_ports_1_cache_2_virtualAddress_1_reg[1]/Q
                         net (fo=1, routed)           0.994     7.905    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg_i_4_0[1]
    SLICE_X125Y102       LUT6 (Prop_lut6_I2_O)        0.124     8.029 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_i_10/O
                         net (fo=1, routed)           0.000     8.029    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_i_10_n_0
    SLICE_X125Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.561 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg_i_4/CO[3]
                         net (fo=3, routed)           1.180     9.740    VexRiscv/IBusCachedPlugin_cache/MmuPlugin_ports_1_cacheHits_214_out
    SLICE_X120Y99        LUT4 (Prop_lut4_I2_O)        0.148     9.888 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_27/O
                         net (fo=1, routed)           0.399    10.287    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_27_n_0
    SLICE_X123Y99        LUT5 (Prop_lut5_I4_O)        0.328    10.615 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_8/O
                         net (fo=2, routed)           0.418    11.033    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_8_n_0
    SLICE_X120Y99        LUT5 (Prop_lut5_I4_O)        0.124    11.157 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_9/O
                         net (fo=24, routed)          0.872    12.029    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_9_n_0
    SLICE_X109Y96        LUT4 (Prop_lut4_I2_O)        0.124    12.153 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[19]_i_3/O
                         net (fo=1, routed)           0.441    12.594    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[19]_i_3_n_0
    SLICE_X114Y96        LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[19]_i_2/O
                         net (fo=1, routed)           0.772    13.490    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[19]_i_2_n_0
    SLICE_X126Y96        LUT3 (Prop_lut3_I2_O)        0.150    13.640 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[19]_i_1/O
                         net (fo=2, routed)           0.982    14.622    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_mmuBus_rsp_physicalAddress[19]
    SLICE_X128Y87        LUT6 (Prop_lut6_I4_O)        0.326    14.948 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_8/O
                         net (fo=1, routed)           0.000    14.948    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_8_n_0
    SLICE_X128Y87        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.328 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.328    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3_n_0
    SLICE_X128Y88        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.557 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_2/CO[2]
                         net (fo=1, routed)           0.431    15.988    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X126Y88        LUT2 (Prop_lut2_I1_O)        0.310    16.298 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_1/O
                         net (fo=1, routed)           0.000    16.298    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_0
    SLICE_X126Y88        FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.731    16.195    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    SLICE_X126Y88        FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/C
                         clock pessimism              0.245    16.440    
                         clock uncertainty           -0.067    16.372    
    SLICE_X126Y88        FDRE (Setup_fdre_C_D)        0.029    16.401    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg
  -------------------------------------------------------------------
                         required time                         16.401    
                         arrival time                         -16.298    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 3.153ns (31.977%)  route 6.707ns (68.023%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.195ns = ( 16.195 - 10.000 ) 
    Source Clock Delay      (SCD):    6.565ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.864     6.565    VexRiscv/stageA_request_size_reg[1]
    SLICE_X124Y97        FDRE                                         r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y97        FDRE (Prop_fdre_C_Q)         0.518     7.083 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[12]/Q
                         net (fo=7, routed)           1.168     8.251    VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[31]_0[12]
    SLICE_X117Y96        LUT6 (Prop_lut6_I4_O)        0.124     8.375 r  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_41/O
                         net (fo=1, routed)           0.000     8.375    VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_41_n_0
    SLICE_X117Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.907 f  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_reg_i_22/CO[3]
                         net (fo=3, routed)           0.748     9.655    VexRiscv/dataCache_1_/MmuPlugin_ports_0_cacheHits_21
    SLICE_X116Y97        LUT4 (Prop_lut4_I1_O)        0.124     9.779 f  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_20/O
                         net (fo=1, routed)           0.608    10.388    VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_20_n_0
    SLICE_X116Y96        LUT5 (Prop_lut5_I4_O)        0.124    10.512 r  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_7/O
                         net (fo=2, routed)           0.605    11.117    VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_7_n_0
    SLICE_X116Y96        LUT5 (Prop_lut5_I4_O)        0.116    11.233 f  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_2/O
                         net (fo=26, routed)          0.720    11.954    VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_2_n_0
    SLICE_X110Y96        LUT4 (Prop_lut4_I2_O)        0.328    12.282 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_5/O
                         net (fo=1, routed)           0.296    12.578    VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_5_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.124    12.702 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_3/O
                         net (fo=2, routed)           0.961    13.663    VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_3_n_0
    SLICE_X121Y88        LUT3 (Prop_lut3_I1_O)        0.124    13.787 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_1_comp_1/O
                         net (fo=1, routed)           1.028    14.814    VexRiscv/dataCache_1_/DBusCachedPlugin_mmuBus_rsp_physicalAddress[21]_repN
    SLICE_X132Y86        LUT6 (Prop_lut6_I4_O)        0.124    14.938 r  VexRiscv/dataCache_1_/stageB_waysHits[0]_i_7_comp_1/O
                         net (fo=1, routed)           0.000    14.938    VexRiscv/dataCache_1_/stageB_waysHits[0]_i_7_n_0
    SLICE_X132Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.314 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.314    VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_3_n_0
    SLICE_X132Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.543 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_2/CO[2]
                         net (fo=1, routed)           0.572    16.115    VexRiscv/dataCache_1_/stageA_wayHits_00
    SLICE_X136Y85        LUT2 (Prop_lut2_I0_O)        0.310    16.425 r  VexRiscv/dataCache_1_/stageB_waysHits[0]_i_1/O
                         net (fo=1, routed)           0.000    16.425    VexRiscv/dataCache_1_/_zz_8_
    SLICE_X136Y85        FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.731    16.195    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X136Y85        FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                         clock pessimism              0.325    16.520    
                         clock uncertainty           -0.067    16.453    
    SLICE_X136Y85        FDRE (Setup_fdre_C_D)        0.077    16.530    VexRiscv/dataCache_1_/stageB_waysHits_reg[0]
  -------------------------------------------------------------------
                         required time                         16.530    
                         arrival time                         -16.425    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 2.988ns (31.490%)  route 6.501ns (68.510%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 16.028 - 10.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.736     6.437    sys_clk
    SLICE_X149Y124       FDRE                                         r  main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y124       FDRE (Prop_fdre_C_Q)         0.419     6.856 r  main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.024     7.880    main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X148Y125       LUT6 (Prop_lut6_I5_O)        0.299     8.179 r  builder_bankmachine7_state[3]_i_16/O
                         net (fo=1, routed)           0.000     8.179    builder_bankmachine7_state[3]_i_16_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.692 r  builder_bankmachine7_state_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.692    builder_bankmachine7_state_reg[3]_i_10_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.946 f  builder_bankmachine7_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.823     9.769    main_soclinux_sdram_bankmachine7_row_hit
    SLICE_X142Y129       LUT5 (Prop_lut5_I3_O)        0.359    10.128 r  main_soclinux_sdram_choose_req_grant[2]_i_22/O
                         net (fo=2, routed)           0.313    10.441    main_soclinux_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X143Y130       LUT6 (Prop_lut6_I4_O)        0.328    10.769 f  main_soclinux_sdram_choose_req_grant[2]_i_8/O
                         net (fo=10, routed)          0.917    11.686    main_soclinux_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X146Y131       LUT6 (Prop_lut6_I0_O)        0.124    11.810 f  main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_6/O
                         net (fo=4, routed)           0.514    12.324    main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_6_n_0
    SLICE_X146Y131       LUT5 (Prop_lut5_I4_O)        0.124    12.448 f  main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_3/O
                         net (fo=34, routed)          1.065    13.513    main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_3_n_0
    SLICE_X144Y122       LUT4 (Prop_lut4_I0_O)        0.116    13.629 r  main_soclinux_sdram_bankmachine2_cmd_buffer_valid_n_i_3/O
                         net (fo=3, routed)           0.653    14.283    main_soclinux_sdram_bankmachine2_cmd_buffer_valid_n_i_3_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I4_O)        0.328    14.611 r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.811    15.422    VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read
    SLICE_X138Y116       LUT2 (Prop_lut2_I0_O)        0.124    15.546 r  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    15.926    VexRiscv_n_407
    SLICE_X139Y116       FDRE                                         r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.564    16.028    sys_clk
    SLICE_X139Y116       FDRE                                         r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.317    16.345    
                         clock uncertainty           -0.067    16.278    
    SLICE_X139Y116       FDRE (Setup_fdre_C_CE)      -0.205    16.073    main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         16.073    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 2.988ns (31.490%)  route 6.501ns (68.510%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 16.028 - 10.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.736     6.437    sys_clk
    SLICE_X149Y124       FDRE                                         r  main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y124       FDRE (Prop_fdre_C_Q)         0.419     6.856 r  main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.024     7.880    main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X148Y125       LUT6 (Prop_lut6_I5_O)        0.299     8.179 r  builder_bankmachine7_state[3]_i_16/O
                         net (fo=1, routed)           0.000     8.179    builder_bankmachine7_state[3]_i_16_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.692 r  builder_bankmachine7_state_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.692    builder_bankmachine7_state_reg[3]_i_10_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.946 f  builder_bankmachine7_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.823     9.769    main_soclinux_sdram_bankmachine7_row_hit
    SLICE_X142Y129       LUT5 (Prop_lut5_I3_O)        0.359    10.128 r  main_soclinux_sdram_choose_req_grant[2]_i_22/O
                         net (fo=2, routed)           0.313    10.441    main_soclinux_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X143Y130       LUT6 (Prop_lut6_I4_O)        0.328    10.769 f  main_soclinux_sdram_choose_req_grant[2]_i_8/O
                         net (fo=10, routed)          0.917    11.686    main_soclinux_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X146Y131       LUT6 (Prop_lut6_I0_O)        0.124    11.810 f  main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_6/O
                         net (fo=4, routed)           0.514    12.324    main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_6_n_0
    SLICE_X146Y131       LUT5 (Prop_lut5_I4_O)        0.124    12.448 f  main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_3/O
                         net (fo=34, routed)          1.065    13.513    main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_3_n_0
    SLICE_X144Y122       LUT4 (Prop_lut4_I0_O)        0.116    13.629 r  main_soclinux_sdram_bankmachine2_cmd_buffer_valid_n_i_3/O
                         net (fo=3, routed)           0.653    14.283    main_soclinux_sdram_bankmachine2_cmd_buffer_valid_n_i_3_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I4_O)        0.328    14.611 r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.811    15.422    VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read
    SLICE_X138Y116       LUT2 (Prop_lut2_I0_O)        0.124    15.546 r  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    15.926    VexRiscv_n_407
    SLICE_X139Y116       FDRE                                         r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.564    16.028    sys_clk
    SLICE_X139Y116       FDRE                                         r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.317    16.345    
                         clock uncertainty           -0.067    16.278    
    SLICE_X139Y116       FDRE (Setup_fdre_C_CE)      -0.205    16.073    main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         16.073    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 2.988ns (31.490%)  route 6.501ns (68.510%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 16.028 - 10.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.736     6.437    sys_clk
    SLICE_X149Y124       FDRE                                         r  main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y124       FDRE (Prop_fdre_C_Q)         0.419     6.856 r  main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.024     7.880    main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X148Y125       LUT6 (Prop_lut6_I5_O)        0.299     8.179 r  builder_bankmachine7_state[3]_i_16/O
                         net (fo=1, routed)           0.000     8.179    builder_bankmachine7_state[3]_i_16_n_0
    SLICE_X148Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.692 r  builder_bankmachine7_state_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.692    builder_bankmachine7_state_reg[3]_i_10_n_0
    SLICE_X148Y126       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.946 f  builder_bankmachine7_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.823     9.769    main_soclinux_sdram_bankmachine7_row_hit
    SLICE_X142Y129       LUT5 (Prop_lut5_I3_O)        0.359    10.128 r  main_soclinux_sdram_choose_req_grant[2]_i_22/O
                         net (fo=2, routed)           0.313    10.441    main_soclinux_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X143Y130       LUT6 (Prop_lut6_I4_O)        0.328    10.769 f  main_soclinux_sdram_choose_req_grant[2]_i_8/O
                         net (fo=10, routed)          0.917    11.686    main_soclinux_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X146Y131       LUT6 (Prop_lut6_I0_O)        0.124    11.810 f  main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_6/O
                         net (fo=4, routed)           0.514    12.324    main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_6_n_0
    SLICE_X146Y131       LUT5 (Prop_lut5_I4_O)        0.124    12.448 f  main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_3/O
                         net (fo=34, routed)          1.065    13.513    main_soclinux_sdram_bankmachine7_cmd_buffer_valid_n_i_3_n_0
    SLICE_X144Y122       LUT4 (Prop_lut4_I0_O)        0.116    13.629 r  main_soclinux_sdram_bankmachine2_cmd_buffer_valid_n_i_3/O
                         net (fo=3, routed)           0.653    14.283    main_soclinux_sdram_bankmachine2_cmd_buffer_valid_n_i_3_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I4_O)        0.328    14.611 r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.811    15.422    VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read
    SLICE_X138Y116       LUT2 (Prop_lut2_I0_O)        0.124    15.546 r  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379    15.926    VexRiscv_n_407
    SLICE_X139Y116       FDRE                                         r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.564    16.028    sys_clk
    SLICE_X139Y116       FDRE                                         r  main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.317    16.345    
                         clock uncertainty           -0.067    16.278    
    SLICE_X139Y116       FDRE (Setup_fdre_C_CE)      -0.205    16.073    main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         16.073    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain6_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 3.614ns (40.360%)  route 5.340ns (59.640%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 16.136 - 10.000 ) 
    Source Clock Delay      (SCD):    6.670ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.970     6.670    sys_clk
    RAMB18_X8Y34         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.124 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.259    10.383    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X156Y85        LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_36/O
                         net (fo=1, routed)           0.000    10.507    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_36_n_0
    SLICE_X156Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.057    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           1.145    12.316    VexRiscv/IBusCachedPlugin_cache/main_soclinux_interface0_wb_sdram_ack0
    SLICE_X153Y97        LUT6 (Prop_lut6_I4_O)        0.124    12.440 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_12/O
                         net (fo=13, routed)          0.930    13.370    VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_12_n_0
    SLICE_X157Y105       LUT3 (Prop_lut3_I2_O)        0.124    13.494 f  VexRiscv/IBusCachedPlugin_cache/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           1.028    14.522    VexRiscv/IBusCachedPlugin_cache/data_mem_grain4_reg_i_10_n_0
    SLICE_X156Y122       LUT5 (Prop_lut5_I1_O)        0.124    14.646 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain6_reg_i_9/O
                         net (fo=2, routed)           0.979    15.625    main_soclinux_data_port_we[6]
    RAMB18_X8Y52         RAMB18E1                                     r  data_mem_grain6_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.673    16.136    sys_clk
    RAMB18_X8Y52         RAMB18E1                                     r  data_mem_grain6_reg/CLKARDCLK
                         clock pessimism              0.245    16.381    
                         clock uncertainty           -0.067    16.314    
    RAMB18_X8Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.782    data_mem_grain6_reg
  -------------------------------------------------------------------
                         required time                         15.782    
                         arrival time                         -15.625    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain6_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 3.614ns (40.360%)  route 5.340ns (59.640%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 16.136 - 10.000 ) 
    Source Clock Delay      (SCD):    6.670ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.970     6.670    sys_clk
    RAMB18_X8Y34         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.124 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.259    10.383    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X156Y85        LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_36/O
                         net (fo=1, routed)           0.000    10.507    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_36_n_0
    SLICE_X156Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.057    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           1.145    12.316    VexRiscv/IBusCachedPlugin_cache/main_soclinux_interface0_wb_sdram_ack0
    SLICE_X153Y97        LUT6 (Prop_lut6_I4_O)        0.124    12.440 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_12/O
                         net (fo=13, routed)          0.930    13.370    VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_12_n_0
    SLICE_X157Y105       LUT3 (Prop_lut3_I2_O)        0.124    13.494 f  VexRiscv/IBusCachedPlugin_cache/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           1.028    14.522    VexRiscv/IBusCachedPlugin_cache/data_mem_grain4_reg_i_10_n_0
    SLICE_X156Y122       LUT5 (Prop_lut5_I1_O)        0.124    14.646 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain6_reg_i_9/O
                         net (fo=2, routed)           0.979    15.625    main_soclinux_data_port_we[6]
    RAMB18_X8Y52         RAMB18E1                                     r  data_mem_grain6_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.673    16.136    sys_clk
    RAMB18_X8Y52         RAMB18E1                                     r  data_mem_grain6_reg/CLKARDCLK
                         clock pessimism              0.245    16.381    
                         clock uncertainty           -0.067    16.314    
    RAMB18_X8Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    15.782    data_mem_grain6_reg
  -------------------------------------------------------------------
                         required time                         15.782    
                         arrival time                         -15.625    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain5_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 3.614ns (40.418%)  route 5.328ns (59.582%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 16.127 - 10.000 ) 
    Source Clock Delay      (SCD):    6.670ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.970     6.670    sys_clk
    RAMB18_X8Y34         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.124 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.259    10.383    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X156Y85        LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_36/O
                         net (fo=1, routed)           0.000    10.507    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_36_n_0
    SLICE_X156Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.057    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           1.145    12.316    VexRiscv/IBusCachedPlugin_cache/main_soclinux_interface0_wb_sdram_ack0
    SLICE_X153Y97        LUT6 (Prop_lut6_I4_O)        0.124    12.440 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_12/O
                         net (fo=13, routed)          0.930    13.370    VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_12_n_0
    SLICE_X157Y105       LUT3 (Prop_lut3_I2_O)        0.124    13.494 f  VexRiscv/IBusCachedPlugin_cache/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           1.316    14.810    VexRiscv/IBusCachedPlugin_cache/data_mem_grain4_reg_i_10_n_0
    SLICE_X141Y123       LUT5 (Prop_lut5_I1_O)        0.124    14.934 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain5_reg_i_9/O
                         net (fo=2, routed)           0.679    15.612    main_soclinux_data_port_we[5]
    RAMB18_X7Y50         RAMB18E1                                     r  data_mem_grain5_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.664    16.127    sys_clk
    RAMB18_X7Y50         RAMB18E1                                     r  data_mem_grain5_reg/CLKARDCLK
                         clock pessimism              0.245    16.372    
                         clock uncertainty           -0.067    16.305    
    RAMB18_X7Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    15.773    data_mem_grain5_reg
  -------------------------------------------------------------------
                         required time                         15.773    
                         arrival time                         -15.612    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain5_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 3.614ns (40.428%)  route 5.325ns (59.572%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 16.127 - 10.000 ) 
    Source Clock Delay      (SCD):    6.670ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.970     6.670    sys_clk
    RAMB18_X8Y34         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.124 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.259    10.383    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X156Y85        LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_36/O
                         net (fo=1, routed)           0.000    10.507    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_36_n_0
    SLICE_X156Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.057    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_29_n_0
    SLICE_X156Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=6, routed)           1.145    12.316    VexRiscv/IBusCachedPlugin_cache/main_soclinux_interface0_wb_sdram_ack0
    SLICE_X153Y97        LUT6 (Prop_lut6_I4_O)        0.124    12.440 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_12/O
                         net (fo=13, routed)          0.930    13.370    VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_12_n_0
    SLICE_X157Y105       LUT3 (Prop_lut3_I2_O)        0.124    13.494 f  VexRiscv/IBusCachedPlugin_cache/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           1.316    14.810    VexRiscv/IBusCachedPlugin_cache/data_mem_grain4_reg_i_10_n_0
    SLICE_X141Y123       LUT5 (Prop_lut5_I1_O)        0.124    14.934 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain5_reg_i_9/O
                         net (fo=2, routed)           0.676    15.610    main_soclinux_data_port_we[5]
    RAMB18_X7Y50         RAMB18E1                                     r  data_mem_grain5_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.664    16.127    sys_clk
    RAMB18_X7Y50         RAMB18E1                                     r  data_mem_grain5_reg/CLKARDCLK
                         clock pessimism              0.245    16.372    
                         clock uncertainty           -0.067    16.305    
    RAMB18_X7Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.773    data_mem_grain5_reg
  -------------------------------------------------------------------
                         required time                         15.773    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip11_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 0.478ns (5.288%)  route 8.562ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 16.164 - 10.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5607, routed)        1.824     6.525    sys_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     7.003 r  FDPE_1/Q
                         net (fo=2582, routed)        8.562    15.565    sys_rst
    SLICE_X161Y189       FDRE                                         r  main_soclinux_a7ddrphy_bitslip11_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5607, routed)        1.701    16.164    sys_clk
    SLICE_X161Y189       FDRE                                         r  main_soclinux_a7ddrphy_bitslip11_r_reg[15]/C
                         clock pessimism              0.237    16.401    
                         clock uncertainty           -0.067    16.334    
    SLICE_X161Y189       FDRE (Setup_fdre_C_R)       -0.600    15.734    main_soclinux_a7ddrphy_bitslip11_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.734    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.619     1.909    sys_clk
    SLICE_X155Y111       FDRE                                         r  main_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y111       FDRE (Prop_fdre_C_Q)         0.141     2.050 r  main_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.256    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.891     2.462    storage_1_reg_0_15_0_5/WCLK
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.540     1.922    
    SLICE_X154Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.232    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.619     1.909    sys_clk
    SLICE_X155Y111       FDRE                                         r  main_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y111       FDRE (Prop_fdre_C_Q)         0.141     2.050 r  main_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.256    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.891     2.462    storage_1_reg_0_15_0_5/WCLK
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.540     1.922    
    SLICE_X154Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.232    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.619     1.909    sys_clk
    SLICE_X155Y111       FDRE                                         r  main_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y111       FDRE (Prop_fdre_C_Q)         0.141     2.050 r  main_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.256    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.891     2.462    storage_1_reg_0_15_0_5/WCLK
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.540     1.922    
    SLICE_X154Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.232    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.619     1.909    sys_clk
    SLICE_X155Y111       FDRE                                         r  main_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y111       FDRE (Prop_fdre_C_Q)         0.141     2.050 r  main_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.256    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.891     2.462    storage_1_reg_0_15_0_5/WCLK
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.540     1.922    
    SLICE_X154Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.232    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.619     1.909    sys_clk
    SLICE_X155Y111       FDRE                                         r  main_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y111       FDRE (Prop_fdre_C_Q)         0.141     2.050 r  main_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.256    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.891     2.462    storage_1_reg_0_15_0_5/WCLK
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.540     1.922    
    SLICE_X154Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.232    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.619     1.909    sys_clk
    SLICE_X155Y111       FDRE                                         r  main_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y111       FDRE (Prop_fdre_C_Q)         0.141     2.050 r  main_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.256    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.891     2.462    storage_1_reg_0_15_0_5/WCLK
    SLICE_X154Y111       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.540     1.922    
    SLICE_X154Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.232    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.619     1.909    sys_clk
    SLICE_X155Y111       FDRE                                         r  main_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y111       FDRE (Prop_fdre_C_Q)         0.141     2.050 r  main_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.256    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X154Y111       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.891     2.462    storage_1_reg_0_15_0_5/WCLK
    SLICE_X154Y111       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.540     1.922    
    SLICE_X154Y111       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.232    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.619     1.909    sys_clk
    SLICE_X155Y111       FDRE                                         r  main_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y111       FDRE (Prop_fdre_C_Q)         0.141     2.050 r  main_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.256    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X154Y111       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.891     2.462    storage_1_reg_0_15_0_5/WCLK
    SLICE_X154Y111       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.540     1.922    
    SLICE_X154Y111       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.232    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.610     1.900    sys_clk
    SLICE_X143Y120       FDRE                                         r  main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y120       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     2.258    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X142Y120       RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.880     2.451    storage_2_reg_0_7_12_17/WCLK
    SLICE_X142Y120       RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X142Y120       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.223    storage_2_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5607, routed)        0.610     1.900    sys_clk
    SLICE_X143Y120       FDRE                                         r  main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y120       FDRE (Prop_fdre_C_Q)         0.141     2.041 r  main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     2.258    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X142Y120       RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5607, routed)        0.880     2.451    storage_2_reg_0_7_12_17/WCLK
    SLICE_X142Y120       RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.538     1.913    
    SLICE_X142Y120       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.223    storage_2_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y38     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y38     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y38     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y38     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y32     VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y32     VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y33     VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y33     VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X7Y31     VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y118   storage_8_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y118   storage_8_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y118   storage_8_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y118   storage_8_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y118   storage_8_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y118   storage_8_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y118   storage_8_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y118   storage_8_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X162Y121   storage_7_reg_0_7_18_22/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X162Y121   storage_7_reg_0_7_18_22/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X162Y121   storage_7_reg_0_7_18_22/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X162Y121   storage_7_reg_0_7_18_22/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X162Y121   storage_7_reg_0_7_18_22/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X162Y121   storage_7_reg_0_7_18_22/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X162Y121   storage_7_reg_0_7_18_22/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X162Y121   storage_7_reg_0_7_18_22/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout1
  To Clock:  main_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y196    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout2
  To Clock:  main_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout2
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y182    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y194    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout3
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 main_soclinux_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.580ns (22.096%)  route 2.045ns (77.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 11.176 - 5.000 ) 
    Source Clock Delay      (SCD):    6.532ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.831     6.532    clk200_clk
    SLICE_X160Y108       FDRE                                         r  main_soclinux_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y108       FDRE (Prop_fdre_C_Q)         0.456     6.988 r  main_soclinux_ic_reset_reg/Q
                         net (fo=3, routed)           1.410     8.398    main_soclinux_ic_reset
    SLICE_X163Y110       LUT6 (Prop_lut6_I4_O)        0.124     8.522 r  main_soclinux_ic_reset_i_1/O
                         net (fo=1, routed)           0.635     9.157    main_soclinux_ic_reset_i_1_n_0
    SLICE_X160Y108       FDRE                                         r  main_soclinux_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.712    11.176    clk200_clk
    SLICE_X160Y108       FDRE                                         r  main_soclinux_ic_reset_reg/C
                         clock pessimism              0.356    11.532    
                         clock uncertainty           -0.061    11.471    
    SLICE_X160Y108       FDRE (Setup_fdre_C_D)       -0.067    11.404    main_soclinux_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.718ns (31.562%)  route 1.557ns (68.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.830     6.531    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.419     6.950 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.848    main_soclinux_reset_counter[1]
    SLICE_X163Y110       LUT4 (Prop_lut4_I0_O)        0.299     8.147 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.659     8.806    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.356    11.531    
                         clock uncertainty           -0.061    11.470    
    SLICE_X163Y110       FDSE (Setup_fdse_C_CE)      -0.205    11.265    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.718ns (31.562%)  route 1.557ns (68.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.830     6.531    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.419     6.950 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.848    main_soclinux_reset_counter[1]
    SLICE_X163Y110       LUT4 (Prop_lut4_I0_O)        0.299     8.147 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.659     8.806    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.356    11.531    
                         clock uncertainty           -0.061    11.470    
    SLICE_X163Y110       FDSE (Setup_fdse_C_CE)      -0.205    11.265    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.718ns (31.562%)  route 1.557ns (68.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.830     6.531    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.419     6.950 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.848    main_soclinux_reset_counter[1]
    SLICE_X163Y110       LUT4 (Prop_lut4_I0_O)        0.299     8.147 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.659     8.806    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.356    11.531    
                         clock uncertainty           -0.061    11.470    
    SLICE_X163Y110       FDSE (Setup_fdse_C_CE)      -0.205    11.265    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.718ns (31.562%)  route 1.557ns (68.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.830     6.531    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.419     6.950 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.848    main_soclinux_reset_counter[1]
    SLICE_X163Y110       LUT4 (Prop_lut4_I0_O)        0.299     8.147 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.659     8.806    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.356    11.531    
                         clock uncertainty           -0.061    11.470    
    SLICE_X163Y110       FDSE (Setup_fdse_C_CE)      -0.205    11.265    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.419ns (27.154%)  route 1.124ns (72.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.824     6.525    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_7/Q
                         net (fo=5, routed)           1.124     8.068    clk200_rst
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.331    11.506    
                         clock uncertainty           -0.061    11.445    
    SLICE_X163Y110       FDSE (Setup_fdse_C_S)       -0.604    10.841    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.419ns (27.154%)  route 1.124ns (72.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.824     6.525    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_7/Q
                         net (fo=5, routed)           1.124     8.068    clk200_rst
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.331    11.506    
                         clock uncertainty           -0.061    11.445    
    SLICE_X163Y110       FDSE (Setup_fdse_C_S)       -0.604    10.841    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.419ns (27.154%)  route 1.124ns (72.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.824     6.525    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_7/Q
                         net (fo=5, routed)           1.124     8.068    clk200_rst
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.331    11.506    
                         clock uncertainty           -0.061    11.445    
    SLICE_X163Y110       FDSE (Setup_fdse_C_S)       -0.604    10.841    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.419ns (27.154%)  route 1.124ns (72.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.525ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.824     6.525    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE (Prop_fdpe_C_Q)         0.419     6.944 r  FDPE_7/Q
                         net (fo=5, routed)           1.124     8.068    clk200_rst
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.331    11.506    
                         clock uncertainty           -0.061    11.445    
    SLICE_X163Y110       FDSE (Setup_fdse_C_S)       -0.604    10.841    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.830     6.531    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.419     6.950 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.883     7.833    main_soclinux_reset_counter[1]
    SLICE_X163Y110       LUT2 (Prop_lut2_I1_O)        0.327     8.160 r  main_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.160    main_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.711    11.175    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.356    11.531    
                         clock uncertainty           -0.061    11.470    
    SLICE_X163Y110       FDSE (Setup_fdse_C_D)        0.075    11.545    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.646     1.936    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.141     2.077 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.256    main_soclinux_reset_counter[0]
    SLICE_X163Y110       LUT2 (Prop_lut2_I0_O)        0.042     2.298 r  main_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.298    main_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.936    
    SLICE_X163Y110       FDSE (Hold_fdse_C_D)         0.107     2.043    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.646     1.936    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.141     2.077 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.258    main_soclinux_reset_counter[0]
    SLICE_X163Y110       LUT4 (Prop_lut4_I1_O)        0.043     2.301 r  main_soclinux_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.301    main_soclinux_reset_counter[3]_i_2_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.936    
    SLICE_X163Y110       FDSE (Hold_fdse_C_D)         0.107     2.043    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.646     1.936    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.141     2.077 f  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.256    main_soclinux_reset_counter[0]
    SLICE_X163Y110       LUT1 (Prop_lut1_I0_O)        0.045     2.301 r  main_soclinux_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.301    main_soclinux_reset_counter0[0]
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.936    
    SLICE_X163Y110       FDSE (Hold_fdse_C_D)         0.091     2.027    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.646     1.936    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.141     2.077 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.258    main_soclinux_reset_counter[0]
    SLICE_X163Y110       LUT3 (Prop_lut3_I1_O)        0.045     2.303 r  main_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.303    main_soclinux_reset_counter[2]_i_1_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.936    
    SLICE_X163Y110       FDSE (Hold_fdse_C_D)         0.092     2.028    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.546%)  route 0.385ns (67.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.646     1.936    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.141     2.077 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.244    main_soclinux_reset_counter[0]
    SLICE_X163Y110       LUT6 (Prop_lut6_I1_O)        0.045     2.289 r  main_soclinux_ic_reset_i_1/O
                         net (fo=1, routed)           0.218     2.507    main_soclinux_ic_reset_i_1_n_0
    SLICE_X160Y108       FDRE                                         r  main_soclinux_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.920     2.491    clk200_clk
    SLICE_X160Y108       FDRE                                         r  main_soclinux_ic_reset_reg/C
                         clock pessimism             -0.538     1.953    
    SLICE_X160Y108       FDRE (Hold_fdre_C_D)         0.070     2.023    main_soclinux_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.128ns (19.844%)  route 0.517ns (80.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.643     1.933    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE (Prop_fdpe_C_Q)         0.128     2.061 r  FDPE_7/Q
                         net (fo=5, routed)           0.517     2.578    clk200_rst
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.538     1.952    
    SLICE_X163Y110       FDSE (Hold_fdse_C_S)        -0.072     1.880    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.128ns (19.844%)  route 0.517ns (80.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.643     1.933    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE (Prop_fdpe_C_Q)         0.128     2.061 r  FDPE_7/Q
                         net (fo=5, routed)           0.517     2.578    clk200_rst
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.538     1.952    
    SLICE_X163Y110       FDSE (Hold_fdse_C_S)        -0.072     1.880    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.128ns (19.844%)  route 0.517ns (80.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.643     1.933    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE (Prop_fdpe_C_Q)         0.128     2.061 r  FDPE_7/Q
                         net (fo=5, routed)           0.517     2.578    clk200_rst
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.538     1.952    
    SLICE_X163Y110       FDSE (Hold_fdse_C_S)        -0.072     1.880    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.128ns (19.844%)  route 0.517ns (80.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.643     1.933    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE (Prop_fdpe_C_Q)         0.128     2.061 r  FDPE_7/Q
                         net (fo=5, routed)           0.517     2.578    clk200_rst
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.538     1.952    
    SLICE_X163Y110       FDSE (Hold_fdse_C_S)        -0.072     1.880    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.226ns (33.743%)  route 0.444ns (66.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.646     1.936    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y110       FDSE (Prop_fdse_C_Q)         0.128     2.064 r  main_soclinux_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.180    main_soclinux_reset_counter[3]
    SLICE_X163Y110       LUT4 (Prop_lut4_I3_O)        0.098     2.278 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.328     2.605    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.490    clk200_clk
    SLICE_X163Y110       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.936    
    SLICE_X163Y110       FDSE (Hold_fdse_C_CE)       -0.039     1.897    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.709    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV_1/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X163Y116   FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X163Y116   FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X160Y108   main_soclinux_ic_reset_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y116   FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y116   FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y116   FDPE_7/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y116   FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X160Y108   main_soclinux_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X160Y108   main_soclinux_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y110   main_soclinux_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y116   FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y116   FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X160Y108   main_soclinux_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X160Y108   main_soclinux_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y116   FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y116   FDPE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout4
  To Clock:  main_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk0
  To Clock:  s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_8/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk1
  To Clock:  s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_9/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_fb
  To Clock:  s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 1.063ns (17.223%)  route 5.109ns (82.777%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 9.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.090     6.625    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT2 (Prop_lut2_I1_O)        0.180     6.805 f  main_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.419     7.224    main_ethmac_preamble_checker_sink_last
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.348 r  builder_liteethmacpreamblechecker_state_i_3/O
                         net (fo=1, routed)           0.149     7.497    builder_liteethmacpreamblechecker_state_i_3_n_0
    SLICE_X75Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.621 r  builder_liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.451     8.072    builder_liteethmacpreamblechecker_next_state
    SLICE_X75Y98         LUT5 (Prop_lut5_I3_O)        0.118     8.190 r  builder_liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     8.190    builder_liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X75Y98         FDRE                                         r  builder_liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.701     9.701    eth_rx_clk
    SLICE_X75Y98         FDRE                                         r  builder_liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.088     9.789    
                         clock uncertainty           -0.035     9.754    
    SLICE_X75Y98         FDRE (Setup_fdre_C_D)        0.047     9.801    builder_liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.821ns (13.816%)  route 5.121ns (86.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.291     6.826    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT3 (Prop_lut3_I0_O)        0.180     7.006 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.830     7.836    main_ethmac_preamble_checker_source_last
    SLICE_X79Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.960 r  main_ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     7.960    main_ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X79Y97         FDRE                                         r  main_ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X79Y97         FDRE                                         r  main_ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X79Y97         FDRE (Setup_fdre_C_D)        0.029     9.772    main_ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.697ns (12.128%)  route 5.050ns (87.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 9.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.291     6.826    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT3 (Prop_lut3_I0_O)        0.180     7.006 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.759     7.765    main_ethmac_preamble_checker_source_last
    SLICE_X78Y96         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.689     9.689    eth_rx_clk
    SLICE_X78Y96         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.088     9.777    
                         clock uncertainty           -0.035     9.742    
    SLICE_X78Y96         FDRE (Setup_fdre_C_D)       -0.062     9.680    main_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.821ns (14.238%)  route 4.945ns (85.762%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.090     6.625    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT2 (Prop_lut2_I1_O)        0.180     6.805 r  main_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.855     7.660    main_ethmac_preamble_checker_sink_last
    SLICE_X79Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.784 r  main_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.784    main_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X79Y98         FDRE                                         r  main_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X79Y98         FDRE                                         r  main_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X79Y98         FDRE (Setup_fdre_C_D)        0.032     9.775    main_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.821ns (14.292%)  route 4.924ns (85.708%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.090     6.625    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT2 (Prop_lut2_I1_O)        0.180     6.805 f  main_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.833     7.638    main_ethmac_preamble_checker_sink_last
    SLICE_X79Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.762 r  main_ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     7.762    main_ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X79Y98         FDRE                                         r  main_ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X79Y98         FDRE                                         r  main_ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X79Y98         FDRE (Setup_fdre_C_D)        0.031     9.774    main_ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.697ns (12.357%)  route 4.944ns (87.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 9.697 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.291     6.826    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT3 (Prop_lut3_I0_O)        0.180     7.006 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.653     7.658    main_ethmac_preamble_checker_source_last
    SLICE_X77Y96         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.697     9.697    eth_rx_clk
    SLICE_X77Y96         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.088     9.785    
                         clock uncertainty           -0.035     9.750    
    SLICE_X77Y96         FDRE (Setup_fdre_C_D)       -0.061     9.689    main_ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.689    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.821ns (14.341%)  route 4.904ns (85.659%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.090     6.625    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT2 (Prop_lut2_I1_O)        0.180     6.805 r  main_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.814     7.619    main_ethmac_preamble_checker_sink_last
    SLICE_X79Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.743 r  main_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     7.743    main_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X79Y98         FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X79Y98         FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X79Y98         FDRE (Setup_fdre_C_D)        0.031     9.774    main_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.821ns (14.271%)  route 4.932ns (85.729%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.090     6.625    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT2 (Prop_lut2_I1_O)        0.180     6.805 f  main_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.842     7.647    main_ethmac_preamble_checker_sink_last
    SLICE_X80Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.771 r  main_ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     7.771    main_ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X80Y98         FDRE                                         r  main_ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X80Y98         FDRE                                         r  main_ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X80Y98         FDRE (Setup_fdre_C_D)        0.081     9.824    main_ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.824    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.697ns (12.424%)  route 4.913ns (87.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.291     6.826    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT3 (Prop_lut3_I0_O)        0.180     7.006 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.622     7.628    main_ethmac_preamble_checker_source_last
    SLICE_X78Y99         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X78Y99         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)       -0.047     9.696    main_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.697ns (12.468%)  route 4.893ns (87.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.291     6.826    main_ethphy_rx_ctl
    SLICE_X75Y98         LUT3 (Prop_lut3_I0_O)        0.180     7.006 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.602     7.608    main_ethmac_preamble_checker_source_last
    SLICE_X78Y98         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.690     9.690    eth_rx_clk
    SLICE_X78Y98         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X78Y98         FDRE (Setup_fdre_C_D)       -0.062     9.681    main_ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_crc32_checker_crc_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.507%)  route 0.232ns (55.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.644     0.644    eth_rx_clk
    SLICE_X71Y99         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y99         FDSE (Prop_fdse_C_Q)         0.141     0.785 r  main_ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=16, routed)          0.232     1.017    main_ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X70Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.062 r  main_ethmac_crc32_checker_crc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.062    main_ethmac_crc32_checker_crc_next_reg[2]
    SLICE_X70Y100        FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    eth_rx_clk
    SLICE_X70Y100        FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[2]/C
                         clock pessimism             -0.005     0.844    
    SLICE_X70Y100        FDSE (Hold_fdse_C_D)         0.120     0.964    main_ethmac_crc32_checker_crc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.640     0.640    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.067    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.261     0.653    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.640     0.640    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.067    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.261     0.653    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.640     0.640    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.067    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.261     0.653    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.640     0.640    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.067    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.261     0.653    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.640     0.640    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.067    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.261     0.653    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.640     0.640    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.067    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y99         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.261     0.653    
    SLICE_X76Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.640     0.640    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.067    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y99         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y99         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.261     0.653    
    SLICE_X76Y99         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.963    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.640     0.640    eth_rx_clk
    SLICE_X77Y99         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.067    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y99         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.915     0.915    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y99         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.261     0.653    
    SLICE_X76Y99         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.963    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.632     0.632    eth_rx_clk
    SLICE_X81Y95         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  builder_xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.829    builder_xilinxmultiregimpl7_regs0[5]
    SLICE_X81Y95         FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.907     0.907    eth_rx_clk
    SLICE_X81Y95         FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.274     0.632    
    SLICE_X81Y95         FDRE (Hold_fdre_C_D)         0.076     0.708    builder_xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y19    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X74Y97    FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X74Y97    FDPE_13/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X82Y95    builder_xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y98    storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx
  To Clock:  main_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx90
  To Clock:  main_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_fb
  To Clock:  main_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.906ns (27.827%)  route 4.943ns (72.173%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.929     1.929    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.419     2.348 r  builder_xilinxmultiregimpl4_regs1_reg[3]/Q
                         net (fo=1, routed)           0.823     3.172    builder_xilinxmultiregimpl4_regs1[3]
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.299     3.471 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5/O
                         net (fo=1, routed)           0.546     4.016    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_0
    SLICE_X25Y83         LUT4 (Prop_lut4_I1_O)        0.124     4.140 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.508     4.649    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.773 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.324     5.097    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X22Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.221 f  ODDR_1_i_2/O
                         net (fo=4, routed)           0.436     5.657    ODDR_1_i_2_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.781 f  main_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.113    main_ethmac_crc32_inserter_cnt[1]_i_2_n_0
    SLICE_X23Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.237 f  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.424     6.660    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X23Y84         LUT3 (Prop_lut3_I2_O)        0.118     6.778 f  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.495     7.274    storage_11_reg_i_47_n_0
    SLICE_X23Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.600 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.446     8.045    storage_11_reg_i_46_n_0
    SLICE_X23Y84         LUT2 (Prop_lut2_I1_O)        0.124     8.169 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.610     8.779    main_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 1.900ns (27.440%)  route 5.024ns (72.560%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 9.807 - 8.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.929     1.929    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.419     2.348 r  builder_xilinxmultiregimpl4_regs1_reg[3]/Q
                         net (fo=1, routed)           0.823     3.172    builder_xilinxmultiregimpl4_regs1[3]
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.299     3.471 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5/O
                         net (fo=1, routed)           0.546     4.016    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_0
    SLICE_X25Y83         LUT4 (Prop_lut4_I1_O)        0.124     4.140 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.508     4.649    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.773 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.324     5.097    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X22Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.221 f  ODDR_1_i_2/O
                         net (fo=4, routed)           0.436     5.657    ODDR_1_i_2_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.781 f  main_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.113    main_ethmac_crc32_inserter_cnt[1]_i_2_n_0
    SLICE_X23Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.237 f  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.424     6.660    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X23Y84         LUT3 (Prop_lut3_I2_O)        0.118     6.778 f  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.495     7.274    storage_11_reg_i_47_n_0
    SLICE_X23Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.600 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.603     8.203    storage_11_reg_i_46_n_0
    SLICE_X23Y82         LUT3 (Prop_lut3_I1_O)        0.118     8.321 r  main_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.533     8.854    main_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X23Y82         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.807     9.807    eth_tx_clk
    SLICE_X23Y82         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.088     9.895    
                         clock uncertainty           -0.069     9.826    
    SLICE_X23Y82         FDRE (Setup_fdre_C_D)       -0.310     9.516    main_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.516    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 2.826ns (44.177%)  route 3.571ns (55.823%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.437 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.214     5.651    main_ethmac_tx_converter_converter_sink_payload_data[11]
    SLICE_X23Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.775 f  ODDR_3_i_7/O
                         net (fo=2, routed)           0.915     6.690    ODDR_3_i_7_n_0
    SLICE_X15Y81         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  ODDR_3_i_3/O
                         net (fo=1, routed)           0.408     7.222    ODDR_3_i_3_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.034     8.380    main_ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.782ns (26.864%)  route 4.851ns (73.136%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.929     1.929    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.419     2.348 r  builder_xilinxmultiregimpl4_regs1_reg[3]/Q
                         net (fo=1, routed)           0.823     3.172    builder_xilinxmultiregimpl4_regs1[3]
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.299     3.471 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5/O
                         net (fo=1, routed)           0.546     4.016    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_0
    SLICE_X25Y83         LUT4 (Prop_lut4_I1_O)        0.124     4.140 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.508     4.649    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.773 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.324     5.097    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X22Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.221 r  ODDR_1_i_2/O
                         net (fo=4, routed)           0.436     5.657    ODDR_1_i_2_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.781 r  main_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.113    main_ethmac_crc32_inserter_cnt[1]_i_2_n_0
    SLICE_X23Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.237 r  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.424     6.660    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X23Y84         LUT3 (Prop_lut3_I2_O)        0.118     6.778 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.620     7.398    storage_11_reg_i_47_n_0
    SLICE_X24Y83         LUT3 (Prop_lut3_I1_O)        0.326     7.724 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.839     8.563    main_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 2.826ns (45.035%)  route 3.449ns (54.965%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454     4.437 r  storage_11_reg/DOADO[19]
                         net (fo=1, routed)           1.082     5.519    main_ethmac_tx_converter_converter_sink_payload_data[23]
    SLICE_X24Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.643 f  ODDR_5_i_9/O
                         net (fo=2, routed)           1.051     6.694    ODDR_5_i_9_n_0
    SLICE_X16Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.818 r  ODDR_5_i_3/O
                         net (fo=1, routed)           0.308     7.126    ODDR_5_i_3_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.250 r  ODDR_5_i_1/O
                         net (fo=1, routed)           1.008     8.258    main_ethmac_tx_gap_inserter_source_payload_data[3]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 2.826ns (45.385%)  route 3.401ns (54.615%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.437 r  storage_11_reg/DOADO[29]
                         net (fo=1, routed)           1.025     5.462    main_ethmac_tx_converter_converter_sink_payload_data[35]
    SLICE_X24Y88         LUT6 (Prop_lut6_I2_O)        0.124     5.586 f  ODDR_3_i_8/O
                         net (fo=2, routed)           0.914     6.499    ODDR_3_i_8_n_0
    SLICE_X14Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.623 r  ODDR_3_i_5/O
                         net (fo=1, routed)           0.447     7.070    ODDR_3_i_5_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  ODDR_3_i_2/O
                         net (fo=1, routed)           1.016     8.210    main_ethmac_tx_gap_inserter_source_payload_data[5]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.782ns (27.367%)  route 4.729ns (72.633%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.929     1.929    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.419     2.348 r  builder_xilinxmultiregimpl4_regs1_reg[3]/Q
                         net (fo=1, routed)           0.823     3.172    builder_xilinxmultiregimpl4_regs1[3]
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.299     3.471 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5/O
                         net (fo=1, routed)           0.546     4.016    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_0
    SLICE_X25Y83         LUT4 (Prop_lut4_I1_O)        0.124     4.140 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.508     4.649    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.773 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.324     5.097    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X22Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.221 r  ODDR_1_i_2/O
                         net (fo=4, routed)           0.436     5.657    ODDR_1_i_2_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.781 r  main_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.113    main_ethmac_crc32_inserter_cnt[1]_i_2_n_0
    SLICE_X23Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.237 r  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.424     6.660    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X23Y84         LUT3 (Prop_lut3_I2_O)        0.118     6.778 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.489     7.268    storage_11_reg_i_47_n_0
    SLICE_X22Y84         LUT5 (Prop_lut5_I3_O)        0.326     7.594 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.847     8.441    storage_11_reg_i_4_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 1.782ns (27.429%)  route 4.715ns (72.571%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.929     1.929    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.419     2.348 r  builder_xilinxmultiregimpl4_regs1_reg[3]/Q
                         net (fo=1, routed)           0.823     3.172    builder_xilinxmultiregimpl4_regs1[3]
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.299     3.471 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5/O
                         net (fo=1, routed)           0.546     4.016    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_0
    SLICE_X25Y83         LUT4 (Prop_lut4_I1_O)        0.124     4.140 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.508     4.649    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.773 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.324     5.097    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X22Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.221 r  ODDR_1_i_2/O
                         net (fo=4, routed)           0.436     5.657    ODDR_1_i_2_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.781 r  main_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.113    main_ethmac_crc32_inserter_cnt[1]_i_2_n_0
    SLICE_X23Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.237 r  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.424     6.660    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X23Y84         LUT3 (Prop_lut3_I2_O)        0.118     6.778 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.475     7.253    storage_11_reg_i_47_n_0
    SLICE_X24Y84         LUT4 (Prop_lut4_I2_O)        0.326     7.579 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.847     8.426    main_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.826ns (45.730%)  route 3.354ns (54.270%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454     4.437 r  storage_11_reg/DOADO[28]
                         net (fo=1, routed)           0.998     5.435    main_ethmac_tx_converter_converter_sink_payload_data[34]
    SLICE_X23Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  ODDR_2_i_8/O
                         net (fo=2, routed)           0.742     6.302    ODDR_2_i_8_n_0
    SLICE_X17Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.426 r  ODDR_2_i_5/O
                         net (fo=1, routed)           0.460     6.886    ODDR_2_i_5_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I3_O)        0.124     7.010 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.153     8.163    ODDR_2_i_2_n_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 1.906ns (27.399%)  route 5.050ns (72.601%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 9.803 - 8.000 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.929     1.929    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.419     2.348 r  builder_xilinxmultiregimpl4_regs1_reg[3]/Q
                         net (fo=1, routed)           0.823     3.172    builder_xilinxmultiregimpl4_regs1[3]
    SLICE_X24Y82         LUT6 (Prop_lut6_I0_O)        0.299     3.471 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5/O
                         net (fo=1, routed)           0.546     4.016    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_0
    SLICE_X25Y83         LUT4 (Prop_lut4_I1_O)        0.124     4.140 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.508     4.649    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.773 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.324     5.097    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X22Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.221 f  ODDR_1_i_2/O
                         net (fo=4, routed)           0.436     5.657    ODDR_1_i_2_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.781 f  main_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.113    main_ethmac_crc32_inserter_cnt[1]_i_2_n_0
    SLICE_X23Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.237 f  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.424     6.660    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X23Y84         LUT3 (Prop_lut3_I2_O)        0.118     6.778 f  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.495     7.274    storage_11_reg_i_47_n_0
    SLICE_X23Y84         LUT6 (Prop_lut6_I2_O)        0.326     7.600 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.603     8.203    storage_11_reg_i_46_n_0
    SLICE_X23Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.327 r  main_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.559     8.886    main_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X24Y83         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.803     9.803    eth_tx_clk
    SLICE_X24Y83         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.103     9.906    
                         clock uncertainty           -0.069     9.837    
    SLICE_X24Y83         FDRE (Setup_fdre_C_D)       -0.062     9.775    main_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.682     0.682    eth_tx_clk
    SLICE_X25Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  builder_xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.879    builder_xilinxmultiregimpl4_regs0[4]
    SLICE_X25Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X25Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.273     0.682    
    SLICE_X25Y82         FDRE (Hold_fdre_C_D)         0.075     0.757    builder_xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  builder_xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.059     0.883    builder_xilinxmultiregimpl4_regs0[2]
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X26Y83         FDRE (Hold_fdre_C_D)         0.076     0.759    builder_xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.682     0.682    eth_tx_clk
    SLICE_X25Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  builder_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.879    builder_xilinxmultiregimpl4_regs0[6]
    SLICE_X25Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X25Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.273     0.682    
    SLICE_X25Y82         FDRE (Hold_fdre_C_D)         0.071     0.753    builder_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  builder_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.058     0.882    builder_xilinxmultiregimpl4_regs0[1]
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X26Y83         FDRE (Hold_fdre_C_D)         0.071     0.754    builder_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.682     0.682    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  builder_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.058     0.881    builder_xilinxmultiregimpl4_regs0[5]
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.273     0.682    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.071     0.753    builder_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  builder_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.890    builder_xilinxmultiregimpl4_regs0[0]
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X26Y83         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X26Y83         FDRE (Hold_fdre_C_D)         0.075     0.758    builder_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.682     0.682    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  builder_xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.889    builder_xilinxmultiregimpl4_regs0[3]
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X24Y82         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.273     0.682    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.075     0.757    builder_xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X19Y83         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y83         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  main_ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=4, routed)           0.122     0.951    main_ethmac_preamble_inserter_cnt[0]
    SLICE_X18Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.996 r  main_ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.996    main_ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X18Y83         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X18Y83         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.260     0.701    
    SLICE_X18Y83         FDRE (Hold_fdre_C_D)         0.120     0.821    main_ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_tx_cdc_graycounter1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X24Y83         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=10, routed)          0.109     0.933    main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]
    SLICE_X25Y83         LUT4 (Prop_lut4_I3_O)        0.048     0.981 r  main_ethmac_tx_cdc_graycounter1_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.981    main_ethmac_tx_cdc_graycounter1_q_next[1]
    SLICE_X25Y83         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X25Y83         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                         clock pessimism             -0.260     0.696    
    SLICE_X25Y83         FDRE (Hold_fdre_C_D)         0.107     0.803    main_ethmac_tx_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_tx_cdc_graycounter1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X24Y83         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=10, routed)          0.109     0.933    main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]
    SLICE_X25Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.978 r  main_ethmac_tx_cdc_graycounter1_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.978    main_ethmac_tx_cdc_graycounter1_q_next[0]
    SLICE_X25Y83         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X25Y83         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                         clock pessimism             -0.260     0.696    
    SLICE_X25Y83         FDRE (Hold_fdre_C_D)         0.091     0.787    main_ethmac_tx_cdc_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y17  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X24Y85  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X24Y85  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X21Y83  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X21Y83  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y83  main_ethmac_crc32_inserter_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79  main_ethmac_padding_inserter_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79  main_ethmac_padding_inserter_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79  main_ethmac_padding_inserter_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79  main_ethmac_padding_inserter_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y80  main_ethmac_padding_inserter_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y80  main_ethmac_padding_inserter_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y80  main_ethmac_padding_inserter_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y80  main_ethmac_padding_inserter_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y83  main_ethmac_preamble_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X24Y85  FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X24Y85  FDPE_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y81  main_ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y81  main_ethmac_padding_inserter_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y81  main_ethmac_padding_inserter_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y81  main_ethmac_padding_inserter_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y83  main_ethmac_tx_converter_converter_mux_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y83  main_ethmac_tx_last_be_ongoing_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X24Y85  FDPE_10/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X24Y85  FDPE_11/C



---------------------------------------------------------------------------------------------------
From Clock:  pix5x_clk
  To Clock:  pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix5x_clk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { BUFG_9/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.076ns (11.394%)  route 8.368ns (88.606%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 15.103 - 13.468 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         2.002     2.002    pix_clk
    SLICE_X160Y88        FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y88        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           0.961     3.419    dmareader_rsv_level_reg[4]
    SLICE_X162Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.543 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     4.133    dmareader_offset[0]_i_6_n_0
    SLICE_X162Y88        LUT6 (Prop_lut6_I5_O)        0.124     4.257 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           0.616     4.873    dmareader_request_enable
    SLICE_X158Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  storage_15_reg_0_3_0_5_i_7/O
                         net (fo=29, routed)          2.582     7.579    litedramnativeport1_cmd_valid
    SLICE_X152Y113       LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  storage_15_reg_0_3_0_5_i_1/O
                         net (fo=55, routed)          3.050    10.754    cmd_buffer_sink_valid__0
    SLICE_X151Y142       LUT4 (Prop_lut4_I3_O)        0.124    10.878 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.568    11.446    storage_17_reg_0_3_0_3/WE
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.635    15.103    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA/CLK
                         clock pessimism              0.008    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X150Y142       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.515    storage_17_reg_0_3_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.076ns (11.394%)  route 8.368ns (88.606%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 15.103 - 13.468 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         2.002     2.002    pix_clk
    SLICE_X160Y88        FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y88        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           0.961     3.419    dmareader_rsv_level_reg[4]
    SLICE_X162Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.543 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     4.133    dmareader_offset[0]_i_6_n_0
    SLICE_X162Y88        LUT6 (Prop_lut6_I5_O)        0.124     4.257 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           0.616     4.873    dmareader_request_enable
    SLICE_X158Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  storage_15_reg_0_3_0_5_i_7/O
                         net (fo=29, routed)          2.582     7.579    litedramnativeport1_cmd_valid
    SLICE_X152Y113       LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  storage_15_reg_0_3_0_5_i_1/O
                         net (fo=55, routed)          3.050    10.754    cmd_buffer_sink_valid__0
    SLICE_X151Y142       LUT4 (Prop_lut4_I3_O)        0.124    10.878 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.568    11.446    storage_17_reg_0_3_0_3/WE
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.635    15.103    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA_D1/CLK
                         clock pessimism              0.008    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X150Y142       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.515    storage_17_reg_0_3_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.076ns (11.394%)  route 8.368ns (88.606%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 15.103 - 13.468 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         2.002     2.002    pix_clk
    SLICE_X160Y88        FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y88        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           0.961     3.419    dmareader_rsv_level_reg[4]
    SLICE_X162Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.543 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     4.133    dmareader_offset[0]_i_6_n_0
    SLICE_X162Y88        LUT6 (Prop_lut6_I5_O)        0.124     4.257 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           0.616     4.873    dmareader_request_enable
    SLICE_X158Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  storage_15_reg_0_3_0_5_i_7/O
                         net (fo=29, routed)          2.582     7.579    litedramnativeport1_cmd_valid
    SLICE_X152Y113       LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  storage_15_reg_0_3_0_5_i_1/O
                         net (fo=55, routed)          3.050    10.754    cmd_buffer_sink_valid__0
    SLICE_X151Y142       LUT4 (Prop_lut4_I3_O)        0.124    10.878 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.568    11.446    storage_17_reg_0_3_0_3/WE
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.635    15.103    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB/CLK
                         clock pessimism              0.008    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X150Y142       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.515    storage_17_reg_0_3_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.076ns (11.394%)  route 8.368ns (88.606%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 15.103 - 13.468 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         2.002     2.002    pix_clk
    SLICE_X160Y88        FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y88        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           0.961     3.419    dmareader_rsv_level_reg[4]
    SLICE_X162Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.543 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     4.133    dmareader_offset[0]_i_6_n_0
    SLICE_X162Y88        LUT6 (Prop_lut6_I5_O)        0.124     4.257 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           0.616     4.873    dmareader_request_enable
    SLICE_X158Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  storage_15_reg_0_3_0_5_i_7/O
                         net (fo=29, routed)          2.582     7.579    litedramnativeport1_cmd_valid
    SLICE_X152Y113       LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  storage_15_reg_0_3_0_5_i_1/O
                         net (fo=55, routed)          3.050    10.754    cmd_buffer_sink_valid__0
    SLICE_X151Y142       LUT4 (Prop_lut4_I3_O)        0.124    10.878 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.568    11.446    storage_17_reg_0_3_0_3/WE
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.635    15.103    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB_D1/CLK
                         clock pessimism              0.008    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X150Y142       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.515    storage_17_reg_0_3_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.076ns (11.394%)  route 8.368ns (88.606%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 15.103 - 13.468 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         2.002     2.002    pix_clk
    SLICE_X160Y88        FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y88        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           0.961     3.419    dmareader_rsv_level_reg[4]
    SLICE_X162Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.543 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     4.133    dmareader_offset[0]_i_6_n_0
    SLICE_X162Y88        LUT6 (Prop_lut6_I5_O)        0.124     4.257 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           0.616     4.873    dmareader_request_enable
    SLICE_X158Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  storage_15_reg_0_3_0_5_i_7/O
                         net (fo=29, routed)          2.582     7.579    litedramnativeport1_cmd_valid
    SLICE_X152Y113       LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  storage_15_reg_0_3_0_5_i_1/O
                         net (fo=55, routed)          3.050    10.754    cmd_buffer_sink_valid__0
    SLICE_X151Y142       LUT4 (Prop_lut4_I3_O)        0.124    10.878 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.568    11.446    storage_17_reg_0_3_0_3/WE
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.635    15.103    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC/CLK
                         clock pessimism              0.008    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X150Y142       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.515    storage_17_reg_0_3_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.076ns (11.394%)  route 8.368ns (88.606%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 15.103 - 13.468 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         2.002     2.002    pix_clk
    SLICE_X160Y88        FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y88        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           0.961     3.419    dmareader_rsv_level_reg[4]
    SLICE_X162Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.543 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     4.133    dmareader_offset[0]_i_6_n_0
    SLICE_X162Y88        LUT6 (Prop_lut6_I5_O)        0.124     4.257 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           0.616     4.873    dmareader_request_enable
    SLICE_X158Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  storage_15_reg_0_3_0_5_i_7/O
                         net (fo=29, routed)          2.582     7.579    litedramnativeport1_cmd_valid
    SLICE_X152Y113       LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  storage_15_reg_0_3_0_5_i_1/O
                         net (fo=55, routed)          3.050    10.754    cmd_buffer_sink_valid__0
    SLICE_X151Y142       LUT4 (Prop_lut4_I3_O)        0.124    10.878 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.568    11.446    storage_17_reg_0_3_0_3/WE
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.635    15.103    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC_D1/CLK
                         clock pessimism              0.008    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X150Y142       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.515    storage_17_reg_0_3_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.076ns (11.394%)  route 8.368ns (88.606%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 15.103 - 13.468 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         2.002     2.002    pix_clk
    SLICE_X160Y88        FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y88        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           0.961     3.419    dmareader_rsv_level_reg[4]
    SLICE_X162Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.543 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     4.133    dmareader_offset[0]_i_6_n_0
    SLICE_X162Y88        LUT6 (Prop_lut6_I5_O)        0.124     4.257 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           0.616     4.873    dmareader_request_enable
    SLICE_X158Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  storage_15_reg_0_3_0_5_i_7/O
                         net (fo=29, routed)          2.582     7.579    litedramnativeport1_cmd_valid
    SLICE_X152Y113       LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  storage_15_reg_0_3_0_5_i_1/O
                         net (fo=55, routed)          3.050    10.754    cmd_buffer_sink_valid__0
    SLICE_X151Y142       LUT4 (Prop_lut4_I3_O)        0.124    10.878 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.568    11.446    storage_17_reg_0_3_0_3/WE
    SLICE_X150Y142       RAMS32                                       r  storage_17_reg_0_3_0_3/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.635    15.103    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMS32                                       r  storage_17_reg_0_3_0_3/RAMD/CLK
                         clock pessimism              0.008    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X150Y142       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.515    storage_17_reg_0_3_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 dmareader_rsv_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.076ns (11.394%)  route 8.368ns (88.606%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 15.103 - 13.468 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         2.002     2.002    pix_clk
    SLICE_X160Y88        FDRE                                         r  dmareader_rsv_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y88        FDRE (Prop_fdre_C_Q)         0.456     2.458 r  dmareader_rsv_level_reg[4]/Q
                         net (fo=4, routed)           0.961     3.419    dmareader_rsv_level_reg[4]
    SLICE_X162Y89        LUT5 (Prop_lut5_I2_O)        0.124     3.543 f  dmareader_offset[0]_i_6/O
                         net (fo=1, routed)           0.590     4.133    dmareader_offset[0]_i_6_n_0
    SLICE_X162Y88        LUT6 (Prop_lut6_I5_O)        0.124     4.257 r  dmareader_offset[0]_i_4/O
                         net (fo=3, routed)           0.616     4.873    dmareader_request_enable
    SLICE_X158Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  storage_15_reg_0_3_0_5_i_7/O
                         net (fo=29, routed)          2.582     7.579    litedramnativeport1_cmd_valid
    SLICE_X152Y113       LUT4 (Prop_lut4_I0_O)        0.124     7.703 r  storage_15_reg_0_3_0_5_i_1/O
                         net (fo=55, routed)          3.050    10.754    cmd_buffer_sink_valid__0
    SLICE_X151Y142       LUT4 (Prop_lut4_I3_O)        0.124    10.878 r  storage_17_reg_0_3_0_3_i_1/O
                         net (fo=8, routed)           0.568    11.446    storage_17_reg_0_3_0_3/WE
    SLICE_X150Y142       RAMS32                                       r  storage_17_reg_0_3_0_3/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.635    15.103    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMS32                                       r  storage_17_reg_0_3_0_3/RAMD_D1/CLK
                         clock pessimism              0.008    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X150Y142       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.515    storage_17_reg_0_3_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            timinggenerator_hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.776ns (20.552%)  route 6.866ns (79.448%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 15.333 - 13.468 ) 
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.999     1.999    pix_clk
    SLICE_X158Y87        FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y87        FDRE (Prop_fdre_C_Q)         0.518     2.517 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.171     5.689    storage_18_reg_0_1_36_41/ADDRA0
    SLICE_X162Y78        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.839 r  storage_18_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.810     6.648    timinggenerator_sink_payload_hscan[0]
    SLICE_X161Y79        LUT6 (Prop_lut6_I1_O)        0.328     6.976 r  timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     6.976    timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X161Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.508 r  timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.784     8.292    timinggenerator_hcounter0
    SLICE_X156Y80        LUT2 (Prop_lut2_I1_O)        0.124     8.416 r  timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.759     9.176    timinggenerator_hcounter
    SLICE_X158Y87        LUT6 (Prop_lut6_I4_O)        0.124     9.300 r  timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          1.341    10.641    timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X159Y80        FDRE                                         r  timinggenerator_hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.865    15.333    pix_clk
    SLICE_X159Y80        FDRE                                         r  timinggenerator_hcounter_reg[0]/C
                         clock pessimism              0.102    15.435    
                         clock uncertainty           -0.063    15.372    
    SLICE_X159Y80        FDRE (Setup_fdre_C_R)       -0.429    14.943    timinggenerator_hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            timinggenerator_hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.776ns (20.552%)  route 6.866ns (79.448%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 15.333 - 13.468 ) 
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.999     1.999    pix_clk
    SLICE_X158Y87        FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y87        FDRE (Prop_fdre_C_Q)         0.518     2.517 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.171     5.689    storage_18_reg_0_1_36_41/ADDRA0
    SLICE_X162Y78        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.839 r  storage_18_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.810     6.648    timinggenerator_sink_payload_hscan[0]
    SLICE_X161Y79        LUT6 (Prop_lut6_I1_O)        0.328     6.976 r  timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     6.976    timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X161Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.508 r  timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.784     8.292    timinggenerator_hcounter0
    SLICE_X156Y80        LUT2 (Prop_lut2_I1_O)        0.124     8.416 r  timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.759     9.176    timinggenerator_hcounter
    SLICE_X158Y87        LUT6 (Prop_lut6_I4_O)        0.124     9.300 r  timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          1.341    10.641    timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X159Y80        FDRE                                         r  timinggenerator_hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.865    15.333    pix_clk
    SLICE_X159Y80        FDRE                                         r  timinggenerator_hcounter_reg[1]/C
                         clock pessimism              0.102    15.435    
                         clock uncertainty           -0.063    15.372    
    SLICE_X159Y80        FDRE (Setup_fdre_C_R)       -0.429    14.943    timinggenerator_hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.468%)  route 0.268ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X151Y141       FDRE                                         r  cmd_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cmd_buffer_produce_reg[0]/Q
                         net (fo=10, routed)          0.268     1.028    storage_17_reg_0_3_0_3/ADDRD0
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA/CLK
                         clock pessimism             -0.256     0.635    
    SLICE_X150Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_17_reg_0_3_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.468%)  route 0.268ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X151Y141       FDRE                                         r  cmd_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cmd_buffer_produce_reg[0]/Q
                         net (fo=10, routed)          0.268     1.028    storage_17_reg_0_3_0_3/ADDRD0
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMA_D1/CLK
                         clock pessimism             -0.256     0.635    
    SLICE_X150Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_17_reg_0_3_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.468%)  route 0.268ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X151Y141       FDRE                                         r  cmd_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cmd_buffer_produce_reg[0]/Q
                         net (fo=10, routed)          0.268     1.028    storage_17_reg_0_3_0_3/ADDRD0
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB/CLK
                         clock pessimism             -0.256     0.635    
    SLICE_X150Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_17_reg_0_3_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.468%)  route 0.268ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X151Y141       FDRE                                         r  cmd_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cmd_buffer_produce_reg[0]/Q
                         net (fo=10, routed)          0.268     1.028    storage_17_reg_0_3_0_3/ADDRD0
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMB_D1/CLK
                         clock pessimism             -0.256     0.635    
    SLICE_X150Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_17_reg_0_3_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.468%)  route 0.268ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X151Y141       FDRE                                         r  cmd_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cmd_buffer_produce_reg[0]/Q
                         net (fo=10, routed)          0.268     1.028    storage_17_reg_0_3_0_3/ADDRD0
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC/CLK
                         clock pessimism             -0.256     0.635    
    SLICE_X150Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_17_reg_0_3_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.468%)  route 0.268ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X151Y141       FDRE                                         r  cmd_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cmd_buffer_produce_reg[0]/Q
                         net (fo=10, routed)          0.268     1.028    storage_17_reg_0_3_0_3/ADDRD0
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMD32                                       r  storage_17_reg_0_3_0_3/RAMC_D1/CLK
                         clock pessimism             -0.256     0.635    
    SLICE_X150Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_17_reg_0_3_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.468%)  route 0.268ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X151Y141       FDRE                                         r  cmd_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cmd_buffer_produce_reg[0]/Q
                         net (fo=10, routed)          0.268     1.028    storage_17_reg_0_3_0_3/ADDRD0
    SLICE_X150Y142       RAMS32                                       r  storage_17_reg_0_3_0_3/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMS32                                       r  storage_17_reg_0_3_0_3/RAMD/CLK
                         clock pessimism             -0.256     0.635    
    SLICE_X150Y142       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.945    storage_17_reg_0_3_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_17_reg_0_3_0_3/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.468%)  route 0.268ns (65.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X151Y141       FDRE                                         r  cmd_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  cmd_buffer_produce_reg[0]/Q
                         net (fo=10, routed)          0.268     1.028    storage_17_reg_0_3_0_3/ADDRD0
    SLICE_X150Y142       RAMS32                                       r  storage_17_reg_0_3_0_3/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    storage_17_reg_0_3_0_3/WCLK
    SLICE_X150Y142       RAMS32                                       r  storage_17_reg_0_3_0_3/RAMD_D1/CLK
                         clock pessimism             -0.256     0.635    
    SLICE_X150Y142       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.945    storage_17_reg_0_3_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.364%)  route 0.269ns (65.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.616     0.616    pix_clk
    SLICE_X149Y115       FDRE                                         r  cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y115       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.269     1.026    storage_15_reg_0_3_6_11/ADDRD1
    SLICE_X150Y114       RAMD32                                       r  storage_15_reg_0_3_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.887     0.887    storage_15_reg_0_3_6_11/WCLK
    SLICE_X150Y114       RAMD32                                       r  storage_15_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X150Y114       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.940    storage_15_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.364%)  route 0.269ns (65.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.616     0.616    pix_clk
    SLICE_X149Y115       FDRE                                         r  cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y115       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.269     1.026    storage_15_reg_0_3_6_11/ADDRD1
    SLICE_X150Y114       RAMD32                                       r  storage_15_reg_0_3_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.887     0.887    storage_15_reg_0_3_6_11/WCLK
    SLICE_X150Y114       RAMD32                                       r  storage_15_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X150Y114       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.940    storage_15_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X8Y54    storage_19_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB18_X8Y54    storage_19_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X8Y28    storage_16_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X8Y29    storage_16_reg_0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X152Y114  storage_15_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X152Y114  storage_15_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X150Y142  storage_17_reg_0_3_0_3/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X152Y116  storage_15_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X152Y116  storage_15_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.682ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y116       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG/O
                         net (fo=5607, routed)        0.643     3.933    sys_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     3.933    
                         clock uncertainty           -0.150     3.783    
    SLICE_X162Y116       FDPE (Setup_fdpe_C_D)       -0.035     3.748    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.748    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.682    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.719ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X163Y116       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3/O
                         net (fo=9, routed)           0.643     3.933    clk200_clk
    SLICE_X163Y116       FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     3.933    
                         clock uncertainty           -0.143     3.789    
    SLICE_X163Y116       FDPE (Setup_fdpe_C_D)       -0.005     3.784    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.719    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.516ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X74Y97         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     2.642    eth_rx_clk
    SLICE_X74Y97         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.025     2.617    
    SLICE_X74Y97         FDPE (Setup_fdpe_C_D)       -0.035     2.582    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.516    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.443ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X24Y85         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     2.684    eth_tx_clk
    SLICE_X24Y85         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.684    
                         clock uncertainty           -0.161     2.523    
    SLICE_X24Y85         FDPE (Setup_fdpe_C_D)       -0.005     2.518    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.443    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset      | FDPE           | -        |     0.259 (r) | FAST    |     2.513 (r) | SLOW    | main_soclinux_clkout0 |
clk100     | eth_mdio       | FDRE           | -        |     2.793 (r) | FAST    |    -0.926 (r) | SLOW    | main_soclinux_clkout0 |
clk100     | serial_rx      | FDRE           | -        |     2.384 (r) | SLOW    |    -0.733 (r) | SLOW    | main_soclinux_clkout0 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.163 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -1.777 (f) | FAST    |     6.579 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -1.253 (r) | FAST    |     5.163 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -1.850 (f) | FAST    |     6.768 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.171 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -1.814 (f) | FAST    |     6.647 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -1.232 (r) | FAST    |     5.148 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -1.700 (f) | FAST    |     6.415 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -1.230 (r) | FAST    |     5.146 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -1.677 (f) | FAST    |     6.373 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -1.252 (r) | FAST    |     5.163 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -1.788 (f) | FAST    |     6.622 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -1.723 (f) | FAST    |     6.438 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.173 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -1.771 (f) | FAST    |     6.599 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -1.244 (r) | FAST    |     5.162 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -1.767 (f) | FAST    |     6.547 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -1.233 (r) | FAST    |     5.151 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -1.870 (f) | FAST    |     6.836 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.174 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -1.787 (f) | FAST    |     6.562 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -1.236 (r) | FAST    |     5.155 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -1.773 (f) | FAST    |     6.584 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -1.842 (f) | FAST    |     6.678 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -1.226 (r) | FAST    |     5.145 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -1.879 (f) | FAST    |     6.802 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -1.243 (r) | FAST    |     5.162 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -1.793 (f) | FAST    |     6.598 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -1.236 (r) | FAST    |     5.154 (r) | SLOW    | main_soclinux_clkout1 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -1.894 (f) | FAST    |     6.813 (f) | SLOW    | main_soclinux_clkout1 |
clk100     | cpu_reset      | FDPE           | -        |     0.254 (r) | FAST    |     2.466 (r) | SLOW    | main_soclinux_clkout3 |
eth_rx_clk | eth_rx_ctl     | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                       |
eth_rx_clk | eth_rx_ctl     | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[0] | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[0] | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[1] | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1] | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[2] | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2] | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[3] | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3] | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                       |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | ddram_dq[0]      | FDRE           | -     |     11.733 (r) | SLOW    |      3.020 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[1]      | FDRE           | -     |     11.110 (r) | SLOW    |      2.734 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[2]      | FDRE           | -     |     11.119 (r) | SLOW    |      2.736 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[3]      | FDRE           | -     |     11.734 (r) | SLOW    |      3.045 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[4]      | FDRE           | -     |     11.894 (r) | SLOW    |      3.122 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[5]      | FDRE           | -     |     10.969 (r) | SLOW    |      2.677 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[6]      | FDRE           | -     |     11.584 (r) | SLOW    |      2.965 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[7]      | FDRE           | -     |     11.269 (r) | SLOW    |      2.799 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[8]      | FDRE           | -     |     12.034 (r) | SLOW    |      3.164 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[9]      | FDRE           | -     |     12.654 (r) | SLOW    |      3.465 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[10]     | FDRE           | -     |     12.046 (r) | SLOW    |      3.167 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[11]     | FDRE           | -     |     12.339 (r) | SLOW    |      3.312 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[12]     | FDRE           | -     |     12.804 (r) | SLOW    |      3.521 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[13]     | FDRE           | -     |     12.954 (r) | SLOW    |      3.602 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[14]     | FDRE           | -     |     12.352 (r) | SLOW    |      3.319 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dq[15]     | FDRE           | -     |     13.246 (r) | SLOW    |      3.709 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dqs_n[0]   | FDRE           | -     |     11.421 (r) | SLOW    |      2.863 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dqs_n[1]   | FDRE           | -     |     12.503 (r) | SLOW    |      3.363 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dqs_p[0]   | FDRE           | -     |     11.422 (r) | SLOW    |      2.866 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_dqs_p[1]   | FDRE           | -     |     12.504 (r) | SLOW    |      3.361 (r) | FAST    | main_soclinux_clkout0    |
clk100     | eth_mdc          | FDRE           | -     |     14.937 (r) | SLOW    |      4.916 (r) | FAST    | main_soclinux_clkout0    |
clk100     | eth_mdio         | FDSE           | -     |     15.546 (r) | SLOW    |      4.942 (r) | FAST    | main_soclinux_clkout0    |
clk100     | eth_rst_n        | FDRE           | -     |     16.968 (r) | SLOW    |      4.553 (r) | FAST    | main_soclinux_clkout0    |
clk100     | serial_tx        | FDSE           | -     |     15.686 (r) | SLOW    |      5.131 (r) | FAST    | main_soclinux_clkout0    |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.629 (r) | SLOW    |      2.506 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.650 (r) | SLOW    |      2.522 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.642 (r) | SLOW    |      2.518 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.638 (r) | SLOW    |      2.517 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.486 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.652 (r) | SLOW    |      2.525 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.654 (r) | SLOW    |      2.527 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.511 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.652 (r) | SLOW    |      2.524 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.660 (r) | SLOW    |      2.533 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.617 (r) | SLOW    |      2.491 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.640 (r) | SLOW    |      2.512 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.664 (r) | SLOW    |      2.537 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.519 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.638 (r) | SLOW    |      2.510 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.621 (r) | SLOW    |      2.500 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.485 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.625 (r) | SLOW    |      2.499 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.615 (r) | SLOW    |      2.494 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.487 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.796 (r) | SLOW    |      2.512 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.798 (r) | SLOW    |      2.515 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.616 (r) | SLOW    |      2.496 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.638 (r) | SLOW    |      2.511 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.573 (r) | SLOW    |      2.189 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.174 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.566 (r) | SLOW    |      2.171 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.205 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.207 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.565 (r) | SLOW    |      2.177 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.573 (r) | SLOW    |      2.190 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.566 (r) | SLOW    |      2.169 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.196 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.579 (r) | SLOW    |      2.210 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.184 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.578 (r) | SLOW    |      2.204 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.579 (r) | SLOW    |      2.201 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.580 (r) | SLOW    |      2.218 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.578 (r) | SLOW    |      2.197 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.580 (r) | SLOW    |      2.209 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.491 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.488 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.508 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.633 (r) | SLOW    |      2.512 (r) | FAST    | main_soclinux_clkout1    |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.195 (r) | SLOW    |      2.792 (r) | FAST    | main_soclinux_clkout2    |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.202 (r) | SLOW    |      2.797 (r) | FAST    | main_soclinux_clkout2    |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.196 (r) | SLOW    |      2.794 (r) | FAST    | main_soclinux_clkout2    |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.203 (r) | SLOW    |      2.795 (r) | FAST    | main_soclinux_clkout2    |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | main_ethphy_pll_clk_tx90 |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | main_ethphy_pll_clk_tx90 |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                          |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                          |
pix5x_clk  | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                          |
pix5x_clk  | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         9.897 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk100      |         0.129 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk100      |        -0.169 | FAST    |               |         |               |         |               |         |
pix_clk    | clk100      |         2.872 | SLOW    |               |         |               |         |               |         |
clk100     | eth_rx_clk  |        10.635 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.389 | SLOW    |               |         |               |         |               |         |
clk100     | eth_tx_clk  |        12.767 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.471 | SLOW    |               |         |               |         |               |         |
pix_clk    | pix5x_clk   |         2.544 | SLOW    |               |         |               |         |               |         |
clk100     | pix_clk     |        11.974 | SLOW    |               |         |               |         |               |         |
pix_clk    | pix_clk     |        10.399 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.610 ns
Ideal Clock Offset to Actual Clock: 4.031 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.248 (r) | FAST    |   5.163 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.777 (f) | FAST    |   6.579 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.253 (r) | FAST    |   5.163 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.850 (f) | FAST    |   6.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.259 (r) | FAST    |   5.171 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.814 (f) | FAST    |   6.647 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.232 (r) | FAST    |   5.148 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.700 (f) | FAST    |   6.415 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.230 (r) | FAST    |   5.146 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.677 (f) | FAST    |   6.373 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.252 (r) | FAST    |   5.163 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.788 (f) | FAST    |   6.622 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.723 (f) | FAST    |   6.438 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.262 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.771 (f) | FAST    |   6.599 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.244 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.767 (f) | FAST    |   6.547 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.233 (r) | FAST    |   5.151 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.870 (f) | FAST    |   6.836 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.256 (r) | FAST    |   5.174 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.787 (f) | FAST    |   6.562 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.236 (r) | FAST    |   5.155 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.773 (f) | FAST    |   6.584 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.842 (f) | FAST    |   6.678 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.226 (r) | FAST    |   5.145 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.879 (f) | FAST    |   6.802 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.243 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.793 (f) | FAST    |   6.598 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.236 (r) | FAST    |   5.154 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.894 (f) | FAST    |   6.813 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.226 (r) | FAST    |   6.836 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.629 (r) | SLOW    |   2.506 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.650 (r) | SLOW    |   2.522 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.642 (r) | SLOW    |   2.518 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.638 (r) | SLOW    |   2.517 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.614 (r) | SLOW    |   2.486 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.652 (r) | SLOW    |   2.525 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.654 (r) | SLOW    |   2.527 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.639 (r) | SLOW    |   2.511 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.652 (r) | SLOW    |   2.524 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.660 (r) | SLOW    |   2.533 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.617 (r) | SLOW    |   2.491 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.640 (r) | SLOW    |   2.512 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.664 (r) | SLOW    |   2.537 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.647 (r) | SLOW    |   2.519 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.638 (r) | SLOW    |   2.510 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.664 (r) | SLOW    |   2.486 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.621 (r) | SLOW    |   2.500 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.609 (r) | SLOW    |   2.485 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.625 (r) | SLOW    |   2.499 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.625 (r) | SLOW    |   2.485 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.616 (r) | SLOW    |   2.496 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.638 (r) | SLOW    |   2.511 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.638 (r) | SLOW    |   2.496 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.276 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   11.733 (r) | SLOW    |   2.189 (r) | FAST    |    0.764 |
ddram_dq[1]        |   11.110 (r) | SLOW    |   2.174 (r) | FAST    |    0.140 |
ddram_dq[2]        |   11.119 (r) | SLOW    |   2.171 (r) | FAST    |    0.150 |
ddram_dq[3]        |   11.734 (r) | SLOW    |   2.205 (r) | FAST    |    0.764 |
ddram_dq[4]        |   11.894 (r) | SLOW    |   2.207 (r) | FAST    |    0.924 |
ddram_dq[5]        |   10.969 (r) | SLOW    |   2.177 (r) | FAST    |    0.008 |
ddram_dq[6]        |   11.584 (r) | SLOW    |   2.190 (r) | FAST    |    0.615 |
ddram_dq[7]        |   11.269 (r) | SLOW    |   2.169 (r) | FAST    |    0.300 |
ddram_dq[8]        |   12.034 (r) | SLOW    |   2.196 (r) | FAST    |    1.064 |
ddram_dq[9]        |   12.654 (r) | SLOW    |   2.210 (r) | FAST    |    1.684 |
ddram_dq[10]       |   12.046 (r) | SLOW    |   2.184 (r) | FAST    |    1.077 |
ddram_dq[11]       |   12.339 (r) | SLOW    |   2.204 (r) | FAST    |    1.370 |
ddram_dq[12]       |   12.804 (r) | SLOW    |   2.201 (r) | FAST    |    1.834 |
ddram_dq[13]       |   12.954 (r) | SLOW    |   2.218 (r) | FAST    |    1.984 |
ddram_dq[14]       |   12.352 (r) | SLOW    |   2.197 (r) | FAST    |    1.382 |
ddram_dq[15]       |   13.246 (r) | SLOW    |   2.209 (r) | FAST    |    2.276 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.246 (r) | SLOW    |   2.169 (r) | FAST    |    2.276 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.083 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   11.421 (r) | SLOW    |   2.792 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   12.503 (r) | SLOW    |   2.797 (r) | FAST    |    1.082 |
ddram_dqs_p[0]     |   11.422 (r) | SLOW    |   2.794 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   12.504 (r) | SLOW    |   2.795 (r) | FAST    |    1.083 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.504 (r) | SLOW    |   2.792 (r) | FAST    |    1.083 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




