    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; A
A__0__DM__MASK EQU 0x07
A__0__DM__SHIFT EQU 0
A__0__DR EQU CYREG_PRT0_DR
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A__0__HSIOM_MASK EQU 0x0000000F
A__0__HSIOM_SHIFT EQU 0
A__0__INTCFG EQU CYREG_PRT0_INTCFG
A__0__INTSTAT EQU CYREG_PRT0_INTSTAT
A__0__MASK EQU 0x01
A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__0__PC EQU CYREG_PRT0_PC
A__0__PC2 EQU CYREG_PRT0_PC2
A__0__PORT EQU 0
A__0__PS EQU CYREG_PRT0_PS
A__0__SHIFT EQU 0
A__DR EQU CYREG_PRT0_DR
A__INTCFG EQU CYREG_PRT0_INTCFG
A__INTSTAT EQU CYREG_PRT0_INTSTAT
A__MASK EQU 0x01
A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__PC EQU CYREG_PRT0_PC
A__PC2 EQU CYREG_PRT0_PC2
A__PORT EQU 0
A__PS EQU CYREG_PRT0_PS
A__SHIFT EQU 0

; B
B__0__DM__MASK EQU 0x38
B__0__DM__SHIFT EQU 3
B__0__DR EQU CYREG_PRT0_DR
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B__0__HSIOM_MASK EQU 0x000000F0
B__0__HSIOM_SHIFT EQU 4
B__0__INTCFG EQU CYREG_PRT0_INTCFG
B__0__INTSTAT EQU CYREG_PRT0_INTSTAT
B__0__MASK EQU 0x02
B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B__0__PC EQU CYREG_PRT0_PC
B__0__PC2 EQU CYREG_PRT0_PC2
B__0__PORT EQU 0
B__0__PS EQU CYREG_PRT0_PS
B__0__SHIFT EQU 1
B__DR EQU CYREG_PRT0_DR
B__INTCFG EQU CYREG_PRT0_INTCFG
B__INTSTAT EQU CYREG_PRT0_INTSTAT
B__MASK EQU 0x02
B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B__PC EQU CYREG_PRT0_PC
B__PC2 EQU CYREG_PRT0_PC2
B__PORT EQU 0
B__PS EQU CYREG_PRT0_PS
B__SHIFT EQU 1

; IU
IU__0__DM__MASK EQU 0x1C0
IU__0__DM__SHIFT EQU 6
IU__0__DR EQU CYREG_PRT2_DR
IU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
IU__0__HSIOM_MASK EQU 0x00000F00
IU__0__HSIOM_SHIFT EQU 8
IU__0__INTCFG EQU CYREG_PRT2_INTCFG
IU__0__INTSTAT EQU CYREG_PRT2_INTSTAT
IU__0__MASK EQU 0x04
IU__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
IU__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
IU__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
IU__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
IU__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
IU__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
IU__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
IU__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
IU__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
IU__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
IU__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
IU__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
IU__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
IU__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
IU__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
IU__0__PC EQU CYREG_PRT2_PC
IU__0__PC2 EQU CYREG_PRT2_PC2
IU__0__PORT EQU 2
IU__0__PS EQU CYREG_PRT2_PS
IU__0__SHIFT EQU 2
IU__DR EQU CYREG_PRT2_DR
IU__INTCFG EQU CYREG_PRT2_INTCFG
IU__INTSTAT EQU CYREG_PRT2_INTSTAT
IU__MASK EQU 0x04
IU__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
IU__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
IU__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
IU__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
IU__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
IU__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
IU__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
IU__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
IU__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
IU__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
IU__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
IU__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
IU__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
IU__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
IU__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
IU__PC EQU CYREG_PRT2_PC
IU__PC2 EQU CYREG_PRT2_PC2
IU__PORT EQU 2
IU__PS EQU CYREG_PRT2_PS
IU__SHIFT EQU 2

; IV
IV__0__DM__MASK EQU 0xE00
IV__0__DM__SHIFT EQU 9
IV__0__DR EQU CYREG_PRT2_DR
IV__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
IV__0__HSIOM_MASK EQU 0x0000F000
IV__0__HSIOM_SHIFT EQU 12
IV__0__INTCFG EQU CYREG_PRT2_INTCFG
IV__0__INTSTAT EQU CYREG_PRT2_INTSTAT
IV__0__MASK EQU 0x08
IV__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
IV__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
IV__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
IV__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
IV__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
IV__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
IV__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
IV__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
IV__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
IV__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
IV__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
IV__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
IV__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
IV__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
IV__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
IV__0__PC EQU CYREG_PRT2_PC
IV__0__PC2 EQU CYREG_PRT2_PC2
IV__0__PORT EQU 2
IV__0__PS EQU CYREG_PRT2_PS
IV__0__SHIFT EQU 3
IV__DR EQU CYREG_PRT2_DR
IV__INTCFG EQU CYREG_PRT2_INTCFG
IV__INTSTAT EQU CYREG_PRT2_INTSTAT
IV__MASK EQU 0x08
IV__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
IV__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
IV__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
IV__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
IV__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
IV__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
IV__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
IV__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
IV__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
IV__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
IV__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
IV__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
IV__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
IV__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
IV__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
IV__PC EQU CYREG_PRT2_PC
IV__PC2 EQU CYREG_PRT2_PC2
IV__PORT EQU 2
IV__PS EQU CYREG_PRT2_PS
IV__SHIFT EQU 3

; XU
XU__0__DM__MASK EQU 0x1C0
XU__0__DM__SHIFT EQU 6
XU__0__DR EQU CYREG_PRT0_DR
XU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
XU__0__HSIOM_MASK EQU 0x00000F00
XU__0__HSIOM_SHIFT EQU 8
XU__0__INTCFG EQU CYREG_PRT0_INTCFG
XU__0__INTSTAT EQU CYREG_PRT0_INTSTAT
XU__0__MASK EQU 0x04
XU__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XU__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XU__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XU__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XU__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XU__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XU__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XU__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XU__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XU__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XU__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XU__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XU__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XU__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XU__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XU__0__PC EQU CYREG_PRT0_PC
XU__0__PC2 EQU CYREG_PRT0_PC2
XU__0__PORT EQU 0
XU__0__PS EQU CYREG_PRT0_PS
XU__0__SHIFT EQU 2
XU__DR EQU CYREG_PRT0_DR
XU__INTCFG EQU CYREG_PRT0_INTCFG
XU__INTSTAT EQU CYREG_PRT0_INTSTAT
XU__MASK EQU 0x04
XU__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XU__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XU__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XU__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XU__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XU__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XU__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XU__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XU__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XU__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XU__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XU__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XU__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XU__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XU__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XU__PC EQU CYREG_PRT0_PC
XU__PC2 EQU CYREG_PRT0_PC2
XU__PORT EQU 0
XU__PS EQU CYREG_PRT0_PS
XU__SHIFT EQU 2

; XV
XV__0__DM__MASK EQU 0xE00
XV__0__DM__SHIFT EQU 9
XV__0__DR EQU CYREG_PRT0_DR
XV__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
XV__0__HSIOM_MASK EQU 0x0000F000
XV__0__HSIOM_SHIFT EQU 12
XV__0__INTCFG EQU CYREG_PRT0_INTCFG
XV__0__INTSTAT EQU CYREG_PRT0_INTSTAT
XV__0__MASK EQU 0x08
XV__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XV__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XV__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XV__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XV__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XV__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XV__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XV__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XV__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XV__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XV__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XV__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XV__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XV__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XV__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XV__0__PC EQU CYREG_PRT0_PC
XV__0__PC2 EQU CYREG_PRT0_PC2
XV__0__PORT EQU 0
XV__0__PS EQU CYREG_PRT0_PS
XV__0__SHIFT EQU 3
XV__DR EQU CYREG_PRT0_DR
XV__INTCFG EQU CYREG_PRT0_INTCFG
XV__INTSTAT EQU CYREG_PRT0_INTSTAT
XV__MASK EQU 0x08
XV__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XV__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XV__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XV__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XV__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XV__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XV__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XV__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XV__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XV__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XV__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XV__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XV__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XV__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XV__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XV__PC EQU CYREG_PRT0_PC
XV__PC2 EQU CYREG_PRT0_PC2
XV__PORT EQU 0
XV__PS EQU CYREG_PRT0_PS
XV__SHIFT EQU 3

; XW
XW__0__DM__MASK EQU 0x1C0000
XW__0__DM__SHIFT EQU 18
XW__0__DR EQU CYREG_PRT0_DR
XW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
XW__0__HSIOM_MASK EQU 0x0F000000
XW__0__HSIOM_SHIFT EQU 24
XW__0__INTCFG EQU CYREG_PRT0_INTCFG
XW__0__INTSTAT EQU CYREG_PRT0_INTSTAT
XW__0__MASK EQU 0x40
XW__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XW__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XW__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XW__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XW__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XW__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XW__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XW__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XW__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XW__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XW__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XW__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XW__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XW__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XW__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XW__0__PC EQU CYREG_PRT0_PC
XW__0__PC2 EQU CYREG_PRT0_PC2
XW__0__PORT EQU 0
XW__0__PS EQU CYREG_PRT0_PS
XW__0__SHIFT EQU 6
XW__DR EQU CYREG_PRT0_DR
XW__INTCFG EQU CYREG_PRT0_INTCFG
XW__INTSTAT EQU CYREG_PRT0_INTSTAT
XW__MASK EQU 0x40
XW__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XW__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XW__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XW__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XW__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XW__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XW__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XW__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XW__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XW__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XW__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XW__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XW__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XW__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XW__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XW__PC EQU CYREG_PRT0_PC
XW__PC2 EQU CYREG_PRT0_PC2
XW__PORT EQU 0
XW__PS EQU CYREG_PRT0_PS
XW__SHIFT EQU 6

; ADC_Bypass
ADC_Bypass__0__DM__MASK EQU 0xE00000
ADC_Bypass__0__DM__SHIFT EQU 21
ADC_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_PRT1_DR
ADC_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_PRT1_PS
ADC_Bypass__SHIFT EQU 7

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

; ADC_cy_psoc4_sarmux_8
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG EQU 0

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; err
err__0__DM__MASK EQU 0xE00
err__0__DM__SHIFT EQU 9
err__0__DR EQU CYREG_PRT3_DR
err__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
err__0__HSIOM_MASK EQU 0x0000F000
err__0__HSIOM_SHIFT EQU 12
err__0__INTCFG EQU CYREG_PRT3_INTCFG
err__0__INTSTAT EQU CYREG_PRT3_INTSTAT
err__0__MASK EQU 0x08
err__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
err__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
err__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
err__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
err__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
err__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
err__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
err__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
err__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
err__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
err__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
err__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
err__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
err__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
err__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
err__0__PC EQU CYREG_PRT3_PC
err__0__PC2 EQU CYREG_PRT3_PC2
err__0__PORT EQU 3
err__0__PS EQU CYREG_PRT3_PS
err__0__SHIFT EQU 3
err__DR EQU CYREG_PRT3_DR
err__INTCFG EQU CYREG_PRT3_INTCFG
err__INTSTAT EQU CYREG_PRT3_INTSTAT
err__MASK EQU 0x08
err__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
err__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
err__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
err__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
err__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
err__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
err__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
err__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
err__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
err__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
err__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
err__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
err__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
err__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
err__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
err__PC EQU CYREG_PRT3_PC
err__PC2 EQU CYREG_PRT3_PC2
err__PORT EQU 3
err__PS EQU CYREG_PRT3_PS
err__SHIFT EQU 3

; vin
vin__0__DM__MASK EQU 0x1C0
vin__0__DM__SHIFT EQU 6
vin__0__DR EQU CYREG_PRT3_DR
vin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
vin__0__HSIOM_MASK EQU 0x00000F00
vin__0__HSIOM_SHIFT EQU 8
vin__0__INTCFG EQU CYREG_PRT3_INTCFG
vin__0__INTSTAT EQU CYREG_PRT3_INTSTAT
vin__0__MASK EQU 0x04
vin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
vin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
vin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
vin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
vin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
vin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
vin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
vin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
vin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
vin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
vin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
vin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
vin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
vin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
vin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
vin__0__PC EQU CYREG_PRT3_PC
vin__0__PC2 EQU CYREG_PRT3_PC2
vin__0__PORT EQU 3
vin__0__PS EQU CYREG_PRT3_PS
vin__0__SHIFT EQU 2
vin__DR EQU CYREG_PRT3_DR
vin__INTCFG EQU CYREG_PRT3_INTCFG
vin__INTSTAT EQU CYREG_PRT3_INTSTAT
vin__MASK EQU 0x04
vin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
vin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
vin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
vin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
vin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
vin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
vin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
vin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
vin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
vin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
vin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
vin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
vin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
vin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
vin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
vin__PC EQU CYREG_PRT3_PC
vin__PC2 EQU CYREG_PRT3_PC2
vin__PORT EQU 3
vin__PS EQU CYREG_PRT3_PS
vin__SHIFT EQU 2

; QDEC_bQuadDec
QDEC_bQuadDec_Stsreg__0__MASK EQU 0x01
QDEC_bQuadDec_Stsreg__0__POS EQU 0
QDEC_bQuadDec_Stsreg__1__MASK EQU 0x02
QDEC_bQuadDec_Stsreg__1__POS EQU 1
QDEC_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
QDEC_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
QDEC_bQuadDec_Stsreg__2__MASK EQU 0x04
QDEC_bQuadDec_Stsreg__2__POS EQU 2
QDEC_bQuadDec_Stsreg__3__MASK EQU 0x08
QDEC_bQuadDec_Stsreg__3__POS EQU 3
QDEC_bQuadDec_Stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
QDEC_bQuadDec_Stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
QDEC_bQuadDec_Stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
QDEC_bQuadDec_Stsreg__MASK EQU 0x0F
QDEC_bQuadDec_Stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
QDEC_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
QDEC_bQuadDec_Stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00

; QDEC_Cnt16_CounterUDB
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
QDEC_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
QDEC_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
QDEC_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02

; QDEC_isr
QDEC_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
QDEC_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
QDEC_isr__INTC_MASK EQU 0x01
QDEC_isr__INTC_NUMBER EQU 0
QDEC_isr__INTC_PRIOR_MASK EQU 0xC0
QDEC_isr__INTC_PRIOR_NUM EQU 3
QDEC_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
QDEC_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
QDEC_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_rx
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT3_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__0__PC EQU CYREG_PRT3_PC
UART_rx__0__PC2 EQU CYREG_PRT3_PC2
UART_rx__0__PORT EQU 3
UART_rx__0__PS EQU CYREG_PRT3_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT3_DR
UART_rx__INTCFG EQU CYREG_PRT3_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__PC EQU CYREG_PRT3_PC
UART_rx__PC2 EQU CYREG_PRT3_PC2
UART_rx__PORT EQU 3
UART_rx__PS EQU CYREG_PRT3_PS
UART_rx__SHIFT EQU 0

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_SCBCLK
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A02
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A02

; UART_tx
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT3_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__0__PC EQU CYREG_PRT3_PC
UART_tx__0__PC2 EQU CYREG_PRT3_PC2
UART_tx__0__PORT EQU 3
UART_tx__0__PS EQU CYREG_PRT3_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT3_DR
UART_tx__INTCFG EQU CYREG_PRT3_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__PC EQU CYREG_PRT3_PC
UART_tx__PC2 EQU CYREG_PRT3_PC2
UART_tx__PORT EQU 3
UART_tx__PS EQU CYREG_PRT3_PS
UART_tx__SHIFT EQU 1

; UPWM_cy_m0s8_tcpwm_1
UPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
UPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
UPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
UPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
UPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
UPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
UPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
UPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
UPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
UPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
UPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
UPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
UPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
UPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
UPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
UPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
UPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
UPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
UPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
UPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
UPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
UPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; VPWM_cy_m0s8_tcpwm_1
VPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
VPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
VPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
VPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
VPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
VPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
VPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
VPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
VPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
VPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
VPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
VPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
VPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
VPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
VPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; WPWM_cy_m0s8_tcpwm_1
WPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
WPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
WPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
WPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
WPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
WPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
WPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
WPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
WPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
WPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
WPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
WPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
WPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
WPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
WPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; step
step__0__DM__MASK EQU 0x1C0
step__0__DM__SHIFT EQU 6
step__0__DR EQU CYREG_PRT4_DR
step__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
step__0__HSIOM_MASK EQU 0x00000F00
step__0__HSIOM_SHIFT EQU 8
step__0__INTCFG EQU CYREG_PRT4_INTCFG
step__0__INTSTAT EQU CYREG_PRT4_INTSTAT
step__0__MASK EQU 0x04
step__0__PC EQU CYREG_PRT4_PC
step__0__PC2 EQU CYREG_PRT4_PC2
step__0__PORT EQU 4
step__0__PS EQU CYREG_PRT4_PS
step__0__SHIFT EQU 2
step__DR EQU CYREG_PRT4_DR
step__INTCFG EQU CYREG_PRT4_INTCFG
step__INTSTAT EQU CYREG_PRT4_INTSTAT
step__MASK EQU 0x04
step__PC EQU CYREG_PRT4_PC
step__PC2 EQU CYREG_PRT4_PC2
step__PORT EQU 4
step__PS EQU CYREG_PRT4_PS
step__SHIFT EQU 2
step__SNAP EQU CYREG_PRT4_INTSTAT

; ulow
ulow__0__DM__MASK EQU 0xE00000
ulow__0__DM__SHIFT EQU 21
ulow__0__DR EQU CYREG_PRT2_DR
ulow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ulow__0__HSIOM_MASK EQU 0xF0000000
ulow__0__HSIOM_SHIFT EQU 28
ulow__0__INTCFG EQU CYREG_PRT2_INTCFG
ulow__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ulow__0__MASK EQU 0x80
ulow__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
ulow__0__OUT_SEL_SHIFT EQU 14
ulow__0__OUT_SEL_VAL EQU 0
ulow__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ulow__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ulow__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ulow__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ulow__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ulow__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ulow__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ulow__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ulow__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ulow__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ulow__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ulow__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ulow__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ulow__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ulow__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ulow__0__PC EQU CYREG_PRT2_PC
ulow__0__PC2 EQU CYREG_PRT2_PC2
ulow__0__PORT EQU 2
ulow__0__PS EQU CYREG_PRT2_PS
ulow__0__SHIFT EQU 7
ulow__DR EQU CYREG_PRT2_DR
ulow__INTCFG EQU CYREG_PRT2_INTCFG
ulow__INTSTAT EQU CYREG_PRT2_INTSTAT
ulow__MASK EQU 0x80
ulow__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ulow__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ulow__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ulow__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ulow__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ulow__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ulow__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ulow__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ulow__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ulow__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ulow__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ulow__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ulow__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ulow__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ulow__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ulow__PC EQU CYREG_PRT2_PC
ulow__PC2 EQU CYREG_PRT2_PC2
ulow__PORT EQU 2
ulow__PS EQU CYREG_PRT2_PS
ulow__SHIFT EQU 7

; vlow
vlow__0__DM__MASK EQU 0x38000
vlow__0__DM__SHIFT EQU 15
vlow__0__DR EQU CYREG_PRT2_DR
vlow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
vlow__0__HSIOM_MASK EQU 0x00F00000
vlow__0__HSIOM_SHIFT EQU 20
vlow__0__INTCFG EQU CYREG_PRT2_INTCFG
vlow__0__INTSTAT EQU CYREG_PRT2_INTSTAT
vlow__0__MASK EQU 0x20
vlow__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
vlow__0__OUT_SEL_SHIFT EQU 10
vlow__0__OUT_SEL_VAL EQU 3
vlow__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
vlow__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
vlow__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
vlow__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
vlow__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
vlow__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
vlow__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
vlow__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
vlow__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
vlow__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
vlow__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
vlow__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
vlow__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
vlow__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
vlow__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
vlow__0__PC EQU CYREG_PRT2_PC
vlow__0__PC2 EQU CYREG_PRT2_PC2
vlow__0__PORT EQU 2
vlow__0__PS EQU CYREG_PRT2_PS
vlow__0__SHIFT EQU 5
vlow__DR EQU CYREG_PRT2_DR
vlow__INTCFG EQU CYREG_PRT2_INTCFG
vlow__INTSTAT EQU CYREG_PRT2_INTSTAT
vlow__MASK EQU 0x20
vlow__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
vlow__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
vlow__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
vlow__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
vlow__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
vlow__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
vlow__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
vlow__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
vlow__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
vlow__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
vlow__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
vlow__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
vlow__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
vlow__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
vlow__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
vlow__PC EQU CYREG_PRT2_PC
vlow__PC2 EQU CYREG_PRT2_PC2
vlow__PORT EQU 2
vlow__PS EQU CYREG_PRT2_PS
vlow__SHIFT EQU 5

; wlow
wlow__0__DM__MASK EQU 0x38
wlow__0__DM__SHIFT EQU 3
wlow__0__DR EQU CYREG_PRT1_DR
wlow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
wlow__0__HSIOM_MASK EQU 0x000000F0
wlow__0__HSIOM_SHIFT EQU 4
wlow__0__INTCFG EQU CYREG_PRT1_INTCFG
wlow__0__INTSTAT EQU CYREG_PRT1_INTSTAT
wlow__0__MASK EQU 0x02
wlow__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
wlow__0__OUT_SEL_SHIFT EQU 2
wlow__0__OUT_SEL_VAL EQU 0
wlow__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
wlow__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
wlow__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
wlow__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
wlow__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
wlow__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
wlow__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
wlow__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
wlow__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
wlow__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
wlow__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
wlow__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
wlow__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
wlow__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
wlow__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
wlow__0__PC EQU CYREG_PRT1_PC
wlow__0__PC2 EQU CYREG_PRT1_PC2
wlow__0__PORT EQU 1
wlow__0__PS EQU CYREG_PRT1_PS
wlow__0__SHIFT EQU 1
wlow__DR EQU CYREG_PRT1_DR
wlow__INTCFG EQU CYREG_PRT1_INTCFG
wlow__INTSTAT EQU CYREG_PRT1_INTSTAT
wlow__MASK EQU 0x02
wlow__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
wlow__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
wlow__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
wlow__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
wlow__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
wlow__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
wlow__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
wlow__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
wlow__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
wlow__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
wlow__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
wlow__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
wlow__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
wlow__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
wlow__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
wlow__PC EQU CYREG_PRT1_PC
wlow__PC2 EQU CYREG_PRT1_PC2
wlow__PORT EQU 1
wlow__PS EQU CYREG_PRT1_PS
wlow__SHIFT EQU 1

; error
error__0__DM__MASK EQU 0x07
error__0__DM__SHIFT EQU 0
error__0__DR EQU CYREG_PRT4_DR
error__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
error__0__HSIOM_MASK EQU 0x0000000F
error__0__HSIOM_SHIFT EQU 0
error__0__INTCFG EQU CYREG_PRT4_INTCFG
error__0__INTSTAT EQU CYREG_PRT4_INTSTAT
error__0__MASK EQU 0x01
error__0__PC EQU CYREG_PRT4_PC
error__0__PC2 EQU CYREG_PRT4_PC2
error__0__PORT EQU 4
error__0__PS EQU CYREG_PRT4_PS
error__0__SHIFT EQU 0
error__DR EQU CYREG_PRT4_DR
error__INTCFG EQU CYREG_PRT4_INTCFG
error__INTSTAT EQU CYREG_PRT4_INTSTAT
error__MASK EQU 0x01
error__PC EQU CYREG_PRT4_PC
error__PC2 EQU CYREG_PRT4_PC2
error__PORT EQU 4
error__PS EQU CYREG_PRT4_PS
error__SHIFT EQU 0

; reset
reset__0__DM__MASK EQU 0x38
reset__0__DM__SHIFT EQU 3
reset__0__DR EQU CYREG_PRT4_DR
reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
reset__0__HSIOM_MASK EQU 0x000000F0
reset__0__HSIOM_SHIFT EQU 4
reset__0__INTCFG EQU CYREG_PRT4_INTCFG
reset__0__INTSTAT EQU CYREG_PRT4_INTSTAT
reset__0__MASK EQU 0x02
reset__0__PC EQU CYREG_PRT4_PC
reset__0__PC2 EQU CYREG_PRT4_PC2
reset__0__PORT EQU 4
reset__0__PS EQU CYREG_PRT4_PS
reset__0__SHIFT EQU 1
reset__DR EQU CYREG_PRT4_DR
reset__INTCFG EQU CYREG_PRT4_INTCFG
reset__INTSTAT EQU CYREG_PRT4_INTSTAT
reset__MASK EQU 0x02
reset__PC EQU CYREG_PRT4_PC
reset__PC2 EQU CYREG_PRT4_PC2
reset__PORT EQU 4
reset__PS EQU CYREG_PRT4_PS
reset__SHIFT EQU 1

; rxISR
rxISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
rxISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
rxISR__INTC_MASK EQU 0x800
rxISR__INTC_NUMBER EQU 11
rxISR__INTC_PRIOR_MASK EQU 0xC0000000
rxISR__INTC_PRIOR_NUM EQU 3
rxISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
rxISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
rxISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; txISR
txISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
txISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
txISR__INTC_MASK EQU 0x04
txISR__INTC_NUMBER EQU 2
txISR__INTC_PRIOR_MASK EQU 0xC00000
txISR__INTC_PRIOR_NUM EQU 3
txISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
txISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
txISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; uhigh
uhigh__0__DM__MASK EQU 0x1C0000
uhigh__0__DM__SHIFT EQU 18
uhigh__0__DR EQU CYREG_PRT2_DR
uhigh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
uhigh__0__HSIOM_MASK EQU 0x0F000000
uhigh__0__HSIOM_SHIFT EQU 24
uhigh__0__INTCFG EQU CYREG_PRT2_INTCFG
uhigh__0__INTSTAT EQU CYREG_PRT2_INTSTAT
uhigh__0__MASK EQU 0x40
uhigh__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
uhigh__0__OUT_SEL_SHIFT EQU 12
uhigh__0__OUT_SEL_VAL EQU 1
uhigh__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
uhigh__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
uhigh__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
uhigh__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
uhigh__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
uhigh__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
uhigh__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
uhigh__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
uhigh__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
uhigh__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
uhigh__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
uhigh__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
uhigh__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
uhigh__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
uhigh__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
uhigh__0__PC EQU CYREG_PRT2_PC
uhigh__0__PC2 EQU CYREG_PRT2_PC2
uhigh__0__PORT EQU 2
uhigh__0__PS EQU CYREG_PRT2_PS
uhigh__0__SHIFT EQU 6
uhigh__DR EQU CYREG_PRT2_DR
uhigh__INTCFG EQU CYREG_PRT2_INTCFG
uhigh__INTSTAT EQU CYREG_PRT2_INTSTAT
uhigh__MASK EQU 0x40
uhigh__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
uhigh__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
uhigh__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
uhigh__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
uhigh__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
uhigh__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
uhigh__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
uhigh__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
uhigh__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
uhigh__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
uhigh__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
uhigh__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
uhigh__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
uhigh__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
uhigh__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
uhigh__PC EQU CYREG_PRT2_PC
uhigh__PC2 EQU CYREG_PRT2_PC2
uhigh__PORT EQU 2
uhigh__PS EQU CYREG_PRT2_PS
uhigh__SHIFT EQU 6

; vhigh
vhigh__0__DM__MASK EQU 0x7000
vhigh__0__DM__SHIFT EQU 12
vhigh__0__DR EQU CYREG_PRT2_DR
vhigh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
vhigh__0__HSIOM_MASK EQU 0x000F0000
vhigh__0__HSIOM_SHIFT EQU 16
vhigh__0__INTCFG EQU CYREG_PRT2_INTCFG
vhigh__0__INTSTAT EQU CYREG_PRT2_INTSTAT
vhigh__0__MASK EQU 0x10
vhigh__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
vhigh__0__OUT_SEL_SHIFT EQU 8
vhigh__0__OUT_SEL_VAL EQU 2
vhigh__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
vhigh__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
vhigh__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
vhigh__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
vhigh__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
vhigh__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
vhigh__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
vhigh__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
vhigh__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
vhigh__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
vhigh__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
vhigh__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
vhigh__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
vhigh__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
vhigh__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
vhigh__0__PC EQU CYREG_PRT2_PC
vhigh__0__PC2 EQU CYREG_PRT2_PC2
vhigh__0__PORT EQU 2
vhigh__0__PS EQU CYREG_PRT2_PS
vhigh__0__SHIFT EQU 4
vhigh__DR EQU CYREG_PRT2_DR
vhigh__INTCFG EQU CYREG_PRT2_INTCFG
vhigh__INTSTAT EQU CYREG_PRT2_INTSTAT
vhigh__MASK EQU 0x10
vhigh__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
vhigh__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
vhigh__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
vhigh__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
vhigh__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
vhigh__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
vhigh__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
vhigh__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
vhigh__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
vhigh__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
vhigh__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
vhigh__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
vhigh__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
vhigh__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
vhigh__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
vhigh__PC EQU CYREG_PRT2_PC
vhigh__PC2 EQU CYREG_PRT2_PC2
vhigh__PORT EQU 2
vhigh__PS EQU CYREG_PRT2_PS
vhigh__SHIFT EQU 4

; whigh
whigh__0__DM__MASK EQU 0x07
whigh__0__DM__SHIFT EQU 0
whigh__0__DR EQU CYREG_PRT1_DR
whigh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
whigh__0__HSIOM_MASK EQU 0x0000000F
whigh__0__HSIOM_SHIFT EQU 0
whigh__0__INTCFG EQU CYREG_PRT1_INTCFG
whigh__0__INTSTAT EQU CYREG_PRT1_INTSTAT
whigh__0__MASK EQU 0x01
whigh__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
whigh__0__OUT_SEL_SHIFT EQU 0
whigh__0__OUT_SEL_VAL EQU 2
whigh__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
whigh__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
whigh__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
whigh__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
whigh__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
whigh__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
whigh__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
whigh__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
whigh__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
whigh__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
whigh__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
whigh__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
whigh__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
whigh__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
whigh__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
whigh__0__PC EQU CYREG_PRT1_PC
whigh__0__PC2 EQU CYREG_PRT1_PC2
whigh__0__PORT EQU 1
whigh__0__PS EQU CYREG_PRT1_PS
whigh__0__SHIFT EQU 0
whigh__DR EQU CYREG_PRT1_DR
whigh__INTCFG EQU CYREG_PRT1_INTCFG
whigh__INTSTAT EQU CYREG_PRT1_INTSTAT
whigh__MASK EQU 0x01
whigh__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
whigh__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
whigh__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
whigh__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
whigh__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
whigh__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
whigh__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
whigh__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
whigh__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
whigh__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
whigh__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
whigh__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
whigh__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
whigh__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
whigh__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
whigh__PC EQU CYREG_PRT1_PC
whigh__PC2 EQU CYREG_PRT1_PC2
whigh__PORT EQU 1
whigh__PS EQU CYREG_PRT1_PS
whigh__SHIFT EQU 0

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Clock_3
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Clock_4
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_B01

; Clock_5
Clock_5__DIVIDER_MASK EQU 0x0000FFFF
Clock_5__ENABLE EQU CYREG_CLK_DIVIDER_C01
Clock_5__ENABLE_MASK EQU 0x80000000
Clock_5__MASK EQU 0x80000000
Clock_5__REGISTER EQU CYREG_CLK_DIVIDER_C01

; TX_SEND_cy_m0s8_tcpwm_1
TX_SEND_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
TX_SEND_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
TX_SEND_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
TX_SEND_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
TX_SEND_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
TX_SEND_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
TX_SEND_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
TX_SEND_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
TX_SEND_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
TX_SEND_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
TX_SEND_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; stepISR
stepISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
stepISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
stepISR__INTC_MASK EQU 0x10
stepISR__INTC_NUMBER EQU 4
stepISR__INTC_PRIOR_MASK EQU 0xC0
stepISR__INTC_PRIOR_NUM EQU 3
stepISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
stepISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
stepISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; direction
direction__0__DM__MASK EQU 0xE00
direction__0__DM__SHIFT EQU 9
direction__0__DR EQU CYREG_PRT4_DR
direction__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
direction__0__HSIOM_MASK EQU 0x0000F000
direction__0__HSIOM_SHIFT EQU 12
direction__0__INTCFG EQU CYREG_PRT4_INTCFG
direction__0__INTSTAT EQU CYREG_PRT4_INTSTAT
direction__0__MASK EQU 0x08
direction__0__PC EQU CYREG_PRT4_PC
direction__0__PC2 EQU CYREG_PRT4_PC2
direction__0__PORT EQU 4
direction__0__PS EQU CYREG_PRT4_PS
direction__0__SHIFT EQU 3
direction__DR EQU CYREG_PRT4_DR
direction__INTCFG EQU CYREG_PRT4_INTCFG
direction__INTSTAT EQU CYREG_PRT4_INTSTAT
direction__MASK EQU 0x08
direction__PC EQU CYREG_PRT4_PC
direction__PC2 EQU CYREG_PRT4_PC2
direction__PORT EQU 4
direction__PS EQU CYREG_PRT4_PS
direction__SHIFT EQU 3

; fault_gate_driver
fault_gate_driver__0__DM__MASK EQU 0xE00000
fault_gate_driver__0__DM__SHIFT EQU 21
fault_gate_driver__0__DR EQU CYREG_PRT0_DR
fault_gate_driver__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
fault_gate_driver__0__HSIOM_MASK EQU 0xF0000000
fault_gate_driver__0__HSIOM_SHIFT EQU 28
fault_gate_driver__0__INTCFG EQU CYREG_PRT0_INTCFG
fault_gate_driver__0__INTSTAT EQU CYREG_PRT0_INTSTAT
fault_gate_driver__0__MASK EQU 0x80
fault_gate_driver__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
fault_gate_driver__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
fault_gate_driver__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
fault_gate_driver__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
fault_gate_driver__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
fault_gate_driver__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
fault_gate_driver__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
fault_gate_driver__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
fault_gate_driver__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
fault_gate_driver__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
fault_gate_driver__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
fault_gate_driver__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
fault_gate_driver__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
fault_gate_driver__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
fault_gate_driver__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
fault_gate_driver__0__PC EQU CYREG_PRT0_PC
fault_gate_driver__0__PC2 EQU CYREG_PRT0_PC2
fault_gate_driver__0__PORT EQU 0
fault_gate_driver__0__PS EQU CYREG_PRT0_PS
fault_gate_driver__0__SHIFT EQU 7
fault_gate_driver__DR EQU CYREG_PRT0_DR
fault_gate_driver__INTCFG EQU CYREG_PRT0_INTCFG
fault_gate_driver__INTSTAT EQU CYREG_PRT0_INTSTAT
fault_gate_driver__MASK EQU 0x80
fault_gate_driver__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
fault_gate_driver__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
fault_gate_driver__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
fault_gate_driver__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
fault_gate_driver__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
fault_gate_driver__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
fault_gate_driver__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
fault_gate_driver__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
fault_gate_driver__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
fault_gate_driver__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
fault_gate_driver__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
fault_gate_driver__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
fault_gate_driver__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
fault_gate_driver__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
fault_gate_driver__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
fault_gate_driver__PC EQU CYREG_PRT0_PC
fault_gate_driver__PC2 EQU CYREG_PRT0_PC2
fault_gate_driver__PORT EQU 0
fault_gate_driver__PS EQU CYREG_PRT0_PS
fault_gate_driver__SHIFT EQU 7

; enable_gate_driver
enable_gate_driver__0__DM__MASK EQU 0x1C0
enable_gate_driver__0__DM__SHIFT EQU 6
enable_gate_driver__0__DR EQU CYREG_PRT1_DR
enable_gate_driver__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
enable_gate_driver__0__HSIOM_MASK EQU 0x00000F00
enable_gate_driver__0__HSIOM_SHIFT EQU 8
enable_gate_driver__0__INTCFG EQU CYREG_PRT1_INTCFG
enable_gate_driver__0__INTSTAT EQU CYREG_PRT1_INTSTAT
enable_gate_driver__0__MASK EQU 0x04
enable_gate_driver__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
enable_gate_driver__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
enable_gate_driver__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
enable_gate_driver__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
enable_gate_driver__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
enable_gate_driver__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
enable_gate_driver__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
enable_gate_driver__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
enable_gate_driver__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
enable_gate_driver__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
enable_gate_driver__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
enable_gate_driver__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
enable_gate_driver__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
enable_gate_driver__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
enable_gate_driver__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
enable_gate_driver__0__PC EQU CYREG_PRT1_PC
enable_gate_driver__0__PC2 EQU CYREG_PRT1_PC2
enable_gate_driver__0__PORT EQU 1
enable_gate_driver__0__PS EQU CYREG_PRT1_PS
enable_gate_driver__0__SHIFT EQU 2
enable_gate_driver__DR EQU CYREG_PRT1_DR
enable_gate_driver__INTCFG EQU CYREG_PRT1_INTCFG
enable_gate_driver__INTSTAT EQU CYREG_PRT1_INTSTAT
enable_gate_driver__MASK EQU 0x04
enable_gate_driver__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
enable_gate_driver__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
enable_gate_driver__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
enable_gate_driver__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
enable_gate_driver__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
enable_gate_driver__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
enable_gate_driver__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
enable_gate_driver__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
enable_gate_driver__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
enable_gate_driver__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
enable_gate_driver__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
enable_gate_driver__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
enable_gate_driver__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
enable_gate_driver__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
enable_gate_driver__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
enable_gate_driver__PC EQU CYREG_PRT1_PC
enable_gate_driver__PC2 EQU CYREG_PRT1_PC2
enable_gate_driver__PORT EQU 1
enable_gate_driver__PS EQU CYREG_PRT1_PS
enable_gate_driver__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04A61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x20
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0100
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD EQU 5
CYDEV_VDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
