Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/clk100.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/clk100 --family=Agilex --part=AGMF039R47A2E2VR0
Info: clk100: "Transforming system: clk100"
Info: clk100: "Naming system components in system: clk100"
Info: clk100: "Processing generation queue"
Info: clk100: "Generating: clk100"
Info: clk100: Done "clk100" with 1 modules, 1 files
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/clk100/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/clk100/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
