Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating graph... (UID-83)
Warning: Design 'vsdcaravel' contains 7 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/wbbd_sck_reg/clocked_on chip_core/housekeeping/wbbd_sck_reg/Q chip_core/housekeeping/C19857/DATA1_0 chip_core/housekeeping/C19857/Z_0 chip_core/housekeeping/pll_ena_reg/clocked_on chip_core/housekeeping/pll_ena_reg/Q chip_core/pll/I_2/A chip_core/pll/I_2/Z chip_core/pll/C48/B chip_core/pll/C48/Z chip_core/pll/ringosc/iss/dummyinv0/I chip_core/pll/ringosc/iss/dummyinv0/ZN chip_core/pll/ringosc/iss/reseten0/EN chip_core/pll/ringosc/iss/reseten0/ZN chip_core/pll/ringosc/ibufp00/I chip_core/pll/ringosc/ibufp00/ZN chip_core/pll/ringosc/ibufp01/I chip_core/pll/ringosc/ibufp01/ZN chip_core/pll/pll_control/tval_reg[2]/clocked_on chip_core/pll/pll_control/tval_reg[2]/Q chip_core/pll/pll_control/C292/A chip_core/pll/pll_control/C292/Z chip_core/pll/pll_control/I_0/A chip_core/pll/pll_control/I_0/Z chip_core/pll/pll_control/B_0/A chip_core/pll/pll_control/B_0/Z chip_core/pll/pll_control/C483/CONTROL1_0 chip_core/pll/pll_control/C483/Z_5 chip_core/pll/C45/DATA1_5 chip_core/pll/C45/Z_5 chip_core/pll/ringosc/dstage[5].id/delayenb0/EN chip_core/pll/ringosc/dstage[5].id/delayenb0/ZN chip_core/pll/ringosc/ibufp10/I chip_core/pll/ringosc/ibufp10/ZN chip_core/pll/ringosc/ibufp11/I chip_core/pll/ringosc/ibufp11/ZN chip_core/pll/clockp_buffer_1/I chip_core/pll/clockp_buffer_1/Z chip_core/clock_ctrl/divider/odd_0/I_8/A chip_core/clock_ctrl/divider/odd_0/I_8/Z chip_core/clock_ctrl/divider/odd_0/out_counter2_reg/clocked_on chip_core/clock_ctrl/divider/odd_0/out_counter2_reg/Q chip_core/clock_ctrl/divider/odd_0/C160/A chip_core/clock_ctrl/divider/odd_0/C160/Z chip_core/clock_ctrl/divider/C32/A chip_core/clock_ctrl/divider/C32/Z chip_core/clock_ctrl/divider/C31/A chip_core/clock_ctrl/divider/C31/Z chip_core/clock_ctrl/divider/C30/A chip_core/clock_ctrl/divider/C30/Z chip_core/clock_ctrl/C53/DATA1_0 chip_core/clock_ctrl/C53/Z_0 
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/wbbd_busy_reg/clocked_on chip_core/housekeeping/wbbd_busy_reg/Q chip_core/housekeeping/B_62/A chip_core/housekeeping/B_62/Z chip_core/housekeeping/C19857/CONTROL1_0 chip_core/housekeeping/C19857/Z_0 chip_core/housekeeping/pll_ena_reg/clocked_on chip_core/housekeeping/pll_ena_reg/Q chip_core/pll/I_2/A chip_core/pll/I_2/Z chip_core/pll/C48/B chip_core/pll/C48/Z chip_core/pll/ringosc/iss/dummyinv0/I chip_core/pll/ringosc/iss/dummyinv0/ZN chip_core/pll/ringosc/iss/reseten0/EN chip_core/pll/ringosc/iss/reseten0/ZN chip_core/pll/ringosc/ibufp00/I chip_core/pll/ringosc/ibufp00/ZN chip_core/pll/ringosc/ibufp01/I chip_core/pll/ringosc/ibufp01/ZN chip_core/pll/pll_control/tval_reg[2]/clocked_on chip_core/pll/pll_control/tval_reg[2]/Q chip_core/pll/pll_control/C292/A chip_core/pll/pll_control/C292/Z chip_core/pll/pll_control/I_0/A chip_core/pll/pll_control/I_0/Z chip_core/pll/pll_control/B_0/A chip_core/pll/pll_control/B_0/Z chip_core/pll/pll_control/C483/CONTROL1_0 chip_core/pll/pll_control/C483/Z_5 chip_core/pll/C45/DATA1_5 chip_core/pll/C45/Z_5 chip_core/pll/ringosc/dstage[5].id/delayenb0/EN chip_core/pll/ringosc/dstage[5].id/delayenb0/ZN chip_core/pll/ringosc/ibufp10/I chip_core/pll/ringosc/ibufp10/ZN chip_core/pll/ringosc/ibufp11/I chip_core/pll/ringosc/ibufp11/ZN chip_core/pll/clockp_buffer_1/I chip_core/pll/clockp_buffer_1/Z chip_core/clock_ctrl/divider/odd_0/I_8/A chip_core/clock_ctrl/divider/odd_0/I_8/Z chip_core/clock_ctrl/divider/odd_0/out_counter2_reg/clocked_on chip_core/clock_ctrl/divider/odd_0/out_counter2_reg/Q chip_core/clock_ctrl/divider/odd_0/C160/A chip_core/clock_ctrl/divider/odd_0/C160/Z chip_core/clock_ctrl/divider/C32/A chip_core/clock_ctrl/divider/C32/Z chip_core/clock_ctrl/divider/C31/A chip_core/clock_ctrl/divider/C31/Z chip_core/clock_ctrl/divider/C30/A chip_core/clock_ctrl/divider/C30/Z chip_core/clock_ctrl/C53/DATA1_0 chip_core/clock_ctrl/C53/Z_0 
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/pll/C48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'chip_core/housekeeping/C19985'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/housekeeping/C19985'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'chip_core/pll/ringosc/iss/ctrlen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider/C32'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'chip_core/clock_ctrl/divider/C29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider/C29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[7].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[8].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[9].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[10].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider/C33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[11].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[2].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[3].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[4].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayen0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[5].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider2/C32'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'chip_core/clock_ctrl/divider2/C29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider2/C29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'chip_core/clock_ctrl/divider2/C33'
         to break a timing loop. (OPT-314)
 
****************************************
Report : cell
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Sun Dec 14 14:22:10 2025
****************************************

Attributes:
    b - black box (unknown)
    c - control logic
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
chip_core/clock_ctrl/B_0  GTECH_BUF       gtech           0.000000  c, u
chip_core/clock_ctrl/B_1  GTECH_BUF       gtech           0.000000  c, u
chip_core/clock_ctrl/B_2  GTECH_BUF       gtech           0.000000  c, u
chip_core/clock_ctrl/B_3  GTECH_BUF       gtech           0.000000  c, u
chip_core/clock_ctrl/C52  *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/clock_ctrl/C53  *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/clock_ctrl/C54  *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/clock_ctrl/C58  GTECH_AND2      gtech           0.000000  u
chip_core/clock_ctrl/C59  GTECH_AND2      gtech           0.000000  u
chip_core/clock_ctrl/I_0  GTECH_NOT       gtech           0.000000  u
chip_core/clock_ctrl/I_1  GTECH_NOT       gtech           0.000000  u
chip_core/clock_ctrl/I_2  GTECH_NOT       gtech           0.000000  u
chip_core/clock_ctrl/I_3  GTECH_NOT       gtech           0.000000  u
chip_core/clock_ctrl/I_4  GTECH_NOT       gtech           0.000000  c, u
chip_core/clock_ctrl/I_5  GTECH_NOT       gtech           0.000000  u
chip_core/clock_ctrl/I_6  GTECH_NOT       gtech           0.000000  u
chip_core/clock_ctrl/I_7  GTECH_NOT       gtech           0.000000  c, u
chip_core/clock_ctrl/I_8  GTECH_NOT       gtech           0.000000  u
chip_core/clock_ctrl/divider2/C29 GTECH_OR2 gtech         0.000000  u
chip_core/clock_ctrl/divider2/C30 GTECH_OR2 gtech         0.000000  u
chip_core/clock_ctrl/divider2/C31 GTECH_AND2 gtech        0.000000  u
chip_core/clock_ctrl/divider2/C32 GTECH_AND2 gtech        0.000000  u
chip_core/clock_ctrl/divider2/C33 GTECH_AND2 gtech        0.000000  u
chip_core/clock_ctrl/divider2/C35 GTECH_AND2 gtech        0.000000  u
chip_core/clock_ctrl/divider2/I_0 GTECH_NOT gtech         0.000000  u
chip_core/clock_ctrl/divider2/I_1 GTECH_NOT gtech         0.000000  u
chip_core/clock_ctrl/divider2/I_2 GTECH_NOT gtech         0.000000  u
chip_core/clock_ctrl/divider2/even_0/B_0 GTECH_BUF gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/even_0/B_1 GTECH_BUF gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/even_0/B_2 GTECH_BUF gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/even_0/B_3 GTECH_BUF gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/even_0/B_4 GTECH_BUF gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/even_0/C44 GTECH_OR2 gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/C45 GTECH_OR2 gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/C47 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/even_0/C48 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/even_0/C51 GTECH_OR2 gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/C52 GTECH_AND2 gtech 0.000000  u
chip_core/clock_ctrl/divider2/even_0/C54 GTECH_AND2 gtech 0.000000  u
chip_core/clock_ctrl/divider2/even_0/C60 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/even_0/C64 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/even_0/I_0 GTECH_NOT gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/I_1 GTECH_NOT gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/I_2 GTECH_NOT gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/I_3 GTECH_NOT gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/I_4 GTECH_NOT gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/I_5 GTECH_NOT gtech  0.000000  u
chip_core/clock_ctrl/divider2/even_0/counter_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/even_0/counter_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/even_0/counter_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/even_0/out_counter_reg **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/even_0/sub_208 *SUB_UNS_OP_3_1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/B_0 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/B_1 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/B_2 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/B_3 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/B_4 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/B_5 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C139 GTECH_OR2 gtech  0.000000  u
chip_core/clock_ctrl/divider2/odd_0/C140 GTECH_OR2 gtech  0.000000  u
chip_core/clock_ctrl/divider2/odd_0/C143 GTECH_OR2 gtech  0.000000  u
chip_core/clock_ctrl/divider2/odd_0/C144 GTECH_OR2 gtech  0.000000  u
chip_core/clock_ctrl/divider2/odd_0/C146 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C147 *SELECT_OP_3.1_3.1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C148 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C149 *SELECT_OP_3.1_3.1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C150 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C151 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C152 *SELECT_OP_4.1_4.1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C153 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C154 *SELECT_OP_4.1_4.1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C155 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C156 *SELECT_OP_4.1_4.1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C157 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/C160 GTECH_XOR2 gtech 0.000000  u
chip_core/clock_ctrl/divider2/odd_0/C164 GTECH_OR2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C166 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C170 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C172 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C174 GTECH_AND2 gtech 0.000000  u
chip_core/clock_ctrl/divider2/odd_0/C178 GTECH_OR2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C179 GTECH_OR2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C181 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C185 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C186 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C188 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C190 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C191 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C192 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/C193 GTECH_AND2 gtech 0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/I_0 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider2/odd_0/I_1 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider2/odd_0/I_2 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider2/odd_0/I_3 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider2/odd_0/I_4 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider2/odd_0/I_5 GTECH_NOT gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/I_6 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider2/odd_0/I_7 GTECH_NOT gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/I_8 GTECH_NOT gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/I_9 GTECH_NOT gtech   0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/I_10 GTECH_NOT gtech  0.000000  u
chip_core/clock_ctrl/divider2/odd_0/I_11 GTECH_NOT gtech  0.000000  c, u
chip_core/clock_ctrl/divider2/odd_0/add_106 *ADD_UNS_OP_3_2_4 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/counter2_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/counter2_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/counter2_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/counter_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/counter_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/counter_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/initial_begin_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/initial_begin_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/initial_begin_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/lte_123 *LEQ_UNS_OP_3_1_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/ne_154 *NE_UNS_OP_3_3_1 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/old_N_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/old_N_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/old_N_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/out_counter2_reg **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/out_counter_reg **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/rst_pulse_reg **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider2/odd_0/sub_99 *SUB_UNS_OP_3_1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/sub_131 *SUB_UNS_OP_3_1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/odd_0/sub_134 *SUB_UNS_OP_3_1_3 0.000000 s, u
chip_core/clock_ctrl/divider2/syncN_reg[0] **SEQGEN**     0.000000  n, u
chip_core/clock_ctrl/divider2/syncN_reg[1] **SEQGEN**     0.000000  n, u
chip_core/clock_ctrl/divider2/syncN_reg[2] **SEQGEN**     0.000000  n, u
chip_core/clock_ctrl/divider2/syncNp_reg[0] **SEQGEN**    0.000000  n, u
chip_core/clock_ctrl/divider2/syncNp_reg[1] **SEQGEN**    0.000000  n, u
chip_core/clock_ctrl/divider2/syncNp_reg[2] **SEQGEN**    0.000000  n, u
chip_core/clock_ctrl/divider/C29 GTECH_OR2 gtech          0.000000  u
chip_core/clock_ctrl/divider/C30 GTECH_OR2 gtech          0.000000  u
chip_core/clock_ctrl/divider/C31 GTECH_AND2 gtech         0.000000  u
chip_core/clock_ctrl/divider/C32 GTECH_AND2 gtech         0.000000  u
chip_core/clock_ctrl/divider/C33 GTECH_AND2 gtech         0.000000  u
chip_core/clock_ctrl/divider/C35 GTECH_AND2 gtech         0.000000  u
chip_core/clock_ctrl/divider/I_0 GTECH_NOT gtech          0.000000  u
chip_core/clock_ctrl/divider/I_1 GTECH_NOT gtech          0.000000  u
chip_core/clock_ctrl/divider/I_2 GTECH_NOT gtech          0.000000  u
chip_core/clock_ctrl/divider/even_0/B_0 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider/even_0/B_1 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider/even_0/B_2 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider/even_0/B_3 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider/even_0/B_4 GTECH_BUF gtech   0.000000  c, u
chip_core/clock_ctrl/divider/even_0/C44 GTECH_OR2 gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/C45 GTECH_OR2 gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/C47 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider/even_0/C48 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/clock_ctrl/divider/even_0/C51 GTECH_OR2 gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/C52 GTECH_AND2 gtech  0.000000  u
chip_core/clock_ctrl/divider/even_0/C54 GTECH_AND2 gtech  0.000000  u
chip_core/clock_ctrl/divider/even_0/C60 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/even_0/C64 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/even_0/I_0 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/I_1 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/I_2 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/I_3 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/I_4 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/I_5 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider/even_0/counter_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/even_0/counter_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/even_0/counter_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/even_0/out_counter_reg **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/even_0/sub_208 *SUB_UNS_OP_3_1_3 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/B_0 GTECH_BUF gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/B_1 GTECH_BUF gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/B_2 GTECH_BUF gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/B_3 GTECH_BUF gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/B_4 GTECH_BUF gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/B_5 GTECH_BUF gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C139 GTECH_OR2 gtech   0.000000  u
chip_core/clock_ctrl/divider/odd_0/C140 GTECH_OR2 gtech   0.000000  u
chip_core/clock_ctrl/divider/odd_0/C143 GTECH_OR2 gtech   0.000000  u
chip_core/clock_ctrl/divider/odd_0/C144 GTECH_OR2 gtech   0.000000  u
chip_core/clock_ctrl/divider/odd_0/C146 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C147 *SELECT_OP_3.1_3.1_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C148 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C149 *SELECT_OP_3.1_3.1_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C150 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C151 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C152 *SELECT_OP_4.1_4.1_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C153 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C154 *SELECT_OP_4.1_4.1_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C155 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C156 *SELECT_OP_4.1_4.1_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C157 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/C160 GTECH_XOR2 gtech  0.000000  u
chip_core/clock_ctrl/divider/odd_0/C164 GTECH_OR2 gtech   0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C166 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C170 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C172 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C174 GTECH_AND2 gtech  0.000000  u
chip_core/clock_ctrl/divider/odd_0/C178 GTECH_OR2 gtech   0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C179 GTECH_OR2 gtech   0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C181 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C185 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C186 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C188 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C190 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C191 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C192 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/C193 GTECH_AND2 gtech  0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/I_0 GTECH_NOT gtech    0.000000  u
chip_core/clock_ctrl/divider/odd_0/I_1 GTECH_NOT gtech    0.000000  u
chip_core/clock_ctrl/divider/odd_0/I_2 GTECH_NOT gtech    0.000000  u
chip_core/clock_ctrl/divider/odd_0/I_3 GTECH_NOT gtech    0.000000  u
chip_core/clock_ctrl/divider/odd_0/I_4 GTECH_NOT gtech    0.000000  u
chip_core/clock_ctrl/divider/odd_0/I_5 GTECH_NOT gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/I_6 GTECH_NOT gtech    0.000000  u
chip_core/clock_ctrl/divider/odd_0/I_7 GTECH_NOT gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/I_8 GTECH_NOT gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/I_9 GTECH_NOT gtech    0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/I_10 GTECH_NOT gtech   0.000000  u
chip_core/clock_ctrl/divider/odd_0/I_11 GTECH_NOT gtech   0.000000  c, u
chip_core/clock_ctrl/divider/odd_0/add_106 *ADD_UNS_OP_3_2_4 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/counter2_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/counter2_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/counter2_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/counter_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/counter_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/counter_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/initial_begin_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/initial_begin_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/initial_begin_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/lte_123 *LEQ_UNS_OP_3_1_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/ne_154 *NE_UNS_OP_3_3_1 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/old_N_reg[0] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/old_N_reg[1] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/old_N_reg[2] **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/out_counter2_reg **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/out_counter_reg **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/rst_pulse_reg **SEQGEN** 0.000000 n, u
chip_core/clock_ctrl/divider/odd_0/sub_99 *SUB_UNS_OP_3_1_3 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/sub_131 *SUB_UNS_OP_3_1_3 0.000000 s, u
chip_core/clock_ctrl/divider/odd_0/sub_134 *SUB_UNS_OP_3_1_3 0.000000 s, u
chip_core/clock_ctrl/divider/syncN_reg[0] **SEQGEN**      0.000000  n, u
chip_core/clock_ctrl/divider/syncN_reg[1] **SEQGEN**      0.000000  n, u
chip_core/clock_ctrl/divider/syncN_reg[2] **SEQGEN**      0.000000  n, u
chip_core/clock_ctrl/divider/syncNp_reg[0] **SEQGEN**     0.000000  n, u
chip_core/clock_ctrl/divider/syncNp_reg[1] **SEQGEN**     0.000000  n, u
chip_core/clock_ctrl/divider/syncNp_reg[2] **SEQGEN**     0.000000  n, u
chip_core/clock_ctrl/ext_clk_syncd_pre_reg **SEQGEN**     0.000000  n, u
chip_core/clock_ctrl/ext_clk_syncd_reg **SEQGEN**         0.000000  n, u
chip_core/clock_ctrl/reset_delay_reg[0] **SEQGEN**        0.000000  n, u
chip_core/clock_ctrl/reset_delay_reg[1] **SEQGEN**        0.000000  n, u
chip_core/clock_ctrl/reset_delay_reg[2] **SEQGEN**        0.000000  n, u
chip_core/clock_ctrl/use_pll_first_reg **SEQGEN**         0.000000  n, u
chip_core/clock_ctrl/use_pll_second_reg **SEQGEN**        0.000000  n, u
chip_core/gpio_control_bidir_1[0]/B_0 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[0]/B_1 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[0]/B_2 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[0]/B_3 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[0]/B_4 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[0]/B_5 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[0]/C113 GTECH_OR2 gtech    0.000000  u
chip_core/gpio_control_bidir_1[0]/C115 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[0]/C116 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[0]/C117 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[0]/C118 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[0]/C119 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[0]/C136 GTECH_AND2 gtech   0.000000  u
chip_core/gpio_control_bidir_1[0]/I_0 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[0]/I_1 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[0]/I_2 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[0]/I_3 GTECH_NOT gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[0]/I_4 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[0]/I_5 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[0]/I_6 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[0]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_dm_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_dm_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_dm_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_inenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/mgmt_ena_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_bidir_1[0]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[0]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/B_0 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[1]/B_1 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[1]/B_2 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[1]/B_3 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[1]/B_4 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[1]/B_5 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[1]/C113 GTECH_OR2 gtech    0.000000  u
chip_core/gpio_control_bidir_1[1]/C115 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[1]/C116 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[1]/C117 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[1]/C118 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[1]/C119 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_1[1]/C136 GTECH_AND2 gtech   0.000000  u
chip_core/gpio_control_bidir_1[1]/I_0 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[1]/I_1 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[1]/I_2 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[1]/I_3 GTECH_NOT gtech     0.000000  c, u
chip_core/gpio_control_bidir_1[1]/I_4 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[1]/I_5 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[1]/I_6 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_1[1]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_dm_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_dm_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_dm_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_inenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/mgmt_ena_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_bidir_1[1]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_1[1]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/B_0 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[0]/B_1 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[0]/B_2 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[0]/B_3 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[0]/B_4 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[0]/B_5 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[0]/C113 GTECH_OR2 gtech    0.000000  u
chip_core/gpio_control_bidir_2[0]/C115 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[0]/C116 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[0]/C117 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[0]/C118 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[0]/C119 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[0]/C136 GTECH_AND2 gtech   0.000000  u
chip_core/gpio_control_bidir_2[0]/I_0 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[0]/I_1 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[0]/I_2 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[0]/I_3 GTECH_NOT gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[0]/I_4 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[0]/I_5 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[0]/I_6 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[0]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_dm_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_dm_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_dm_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_inenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/mgmt_ena_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_bidir_2[0]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[0]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/B_0 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[1]/B_1 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[1]/B_2 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[1]/B_3 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[1]/B_4 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[1]/B_5 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[1]/C113 GTECH_OR2 gtech    0.000000  u
chip_core/gpio_control_bidir_2[1]/C115 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[1]/C116 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[1]/C117 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[1]/C118 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[1]/C119 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[1]/C136 GTECH_AND2 gtech   0.000000  u
chip_core/gpio_control_bidir_2[1]/I_0 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[1]/I_1 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[1]/I_2 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[1]/I_3 GTECH_NOT gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[1]/I_4 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[1]/I_5 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[1]/I_6 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[1]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_dm_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_dm_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_dm_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_inenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/mgmt_ena_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_bidir_2[1]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[1]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/B_0 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[2]/B_1 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[2]/B_2 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[2]/B_3 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[2]/B_4 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[2]/B_5 GTECH_BUF gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[2]/C113 GTECH_OR2 gtech    0.000000  u
chip_core/gpio_control_bidir_2[2]/C115 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[2]/C116 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[2]/C117 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[2]/C118 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[2]/C119 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/gpio_control_bidir_2[2]/C136 GTECH_AND2 gtech   0.000000  u
chip_core/gpio_control_bidir_2[2]/I_0 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[2]/I_1 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[2]/I_2 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[2]/I_3 GTECH_NOT gtech     0.000000  c, u
chip_core/gpio_control_bidir_2[2]/I_4 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[2]/I_5 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[2]/I_6 GTECH_NOT gtech     0.000000  u
chip_core/gpio_control_bidir_2[2]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_dm_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_dm_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_dm_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_inenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/mgmt_ena_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_bidir_2[2]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_bidir_2[2]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[0]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[0]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[0]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[0]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[0]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[0]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[0]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[0]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[0]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[0]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[0]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[0]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[0]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[0]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[0]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[0]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[0]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[0]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[0]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[0]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[0]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[0]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[0]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[0]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[0]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[0]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[0]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[0]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[1]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[1]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[1]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[1]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[1]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[1]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[1]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[1]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[1]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[1]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[1]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[1]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[1]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[1]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[1]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[1]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[1]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[1]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[1]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[1]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[1]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[1]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[1]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[1]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[1]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[1]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[1]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[1]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[2]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[2]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[2]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[2]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[2]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[2]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[2]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[2]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[2]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[2]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[2]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[2]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[2]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[2]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[2]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[2]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[2]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[2]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[2]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[2]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[2]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[2]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[2]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[2]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[2]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[2]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[2]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[2]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[3]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[3]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[3]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[3]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[3]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[3]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[3]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[3]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[3]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[3]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[3]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[3]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[3]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[3]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[3]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[3]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[3]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[3]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[3]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[3]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[3]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[3]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[3]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[3]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[3]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[3]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[3]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[3]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[4]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[4]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[4]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[4]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[4]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[4]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[4]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[4]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[4]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[4]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[4]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[4]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[4]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[4]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[4]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[4]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[4]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[4]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[4]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[4]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[4]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[4]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[4]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[4]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[4]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[4]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[4]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[4]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[5]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[5]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[5]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[5]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[5]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[5]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[5]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[5]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[5]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[5]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[5]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[5]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[5]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[5]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[5]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[5]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[5]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[5]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[5]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[5]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[5]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[5]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[5]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[5]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[5]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[5]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[5]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[5]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[6]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[6]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[6]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[6]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[6]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[6]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[6]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[6]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[6]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[6]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[6]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[6]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[6]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[6]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[6]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[6]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[6]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[6]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[6]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[6]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[6]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[6]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[6]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[6]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[6]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[6]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[6]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[6]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[7]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[7]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[7]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[7]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[7]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[7]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[7]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[7]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[7]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[7]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[7]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[7]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[7]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[7]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[7]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[7]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[7]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[7]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[7]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[7]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[7]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[7]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[7]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[7]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[7]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[7]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[7]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[7]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[8]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[8]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[8]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[8]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[8]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[8]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[8]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[8]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[8]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[8]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[8]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[8]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[8]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[8]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[8]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[8]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[8]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[8]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[8]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[8]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[8]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[8]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[8]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[8]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[8]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[8]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[8]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[8]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[9]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[9]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[9]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[9]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[9]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_1[9]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_1[9]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[9]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[9]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[9]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[9]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_1[9]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_1[9]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[9]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[9]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[9]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_1[9]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[9]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[9]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_1[9]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[9]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[9]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[9]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[9]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_1[9]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[9]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_1[9]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[9]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1[10]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1[10]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1[10]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1[10]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1[10]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1[10]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_1[10]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1[10]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1[10]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1[10]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1[10]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1[10]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_1[10]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1[10]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1[10]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1[10]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_1[10]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1[10]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1[10]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1[10]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[10]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[10]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[10]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1[10]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_1[10]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1[10]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[0]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[0]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[0]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[0]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[0]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[0]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_1a[0]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[0]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[0]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[0]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[0]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[0]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_1a[0]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[0]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[0]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[0]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_1a[0]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[0]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[0]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[0]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[0]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[0]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[0]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[0]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_1a[0]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[0]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[1]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[1]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[1]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[1]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[1]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[1]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_1a[1]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[1]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[1]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[1]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[1]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[1]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_1a[1]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[1]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[1]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[1]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_1a[1]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[1]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[1]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[1]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[1]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[1]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[1]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[1]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_1a[1]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[1]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[2]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[2]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[2]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[2]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[2]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[2]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_1a[2]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[2]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[2]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[2]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[2]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[2]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_1a[2]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[2]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[2]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[2]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_1a[2]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[2]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[2]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[2]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[2]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[2]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[2]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[2]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_1a[2]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[2]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[3]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[3]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[3]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[3]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[3]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[3]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_1a[3]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[3]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[3]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[3]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[3]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[3]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_1a[3]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[3]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[3]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[3]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_1a[3]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[3]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[3]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[3]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[3]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[3]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[3]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[3]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_1a[3]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[3]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[4]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[4]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[4]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[4]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[4]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[4]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_1a[4]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[4]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[4]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[4]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[4]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[4]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_1a[4]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[4]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[4]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[4]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_1a[4]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[4]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[4]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[4]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[4]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[4]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[4]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[4]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_1a[4]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[4]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[5]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[5]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[5]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[5]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[5]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_1a[5]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_1a[5]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[5]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[5]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[5]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[5]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_1a[5]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_1a[5]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[5]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[5]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[5]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_1a[5]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[5]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[5]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_1a[5]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[5]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[5]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[5]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_1a[5]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_1a[5]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_1a[5]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[0]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[0]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[0]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[0]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[0]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[0]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[0]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[0]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[0]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[0]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[0]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[0]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[0]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[0]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[0]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[0]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[0]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[0]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[0]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[0]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[0]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[0]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[0]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[0]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[0]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[0]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[0]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[0]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[1]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[1]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[1]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[1]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[1]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[1]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[1]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[1]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[1]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[1]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[1]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[1]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[1]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[1]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[1]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[1]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[1]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[1]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[1]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[1]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[1]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[1]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[1]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[1]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[1]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[1]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[1]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[1]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[2]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[2]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[2]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[2]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[2]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[2]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[2]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[2]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[2]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[2]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[2]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[2]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[2]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[2]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[2]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[2]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[2]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[2]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[2]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[2]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[2]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[2]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[2]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[2]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[2]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[2]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[2]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[2]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[3]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[3]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[3]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[3]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[3]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[3]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[3]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[3]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[3]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[3]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[3]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[3]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[3]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[3]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[3]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[3]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[3]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[3]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[3]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[3]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[3]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[3]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[3]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[3]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[3]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[3]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[3]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[3]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[4]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[4]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[4]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[4]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[4]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[4]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[4]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[4]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[4]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[4]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[4]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[4]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[4]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[4]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[4]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[4]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[4]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[4]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[4]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[4]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[4]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[4]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[4]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[4]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[4]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[4]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[4]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[4]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[5]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[5]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[5]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[5]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[5]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[5]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[5]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[5]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[5]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[5]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[5]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[5]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[5]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[5]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[5]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[5]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[5]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[5]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[5]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[5]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[5]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[5]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[5]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[5]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[5]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[5]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[5]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[5]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[6]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[6]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[6]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[6]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[6]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[6]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[6]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[6]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[6]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[6]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[6]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[6]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[6]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[6]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[6]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[6]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[6]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[6]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[6]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[6]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[6]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[6]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[6]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[6]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[6]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[6]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[6]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[6]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[7]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[7]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[7]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[7]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[7]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[7]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[7]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[7]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[7]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[7]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[7]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[7]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[7]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[7]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[7]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[7]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[7]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[7]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[7]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[7]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[7]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[7]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[7]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[7]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[7]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[7]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[7]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[7]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[8]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[8]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[8]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[8]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[8]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[8]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[8]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[8]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[8]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[8]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[8]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[8]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[8]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[8]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[8]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[8]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[8]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[8]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[8]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[8]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[8]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[8]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[8]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[8]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[8]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[8]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[8]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[8]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/B_0 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[9]/B_1 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[9]/B_2 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[9]/B_3 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[9]/B_4 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[9]/B_5 GTECH_BUF gtech        0.000000  c, u
chip_core/gpio_control_in_2[9]/C113 GTECH_OR2 gtech       0.000000  u
chip_core/gpio_control_in_2[9]/C115 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[9]/C116 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[9]/C117 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[9]/C118 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[9]/C119 *SELECT_OP_2.1_2.1_1  0.000000  s, u
chip_core/gpio_control_in_2[9]/C136 GTECH_AND2 gtech      0.000000  u
chip_core/gpio_control_in_2[9]/I_0 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[9]/I_1 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[9]/I_2 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[9]/I_3 GTECH_NOT gtech        0.000000  c, u
chip_core/gpio_control_in_2[9]/I_4 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[9]/I_5 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[9]/I_6 GTECH_NOT gtech        0.000000  u
chip_core/gpio_control_in_2[9]/gpio_ana_en_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[9]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/gpio_dm_reg[0] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[9]/gpio_dm_reg[1] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[9]/gpio_dm_reg[2] **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[9]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/gpio_inenb_reg **SEQGEN**  0.000000  n, u
chip_core/gpio_control_in_2[9]/gpio_outenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[9]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/mgmt_ena_reg **SEQGEN**    0.000000  n, u
chip_core/gpio_control_in_2[9]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[9]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[10]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[10]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[10]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[10]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[10]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[10]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_2[10]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[10]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[10]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[10]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[10]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[10]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_2[10]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[10]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[10]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[10]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_2[10]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[10]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[10]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[10]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[10]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[10]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[10]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[10]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_2[10]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[10]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[11]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[11]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[11]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[11]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[11]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[11]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_2[11]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[11]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[11]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[11]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[11]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[11]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_2[11]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[11]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[11]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[11]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_2[11]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[11]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[11]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[11]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[11]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[11]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[11]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[11]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_2[11]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[11]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[12]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[12]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[12]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[12]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[12]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[12]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_2[12]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[12]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[12]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[12]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[12]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[12]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_2[12]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[12]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[12]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[12]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_2[12]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[12]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[12]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[12]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[12]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[12]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[12]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[12]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_2[12]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[12]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[13]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[13]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[13]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[13]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[13]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[13]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_2[13]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[13]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[13]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[13]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[13]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[13]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_2[13]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[13]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[13]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[13]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_2[13]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[13]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[13]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[13]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[13]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[13]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[13]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[13]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_2[13]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[13]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[14]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[14]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[14]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[14]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[14]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[14]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_2[14]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[14]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[14]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[14]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[14]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[14]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_2[14]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[14]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[14]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[14]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_2[14]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[14]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[14]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[14]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[14]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[14]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[14]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[14]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_2[14]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[14]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/B_0 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[15]/B_1 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[15]/B_2 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[15]/B_3 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[15]/B_4 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[15]/B_5 GTECH_BUF gtech       0.000000  c, u
chip_core/gpio_control_in_2[15]/C113 GTECH_OR2 gtech      0.000000  u
chip_core/gpio_control_in_2[15]/C115 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[15]/C116 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[15]/C117 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[15]/C118 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[15]/C119 *SELECT_OP_2.1_2.1_1 0.000000  s, u
chip_core/gpio_control_in_2[15]/C136 GTECH_AND2 gtech     0.000000  u
chip_core/gpio_control_in_2[15]/I_0 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[15]/I_1 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[15]/I_2 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[15]/I_3 GTECH_NOT gtech       0.000000  c, u
chip_core/gpio_control_in_2[15]/I_4 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[15]/I_5 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[15]/I_6 GTECH_NOT gtech       0.000000  u
chip_core/gpio_control_in_2[15]/gpio_ana_en_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/gpio_ana_pol_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/gpio_ana_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/gpio_dm_reg[0] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[15]/gpio_dm_reg[1] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[15]/gpio_dm_reg[2] **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[15]/gpio_holdover_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/gpio_ib_mode_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/gpio_inenb_reg **SEQGEN** 0.000000  n, u
chip_core/gpio_control_in_2[15]/gpio_outenb_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/gpio_slow_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/gpio_vtrip_sel_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/mgmt_ena_reg **SEQGEN**   0.000000  n, u
chip_core/gpio_control_in_2[15]/serial_data_out_reg **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[0] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[1] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[2] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[3] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[4] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[5] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[6] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[7] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[8] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[9] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[10] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[11] **SEQGEN** 0.000000 n, u
chip_core/gpio_control_in_2[15]/shift_register_reg[12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/B_0 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_1 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_2 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_3 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_4 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_5 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_6 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_7 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_8 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_9 GTECH_BUF      gtech           0.000000  c, u
chip_core/housekeeping/B_10 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_11 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_12 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_13 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_14 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_15 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_16 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_17 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_18 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_19 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_20 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_21 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_22 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_23 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_24 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_25 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_26 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_27 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_28 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_29 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_30 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_31 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_32 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_33 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_34 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_35 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_36 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_37 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_38 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_39 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_40 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_41 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_42 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_43 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_44 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_45 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_46 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_47 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_48 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_49 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_50 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_51 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_52 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_53 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_54 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_55 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_56 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_57 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_58 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_59 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_60 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_61 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_62 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_63 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_64 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_65 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_66 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_67 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_68 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_69 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_70 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_71 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_72 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_73 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_74 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_75 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_76 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_77 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_78 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_79 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_80 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_81 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_82 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_83 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_84 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_85 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_86 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_87 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_88 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_89 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_90 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_91 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_92 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_93 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_94 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_95 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_96 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_97 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_98 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_99 GTECH_BUF     gtech           0.000000  c, u
chip_core/housekeeping/B_100 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_101 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_102 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_103 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_104 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_105 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_106 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_107 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_108 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_109 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_110 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_111 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_112 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_113 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_114 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_115 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_116 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_117 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_118 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_119 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_120 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_121 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_122 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_123 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_124 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_125 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_126 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_127 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_128 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_129 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_130 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_131 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_132 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_133 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_134 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_135 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_136 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_137 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_138 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_139 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_140 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_141 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_142 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_143 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_144 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_145 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_146 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_147 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_148 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_149 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_150 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_151 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_152 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_153 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_154 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_155 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_156 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_157 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_158 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_159 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_160 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_161 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_162 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_163 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_164 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_165 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_166 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_167 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_168 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_169 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_170 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_171 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_172 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_173 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_174 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_175 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_176 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_177 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_178 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_179 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_180 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_181 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_182 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_183 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_184 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_185 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_186 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_187 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_188 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_189 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_190 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_191 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_192 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_193 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_194 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_195 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_196 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_197 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_198 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_199 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_200 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_201 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_202 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_203 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_204 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_205 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_206 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_207 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_208 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_209 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_210 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_211 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_212 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_213 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_214 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_215 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_216 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_217 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_218 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_219 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_220 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_221 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_222 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_223 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_224 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_225 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_226 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_227 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_228 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_229 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_230 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_231 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_232 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_233 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_234 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_235 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_236 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_237 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_238 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_239 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_240 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_241 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_242 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_243 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_244 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_245 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_246 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_247 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_248 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_249 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_250 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_251 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_252 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_253 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_254 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_255 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_256 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_257 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_258 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_259 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_260 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_261 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_262 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_263 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_264 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_265 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_266 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_267 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_268 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_269 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_270 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_271 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_272 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_273 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_274 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_275 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_276 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_277 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_278 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_279 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_280 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_281 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_282 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_283 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_284 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_285 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_286 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_287 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_288 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_289 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_290 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_291 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_292 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_293 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_294 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_295 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_296 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_297 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_298 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_299 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_300 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_301 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_302 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_303 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_304 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_305 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_306 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_307 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_308 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_309 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/B_310 GTECH_BUF    gtech           0.000000  c, u
chip_core/housekeeping/C113 GTECH_AND2    gtech           0.000000  u
chip_core/housekeeping/C114 GTECH_AND2    gtech           0.000000  u
chip_core/housekeeping/C115 GTECH_AND2    gtech           0.000000  c, u
chip_core/housekeeping/C117 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C118 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C119 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C122 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C123 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C124 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C128 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C129 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C130 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C133 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C134 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C135 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C139 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C140 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C141 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C145 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C146 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C147 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C152 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C153 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C154 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C157 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C158 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C159 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C163 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C164 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C165 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C169 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C170 GTECH_OR2     gtech           0.000000  u
chip_core/housekeeping/C171 GTECH_OR2     gtech           0.000000  c, u
chip_core/housekeeping/C3675 GTECH_AND2   gtech           0.000000  c, u
chip_core/housekeeping/C3677 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C3680 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C3682 GTECH_AND2   gtech           0.000000  c, u
chip_core/housekeeping/C4318 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C4319 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C4320 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C4321 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C4322 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C4323 GTECH_AND2   gtech           0.000000  c, u
chip_core/housekeeping/C4325 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4326 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4327 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4328 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4329 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4330 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4333 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4334 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4335 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4336 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4337 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4338 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4342 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4343 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4344 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4345 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4346 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4347 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4350 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4351 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4352 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4353 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4354 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4355 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4359 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4360 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4361 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4362 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4363 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4364 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4368 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4369 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4370 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4371 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4372 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4373 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4378 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4379 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4380 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4381 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4382 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4383 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4386 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4387 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4388 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4389 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4390 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4391 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4395 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4396 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4397 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4398 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4399 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4400 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4404 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4405 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4406 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4407 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4408 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4409 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4414 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4415 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4416 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4417 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4418 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4419 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4423 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4424 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4425 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4426 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4427 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4428 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4433 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4434 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4435 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4436 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4437 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4438 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4443 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4444 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4445 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4446 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4447 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4448 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4454 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4455 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4456 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4457 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4458 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4459 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4462 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4463 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4464 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4465 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4466 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4467 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4471 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4472 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4473 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4474 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4475 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4476 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4480 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4481 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4482 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4483 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4484 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4485 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4490 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4491 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4492 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4493 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4494 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4495 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4500 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4501 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4502 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4503 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4504 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4505 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4511 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4512 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4513 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4514 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4515 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4516 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4521 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4522 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4523 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4524 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4525 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4526 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4532 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4533 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4534 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4535 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4536 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4537 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4543 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4544 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4545 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4546 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4547 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4548 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4555 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4556 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4557 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4558 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4559 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4560 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4563 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4564 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4565 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4566 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4567 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4568 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4572 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4573 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4574 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4575 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4576 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4577 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4581 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4582 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4583 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4584 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4585 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4586 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4591 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4592 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4593 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4594 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4595 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4596 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4600 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4601 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4602 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4603 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4604 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4605 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4610 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4611 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4612 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4613 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4614 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4615 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4620 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4621 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4622 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4623 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4624 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4625 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4631 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4632 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4633 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4634 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4635 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4636 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4640 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4641 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4642 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4643 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4644 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4645 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4650 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4651 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4652 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4653 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4654 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4655 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4660 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4661 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4662 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4663 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4664 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4665 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4671 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4672 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4673 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4674 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4675 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4676 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4681 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4682 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4683 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4684 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4685 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4686 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4692 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4693 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4694 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4695 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4696 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4697 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4703 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4704 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4705 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4706 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4707 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4708 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4715 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4716 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4717 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4718 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4719 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4720 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4724 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4725 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4726 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4727 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4728 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4729 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4734 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4735 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4736 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4737 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4738 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4739 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4744 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4745 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4746 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4747 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4748 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4749 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4755 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4756 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4757 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4758 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4759 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4760 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4765 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4766 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4767 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4768 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4769 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4770 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4776 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4777 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4778 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4779 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4780 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4781 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4787 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4788 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4789 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4790 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4791 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4792 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4799 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4800 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4801 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4802 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4803 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4804 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4809 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4810 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4811 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4812 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4813 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4814 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4820 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4821 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4822 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4823 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4824 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4825 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4831 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4832 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4833 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4834 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4835 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4836 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4843 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4844 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4845 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4846 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4847 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4848 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4854 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4855 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4856 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4857 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4858 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4859 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4866 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4867 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4868 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4869 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4870 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4871 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4878 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4879 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4880 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4881 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4882 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4883 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4891 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4892 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4893 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4894 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4895 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4896 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4899 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4900 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4901 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4902 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4903 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4904 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4908 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4909 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4910 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4911 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4912 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4913 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4917 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4918 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4919 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4920 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4921 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4922 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4927 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4928 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4929 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4930 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4931 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4932 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4936 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4937 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4938 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4939 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4940 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4941 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4946 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4947 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4948 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4949 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4950 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4951 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4956 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4957 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4958 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4959 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4960 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4961 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4967 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4968 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4969 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4970 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4971 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4972 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4976 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4977 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4978 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4979 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4980 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4981 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4986 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4987 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4988 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4989 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4990 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4991 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C4996 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4997 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4998 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C4999 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5000 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5001 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5007 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5008 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5009 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5010 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5011 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5012 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5017 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5018 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5019 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5020 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5021 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5022 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5028 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5029 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5030 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5031 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5032 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5033 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5039 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5040 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5041 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5042 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5043 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5044 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5051 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5052 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5053 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5054 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5055 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5056 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5060 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5061 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5062 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5063 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5064 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5065 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5070 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5071 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5072 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5073 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5074 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5075 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5080 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5081 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5082 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5083 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5084 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5085 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5091 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5092 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5093 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5094 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5095 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5096 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5101 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5102 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5103 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5104 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5105 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5106 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5112 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5113 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5114 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5115 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5116 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5117 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5123 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5124 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5125 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5126 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5127 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5128 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5135 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5136 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5137 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5138 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5139 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5140 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5145 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5146 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5147 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5148 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5149 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5150 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5156 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5157 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5158 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5159 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5160 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5161 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5167 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5168 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5169 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5170 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5171 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5172 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5179 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5180 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5181 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5182 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5183 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5184 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5190 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5191 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5192 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5193 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5194 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5195 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5202 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5203 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5204 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5205 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5206 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5207 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5214 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5215 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5216 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5217 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5218 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5219 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5227 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5228 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5229 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5230 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5231 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5232 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5236 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5237 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5238 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5239 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5240 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5241 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5246 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5247 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5248 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5249 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5250 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5251 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5256 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5257 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5258 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5259 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5260 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5261 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5267 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5268 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5269 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5270 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5271 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5272 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5277 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5278 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5279 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5280 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5281 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5282 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5288 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5289 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5290 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5291 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5292 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5293 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5299 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5300 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5301 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5302 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5303 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5304 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5311 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5312 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5313 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5314 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5315 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5316 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5321 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5322 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5323 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5324 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5325 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5326 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5332 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5333 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5334 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5335 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5336 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5337 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5343 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5344 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5345 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5346 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5347 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5348 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5355 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5356 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5357 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5358 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5359 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5360 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5366 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5367 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5368 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5369 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5370 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5371 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5378 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5379 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5380 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5381 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5382 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5383 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5390 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5391 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5392 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5393 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5394 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5395 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5403 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5404 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5405 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5406 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5407 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5408 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5413 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C5414 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C5415 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C5416 GTECH_AND2   gtech           0.000000  c, u
chip_core/housekeeping/C5421 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C5422 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C5423 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C5424 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C5425 GTECH_AND2   gtech           0.000000  c, u
chip_core/housekeeping/C5426 GTECH_AND2   gtech           0.000000  u
chip_core/housekeeping/C5427 GTECH_AND2   gtech           0.000000  c, u
chip_core/housekeeping/C5674 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5675 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5676 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5677 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5678 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5679 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5683 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5684 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5685 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5686 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5687 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5688 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5692 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5693 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5694 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5695 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5696 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5697 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5702 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5703 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5704 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5705 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5706 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5707 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5712 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5713 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5714 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5715 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5716 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5717 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5722 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5723 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5724 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5725 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5726 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5727 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5733 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5734 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5735 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5736 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5737 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5738 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5741 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5742 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5743 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5744 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5745 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5746 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5750 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5751 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5752 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5753 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5754 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5755 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5759 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5760 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5761 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5762 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5763 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5764 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5769 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5770 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5771 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5772 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5773 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5774 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5780 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5781 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5782 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5783 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5784 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5785 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5790 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5791 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5792 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5793 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5794 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5795 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5801 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5802 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5803 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5804 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5805 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5806 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5812 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5813 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5814 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5815 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5816 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5817 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5824 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5825 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5826 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5827 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5828 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5829 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5832 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5833 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5834 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5835 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5836 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5837 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5841 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5842 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5843 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5844 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5845 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5846 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5850 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5851 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5852 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5853 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5854 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5855 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5860 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5861 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5862 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5863 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5864 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5865 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5869 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5870 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5871 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5872 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5873 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5874 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5879 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5880 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5881 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5882 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5883 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5884 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5889 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5890 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5891 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5892 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5893 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5894 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5900 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5901 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5902 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5903 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5904 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5905 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5909 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5910 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5911 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5912 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5913 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5914 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5919 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5920 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5921 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5922 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5923 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5924 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5929 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5930 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5931 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5932 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5933 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5934 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5940 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5941 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5942 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5943 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5944 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5945 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5950 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5951 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5952 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5953 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5954 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5955 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5961 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5962 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5963 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5964 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5965 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5966 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5972 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5973 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5974 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5975 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5976 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5977 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5984 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5985 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5986 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5987 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5988 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5989 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C5993 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5994 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5995 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5996 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5997 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C5998 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6003 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6004 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6005 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6006 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6007 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6008 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6013 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6014 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6015 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6016 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6017 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6018 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6024 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6025 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6026 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6027 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6028 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6029 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6034 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6035 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6036 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6037 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6038 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6039 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6045 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6046 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6047 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6048 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6049 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6050 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6056 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6057 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6058 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6059 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6060 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6061 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6068 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6069 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6070 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6071 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6072 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6073 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6078 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6079 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6080 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6081 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6082 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6083 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6089 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6090 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6091 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6092 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6093 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6094 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6100 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6101 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6102 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6103 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6104 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6105 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6112 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6113 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6114 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6115 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6116 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6117 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6123 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6124 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6125 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6126 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6127 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6128 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6135 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6136 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6137 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6138 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6139 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6140 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6147 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6148 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6149 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6150 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6151 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6152 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6160 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6161 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6162 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6163 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6164 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6165 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6168 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6169 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6170 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6171 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6172 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6173 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6177 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6178 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6179 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6180 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6181 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6182 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6186 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6187 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6188 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6189 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6190 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6191 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6196 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6197 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6198 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6199 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6200 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6201 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6205 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6206 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6207 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6208 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6209 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6210 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6215 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6216 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6217 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6218 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6219 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6220 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6225 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6226 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6227 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6228 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6229 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6230 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6236 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6237 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6238 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6239 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6240 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6241 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6245 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6246 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6247 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6248 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6249 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6250 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6255 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6256 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6257 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6258 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6259 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6260 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6265 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6266 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6267 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6268 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6269 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6270 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6276 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6277 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6278 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6279 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6280 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6281 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6286 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6287 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6288 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6289 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6290 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6291 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6297 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6298 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6299 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6300 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6301 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6302 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6308 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6309 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6310 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6311 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6312 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6313 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6320 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6321 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6322 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6323 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6324 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6325 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6329 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6330 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6331 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6332 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6333 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6334 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6339 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6340 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6341 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6342 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6343 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6344 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6349 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6350 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6351 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6352 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6353 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6354 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6360 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6361 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6362 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6363 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6364 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6365 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6370 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6371 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6372 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6373 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6374 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6375 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6381 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6382 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6383 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6384 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6385 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6386 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6392 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6393 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6394 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6395 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6396 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6397 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6404 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6405 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6406 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6407 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6408 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6409 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6414 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6415 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6416 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6417 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6418 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6419 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6425 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6426 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6427 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6428 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6429 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6430 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6436 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6437 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6438 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6439 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6440 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6441 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6448 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6449 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6450 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6451 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6452 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6453 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6459 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6460 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6461 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6462 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6463 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6464 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6471 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6472 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6473 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6474 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6475 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6476 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6483 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6484 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6485 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6486 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6487 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6488 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6496 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6497 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6498 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6499 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6500 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6501 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6505 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6506 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6507 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6508 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6509 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6510 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6515 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6516 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6517 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6518 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6519 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6520 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6525 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6526 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6527 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6528 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6529 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6530 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6536 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6537 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6538 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6539 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6540 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6541 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6546 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6547 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6548 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6549 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6550 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6551 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6557 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6558 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6559 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6560 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6561 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6562 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6568 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6569 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6570 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6571 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6572 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6573 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6580 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6581 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6582 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6583 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6584 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6585 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6590 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6591 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6592 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6593 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6594 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6595 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6601 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6602 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6603 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6604 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6605 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6606 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6612 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6613 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6614 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6615 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6616 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6617 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6624 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6625 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6626 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6627 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6628 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6629 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6635 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6636 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6637 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6638 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6639 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6640 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6647 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6648 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6649 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6650 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6651 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6652 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6659 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6660 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6661 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6662 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6663 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6664 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C6672 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6673 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6674 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6675 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6676 GTECH_OR2    gtech           0.000000  u
chip_core/housekeeping/C6677 GTECH_OR2    gtech           0.000000  c, u
chip_core/housekeeping/C17842 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17843 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17844 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17847 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17848 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17849 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17852 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17853 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17854 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17858 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17859 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17860 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17861 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17862 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17863 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17864 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17865 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17866 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17867 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17868 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17874 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17875 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17876 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17877 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17878 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17879 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17880 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17881 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17882 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17883 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17884 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17885 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17886 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17887 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17888 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17889 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17890 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17891 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17892 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17893 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17894 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17895 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17896 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17910 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17911 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17912 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17913 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17914 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17915 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17916 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17917 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17918 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17919 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17920 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17921 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17922 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17923 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17939 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17940 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17941 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17942 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17943 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17944 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17945 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17946 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17947 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17948 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17949 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17950 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17951 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17954 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17955 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17956 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17957 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17958 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17959 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17960 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17961 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17962 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17963 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17964 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17969 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17970 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17971 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17972 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17973 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17984 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17985 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17986 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C17987 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18003 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18017 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18018 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18022 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18023 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18024 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18040 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18049 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18050 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18051 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18052 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18053 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18062 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18063 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18064 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18065 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18066 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18067 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18068 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18069 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18087 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18100 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18101 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18102 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18103 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18120 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18133 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18134 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18135 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18151 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18158 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18159 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18160 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18161 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18162 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18163 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18164 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18165 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18166 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18167 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18184 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18197 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18198 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18199 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18215 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18227 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18228 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18229 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18230 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18246 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18258 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18259 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18260 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18275 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18286 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18287 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18288 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18289 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18290 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18291 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18308 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18321 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18322 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18323 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18339 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18351 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18352 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18353 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18354 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18370 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18382 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18383 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18384 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18399 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18410 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18411 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18412 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18413 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18414 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18430 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18442 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18443 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18444 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18459 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18470 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18471 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18472 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18473 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18488 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18499 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18500 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18501 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18515 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18525 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18526 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18527 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18528 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18529 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18530 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18531 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18532 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18550 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18564 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18565 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18566 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18583 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18596 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18597 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18598 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18599 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18616 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18629 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18630 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18631 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18647 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18659 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18660 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18661 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18662 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18663 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18680 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18693 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18694 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18695 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18711 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18723 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18724 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18725 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18726 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18742 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18754 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18755 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18756 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18771 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18782 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18783 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18784 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18785 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18786 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18787 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18804 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18817 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18818 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18819 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18835 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18847 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18848 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18849 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18850 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18866 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18878 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18879 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18880 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18895 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18906 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18907 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18908 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18909 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18910 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18926 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18938 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18939 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18940 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18955 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18966 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18967 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18968 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18969 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18984 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18995 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18996 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C18997 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19011 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19021 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19022 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19023 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19024 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19025 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19026 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19027 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19044 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19057 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19058 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19059 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19075 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19087 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19088 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19089 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19090 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19106 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19118 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19119 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19120 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19135 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19146 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19147 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19148 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19149 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19150 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19166 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19178 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19179 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19180 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19195 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19206 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19207 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19208 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19209 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19224 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19235 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19236 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19237 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19238 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19239 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19250 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19251 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19252 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19253 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19264 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19265 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19266 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19273 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19274 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19275 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19276 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19277 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19278 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19286 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19287 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19288 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19289 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19290 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19291 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19292 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19293 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19294 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19307 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19308 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19309 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19323 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19324 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19325 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19326 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19327 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19344 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19360 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19361 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19377 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19389 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19390 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19391 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19392 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19404 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19405 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19406 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19417 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19418 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19419 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19420 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19421 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19422 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19439 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19455 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19456 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19474 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19487 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19488 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19489 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19502 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19503 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19504 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19516 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19517 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19518 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19519 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19531 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19532 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19533 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19544 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19545 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19546 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19547 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19548 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19562 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19563 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19564 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19579 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19593 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19594 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19608 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19620 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19621 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19622 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19623 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19637 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19638 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19652 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19663 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19664 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19665 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19708_1 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19708_2 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19708_3 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19708_4 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19708_5 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19709 GTECH_AND4  gtech           0.000000  u
chip_core/housekeeping/C19710_1 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19710_2 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19710_3 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19710_4 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19710_5 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19711_1 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19711_2 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19711_3 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19711_4 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19711_5 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19712_1 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19712_2 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19712_3 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19712_4 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19712_5 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19713_1 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19713_2 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19713_3 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19713_4 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19713_5 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19714_1 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19714_2 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19714_3 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19714_4 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19714_5 GTECH_AND2 gtech          0.000000  u
chip_core/housekeeping/C19715 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19716 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19717 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19718 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19719 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19720 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19721 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19722 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19723 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19724 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19725 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19726 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19727 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19728 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19729 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19730 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19731 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19732 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19733 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19734 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19735 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19736 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19737 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19738 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19739 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19740 GTECH_AND5  gtech           0.000000  u
chip_core/housekeeping/C19741 GTECH_AND4  gtech           0.000000  u
chip_core/housekeeping/C19742 GTECH_AND3  gtech           0.000000  u
chip_core/housekeeping/C19743 GTECH_AND3  gtech           0.000000  u
chip_core/housekeeping/C19744 GTECH_AND3  gtech           0.000000  u
chip_core/housekeeping/C19745 GTECH_AND3  gtech           0.000000  u
chip_core/housekeeping/C19772 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19773 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19774 *SELECT_OP_3.1_3.1_1        0.000000  s, u
chip_core/housekeeping/C19775 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19776 *SELECT_OP_3.1_3.1_1        0.000000  s, u
chip_core/housekeeping/C19777 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19778 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19779 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19780 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19781 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19782 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19783 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19784 *SELECT_OP_113.6_113.1_6    0.000000  s, u
chip_core/housekeeping/C19785 *SELECT_OP_113.1_113.1_1    0.000000  s, u
chip_core/housekeeping/C19786 *SELECT_OP_113.6_113.1_6    0.000000  s, u
chip_core/housekeeping/C19787 *SELECT_OP_113.1_113.1_1    0.000000  s, u
chip_core/housekeeping/C19788 *SELECT_OP_113.6_113.1_6    0.000000  s, u
chip_core/housekeeping/C19789 *SELECT_OP_113.1_113.1_1    0.000000  s, u
chip_core/housekeeping/C19790 *SELECT_OP_113.6_113.1_6    0.000000  s, u
chip_core/housekeeping/C19791 *SELECT_OP_113.1_113.1_1    0.000000  s, u
chip_core/housekeeping/C19792 *SELECT_OP_12.1_12.1_1      0.000000  s, u
chip_core/housekeeping/C19793 *SELECT_OP_11.1_11.1_1      0.000000  s, u
chip_core/housekeeping/C19794 *SELECT_OP_11.1_11.1_1      0.000000  s, u
chip_core/housekeeping/C19795 *SELECT_OP_12.1_12.1_1      0.000000  s, u
chip_core/housekeeping/C19796 *SELECT_OP_11.4_11.1_4      0.000000  s, u
chip_core/housekeeping/C19797 *SELECT_OP_12.1_12.1_1      0.000000  s, u
chip_core/housekeeping/C19798 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19799 *SELECT_OP_12.1_12.1_1      0.000000  s, u
chip_core/housekeeping/C19800 *SELECT_OP_4.7_4.1_7        0.000000  s, u
chip_core/housekeeping/C19801 *SELECT_OP_12.1_12.1_1      0.000000  s, u
chip_core/housekeeping/C19802 *SELECT_OP_4.8_4.1_8        0.000000  s, u
chip_core/housekeeping/C19803 *SELECT_OP_12.1_12.1_1      0.000000  s, u
chip_core/housekeeping/C19804 *SELECT_OP_6.1_6.1_1        0.000000  s, u
chip_core/housekeeping/C19805 *SELECT_OP_12.4_12.1_4      0.000000  s, u
chip_core/housekeeping/C19806 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19807 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19808 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19809 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19810 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19811 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19812 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19813 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19814 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19815 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19816 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19817 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19818 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19819 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19820 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19821 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19822 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19823 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19824 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19825 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19826 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19827 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19828 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19829 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19830 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19831 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19832 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19833 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19834 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19835 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19836 *SELECT_OP_2.4_2.1_4        0.000000  s, u
chip_core/housekeeping/C19837 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19838 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19839 *SELECT_OP_3.1_3.1_1        0.000000  s, u
chip_core/housekeeping/C19840 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19841 *SELECT_OP_2.5_2.1_5        0.000000  s, u
chip_core/housekeeping/C19842 *SELECT_OP_2.6_2.1_6        0.000000  s, u
chip_core/housekeeping/C19843 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19844 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19845 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19846 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19847 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19848 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19849 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19850 *SELECT_OP_4.2_4.1_2        0.000000  s, u
chip_core/housekeeping/C19851 *SELECT_OP_3.4_3.1_4        0.000000  s, u
chip_core/housekeeping/C19852 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19853 *SELECT_OP_4.1_4.1_1        0.000000  s, u
chip_core/housekeeping/C19854 *SELECT_OP_2.13_2.1_13      0.000000  s, u
chip_core/housekeeping/C19855 *SELECT_OP_2.13_2.1_13      0.000000  s, u
chip_core/housekeeping/C19856 *SELECT_OP_2.8_2.1_8        0.000000  s, u
chip_core/housekeeping/C19857 *SELECT_OP_3.1_3.1_1        0.000000  s, u
chip_core/housekeeping/C19858 *SELECT_OP_2.8_2.1_8        0.000000  s, u
chip_core/housekeeping/C19859 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19860 *SELECT_OP_107.8_107.1_8    0.000000  s, u
chip_core/housekeeping/C19861 *SELECT_OP_2.8_2.1_8        0.000000  s, u
chip_core/housekeeping/C19862 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19863 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19864 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19865 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19866 *SELECT_OP_97.4_97.1_4      0.000000  s, u
chip_core/housekeeping/C19867 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19868 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19869 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19870 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19871 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19872 *SELECT_OP_97.5_97.1_5      0.000000  s, u
chip_core/housekeeping/C19873 *SELECT_OP_2.8_2.1_8        0.000000  s, u
chip_core/housekeeping/C19874 *SELECT_OP_2.8_2.1_8        0.000000  s, u
chip_core/housekeeping/C19875 *SELECT_OP_2.8_2.1_8        0.000000  s, u
chip_core/housekeeping/C19876 *SELECT_OP_97.3_97.1_3      0.000000  s, u
chip_core/housekeeping/C19877 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19878 *SELECT_OP_97.1_97.1_1      0.000000  s, u
chip_core/housekeeping/C19879 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19880 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19881 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19882 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19883 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19884 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19885 *SELECT_OP_2.4_2.1_4        0.000000  s, u
chip_core/housekeeping/C19886 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19887 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19888 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19889 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19890 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19891 *SELECT_OP_2.76_2.1_76      0.000000  s, u
chip_core/housekeeping/C19892 *SELECT_OP_2.5_2.1_5        0.000000  s, u
chip_core/housekeeping/C19893 *SELECT_OP_2.3_2.1_3        0.000000  s, u
chip_core/housekeeping/C19894 *SELECT_OP_2.5_2.1_5        0.000000  s, u
chip_core/housekeeping/C19895 *SELECT_OP_2.3_2.1_3        0.000000  s, u
chip_core/housekeeping/C19896 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19897 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19898 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19899 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19900 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19901 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19902 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19903 *SELECT_OP_2.4_2.1_4        0.000000  s, u
chip_core/housekeeping/C19904 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19905 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19906 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19907 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19908 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19909 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19910 *SELECT_OP_2.1_2.1_1        0.000000  s, u
chip_core/housekeeping/C19911 *SELECT_OP_2.76_2.1_76      0.000000  s, u
chip_core/housekeeping/C19912 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19913 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19914 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19915 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19916 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19917 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19918 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19919 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19920 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19921 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19922 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19923 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19924 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19925 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19926 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19927 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19928 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19929 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19930 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19931 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19932 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19933 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19934 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19935 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19936 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19937 *SELECT_OP_38.1_38.1_1      0.000000  s, u
chip_core/housekeeping/C19950 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C19953 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C19958 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C19961 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C19985 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C19988 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C19989 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C19990 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C19991 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C19993 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C19994 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C19995 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C20042 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C20043 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C20044 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C20045 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C20159 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20160 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20161 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20162 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20163 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20164 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20165 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20166 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20167 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20168 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20169 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20170 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20171 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20172 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20173 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20174 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20175 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20176 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20177 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20178 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20179 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20180 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20181 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20182 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20183 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20184 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20185 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20186 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20187 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20188 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20189 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20190 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20191 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20192 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20193 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20194 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20195 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20196 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20197 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20198 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20199 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20200 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20201 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20202 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20203 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20204 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20205 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20206 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20207 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20208 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20209 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20210 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20211 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20212 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20213 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20214 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20215 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20216 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20217 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20218 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20219 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20220 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20221 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20222 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20223 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20224 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20225 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20226 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20227 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20228 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20229 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20230 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20231 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20232 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20233 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20234 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20235 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20236 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20237 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20238 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20239 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20240 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20241 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20242 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20243 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20244 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20245 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20246 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20247 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20248 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20249 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20250 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20251 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20252 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20253 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20254 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20255 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20256 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20257 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20258 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20259 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20260 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20261 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20262 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20263 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20264 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20265 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20266 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20267 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20268 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20269 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20274 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20387 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20388 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20389 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20390 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20391 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20392 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20393 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20394 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20395 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20396 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20397 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20398 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20399 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20400 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20401 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20402 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20403 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20404 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20405 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20406 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20407 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20408 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20409 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20410 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20411 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20412 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20413 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20414 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20415 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20416 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20417 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20418 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20419 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20420 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20421 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20422 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20423 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20424 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20425 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20426 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20427 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20428 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20429 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20430 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20431 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20432 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20433 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20434 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20435 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20436 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20437 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20438 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20439 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20440 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20441 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20442 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20443 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20444 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20445 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20446 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20447 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20448 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20449 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20450 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20451 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20452 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20453 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20454 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20455 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20456 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20457 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20458 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20459 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20460 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20461 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20462 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20463 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20464 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20465 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20466 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20467 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20468 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20469 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20470 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20471 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20472 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20473 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20474 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20475 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20476 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20477 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20478 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20479 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20480 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20481 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20482 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20483 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20484 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20485 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20486 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20487 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20488 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20489 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20490 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20491 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20492 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20493 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20494 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20495 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20496 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20497 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20501 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20614 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20615 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20616 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20617 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20618 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20619 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20620 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20621 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20622 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20623 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20624 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20625 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20626 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20627 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20628 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20629 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20630 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20631 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20632 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20633 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20634 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20635 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20636 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20637 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20638 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20639 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20640 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20641 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20642 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20643 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20644 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20645 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20646 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20647 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20648 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20649 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20650 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20651 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20652 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20653 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20654 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20655 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20656 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20657 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20658 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20659 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20660 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20661 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20662 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20663 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20664 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20665 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20666 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20667 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20668 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20669 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20670 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20671 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20672 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20673 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20674 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20675 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20676 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20677 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20678 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20679 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20680 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20681 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20682 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20683 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20684 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20685 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20686 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20687 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20688 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20689 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20690 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20691 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20692 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20693 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20694 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20695 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20696 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20697 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20698 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20699 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20700 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20701 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20702 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20703 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20704 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20705 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20706 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20707 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20708 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20709 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20710 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20711 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20712 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20713 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20714 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20715 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20716 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20717 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20718 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20719 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20720 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20721 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20722 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20723 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20724 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20728 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20841 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20842 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20843 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20844 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20845 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20846 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20847 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20848 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20849 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20850 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20851 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20852 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20853 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20854 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20855 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20856 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20857 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20858 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20859 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20860 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20861 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20862 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20863 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20864 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20865 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20866 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20867 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20868 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20869 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20870 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20871 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20872 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20873 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20874 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20875 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20876 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20877 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20878 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20879 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20880 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20881 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20882 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20883 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20884 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20885 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20886 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20887 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20888 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20889 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20890 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20891 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20892 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20893 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20894 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20895 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20896 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20897 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20898 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20899 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20900 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20901 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20902 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20903 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20904 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20905 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20906 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20907 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20908 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20909 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20910 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20911 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20912 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20913 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20914 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20915 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20916 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20917 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20918 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20919 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20920 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20921 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20922 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20923 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20924 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20925 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20926 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20927 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20928 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20929 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20930 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20931 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20932 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20933 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20934 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20935 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20936 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20937 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20938 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20939 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20940 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20941 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20942 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20943 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20944 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20945 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20946 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20947 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20948 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20949 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20950 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20951 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20955 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20956 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20957 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20958 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20959 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20960 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20961 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20962 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20963 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20964 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C20967 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20968 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20969 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20970 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20972 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20974 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20975 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20977 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20978 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20980 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20981 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20983 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20984 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20986 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20987 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20989 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20990 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20992 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20993 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20995 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20996 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20998 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C20999 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21001 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21002 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21004 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21005 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21007 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21008 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21010 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21011 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21013 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21014 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21016 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21017 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21019 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21020 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21022 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21023 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21025 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21026 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21028 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21029 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21031 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21032 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21034 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21035 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21037 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21038 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21040 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21041 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21043 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21044 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21046 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21047 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21049 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21050 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21052 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21053 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21055 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21056 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21058 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21059 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21061 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21062 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21064 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21065 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21067 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21068 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21070 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21071 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21073 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21074 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21076 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21077 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21079 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21080 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21082 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21083 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21085 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21086 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21088 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21089 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21091 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21092 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21094 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21095 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21097 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21098 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21100 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21101 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21103 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21104 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21106 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21107 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21109 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21110 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21112 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21113 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21115 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21116 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21118 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21119 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21121 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21122 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21124 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21125 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21127 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21128 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21130 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21131 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21133 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21134 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21136 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21137 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21139 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21140 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21142 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21143 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21145 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21146 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21148 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21149 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21151 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21152 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21154 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21155 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21157 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21158 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21160 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21161 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21163 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21164 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21166 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21167 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21169 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21170 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21172 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21173 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21175 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21176 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21178 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21179 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21181 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21182 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21184 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21185 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21187 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21188 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21190 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21191 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21193 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21194 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21196 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21197 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21199 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21200 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21202 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21203 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21205 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21206 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21208 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21209 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21211 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21212 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21214 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21215 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21217 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21218 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21220 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21221 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21223 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21224 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21226 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21227 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21229 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21230 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21232 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21233 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21235 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21236 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21238 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21239 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21241 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21242 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21244 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21245 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21247 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21248 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21250 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21251 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21253 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21254 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21256 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21257 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21259 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21260 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21262 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21263 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21265 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21266 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21268 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21269 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21271 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21272 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21274 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21275 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21277 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21278 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21280 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21281 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21283 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21284 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21286 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21287 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21289 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21290 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21292 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21293 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21295 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21296 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21298 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21299 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21301 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21302 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21304 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21306 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21307 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21309 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21310 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21312 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21313 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21315 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21316 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21318 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21319 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21321 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21322 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21324 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21325 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21327 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21328 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21330 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21331 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21333 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21334 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21336 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21337 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21339 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21340 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21342 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21343 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21345 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21346 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21348 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21349 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21351 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21352 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21354 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21355 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21357 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21358 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21360 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21361 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21363 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21364 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21366 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21367 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21369 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21370 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21372 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21373 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21375 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21376 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21378 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21379 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21381 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21382 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21384 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21385 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21387 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21388 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21390 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21391 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21393 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21394 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21396 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21397 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21399 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21400 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21402 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21403 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21405 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21406 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21408 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21409 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21411 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21412 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21414 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21415 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21417 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21418 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21420 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21421 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21423 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21424 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21426 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21427 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21429 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21430 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21432 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21433 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21435 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21436 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21438 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21439 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21441 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21442 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21444 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21445 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21447 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21448 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21450 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21451 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21453 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21454 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21456 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21457 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21459 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21460 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21462 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21463 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21465 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21466 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21468 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21469 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21471 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21472 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21474 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21475 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21477 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21478 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21480 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21481 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21483 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21484 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21486 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21487 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21489 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21490 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21492 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21493 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21495 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21496 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21498 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21499 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21501 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21502 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21504 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21505 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21507 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21508 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21510 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21511 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21513 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21514 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21516 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21517 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21519 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21520 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21522 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21523 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21525 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21526 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21528 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21529 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21531 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21532 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21534 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21535 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21537 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21538 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21540 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21541 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21543 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21544 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21546 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21547 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21549 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21550 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21552 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21553 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21555 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21556 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21558 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21559 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21561 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21562 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21564 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21565 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21567 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21568 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21570 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21571 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21573 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21574 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21576 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21577 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21579 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21580 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21582 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21583 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21585 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21586 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21588 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21589 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21591 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21592 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21594 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21595 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21597 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21598 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21600 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21601 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21603 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21604 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21606 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21607 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21609 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21610 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21612 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21613 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21615 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21616 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21618 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21619 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21621 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21622 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21624 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21625 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21627 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21628 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21630 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21631 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21633 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21634 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21636 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21638 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21639 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21641 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21642 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21644 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21645 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21647 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21648 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21650 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21651 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21653 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21654 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21656 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21657 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21659 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21660 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21662 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21663 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21665 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21666 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21668 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21669 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21671 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21672 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21674 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21675 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21677 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21678 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21680 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21681 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21683 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21684 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21686 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21687 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21689 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21690 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21692 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21693 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21695 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21696 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21698 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21699 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21701 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21702 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21704 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21705 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21707 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21708 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21710 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21711 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21713 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21714 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21716 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21717 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21719 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21720 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21722 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21723 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21725 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21726 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21728 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21729 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21731 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21732 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21734 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21735 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21737 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21738 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21740 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21741 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21743 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21744 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21746 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21747 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21749 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21750 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21752 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21753 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21755 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21756 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21758 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21759 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21761 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21762 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21764 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21765 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21767 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21768 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21770 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21771 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21773 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21774 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21776 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21777 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21779 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21780 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21782 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21783 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21785 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21786 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21788 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21789 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21791 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21792 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21794 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21795 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21797 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21798 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21800 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21801 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21803 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21804 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21806 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21807 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21809 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21810 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21812 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21813 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21815 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21816 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21818 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21819 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21821 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21822 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21824 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21825 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21827 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21828 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21830 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21831 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21833 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21834 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21836 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21837 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21839 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21840 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21842 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21843 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21845 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21846 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21848 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21849 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21851 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21852 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21854 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21855 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21857 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21858 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21860 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21861 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21863 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21864 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21866 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21867 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21869 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21870 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21872 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21873 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21875 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21876 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21878 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21879 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21881 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21882 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21884 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21885 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21887 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21888 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21890 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21891 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21893 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21894 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21896 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21897 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21899 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21900 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21902 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21903 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21905 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21906 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21908 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21909 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21911 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21912 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21914 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21915 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21917 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21918 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21920 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21921 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21923 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21924 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21926 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21927 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21929 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21930 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21932 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21933 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21935 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21936 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21938 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21939 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21941 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21942 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21944 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21945 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21947 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21948 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21950 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21951 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21953 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21954 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21956 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21957 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21959 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21960 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21962 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21963 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21965 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21966 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21968 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21970 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21971 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21973 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21974 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21976 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21977 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21979 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21980 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21982 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21983 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21985 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21986 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21988 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21989 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21991 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21992 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21994 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21995 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21997 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C21998 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22000 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22001 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22003 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22004 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22006 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22007 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22009 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22010 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22012 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22013 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22015 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22016 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22018 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22019 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22021 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22022 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22024 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22025 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22027 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22028 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22030 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22031 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22033 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22034 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22036 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22037 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22039 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22040 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22042 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22043 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22045 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22046 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22048 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22049 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22051 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22052 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22054 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22055 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22057 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22058 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22060 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22061 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22063 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22064 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22066 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22067 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22069 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22070 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22072 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22073 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22075 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22076 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22078 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22079 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22081 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22082 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22084 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22085 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22087 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22088 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22090 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22091 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22093 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22094 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22096 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22097 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22099 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22100 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22102 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22103 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22105 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22106 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22108 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22109 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22111 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22112 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22114 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22115 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22117 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22118 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22120 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22121 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22123 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22124 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22126 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22127 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22129 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22130 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22132 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22133 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22135 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22136 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22138 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22139 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22141 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22142 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22144 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22145 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22147 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22148 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22150 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22151 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22153 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22154 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22156 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22157 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22159 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22160 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22162 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22163 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22165 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22166 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22168 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22169 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22171 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22172 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22174 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22175 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22177 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22178 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22180 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22181 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22183 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22184 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22186 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22187 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22189 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22190 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22192 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22193 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22195 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22196 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22198 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22199 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22201 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22202 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22204 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22205 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22207 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22208 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22210 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22211 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22213 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22214 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22216 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22217 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22219 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22220 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22222 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22223 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22225 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22226 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22228 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22229 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22231 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22232 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22234 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22235 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22237 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22238 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22240 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22241 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22243 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22244 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22246 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22247 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22249 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22250 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22252 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22253 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22255 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22256 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22258 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22259 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22261 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22262 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22264 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22265 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22267 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22268 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22270 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22271 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22273 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22274 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22276 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22277 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22279 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22280 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22282 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22283 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22285 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22286 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22288 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22289 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22291 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22292 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22294 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22295 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22297 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22298 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22321 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C22322 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C22325 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22327 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22328 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22419 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22422 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22423 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22424 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22425 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22427 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22428 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22429 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22430 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22431 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22432 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22433 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22434 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22436 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22437 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22438 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22439 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22440 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22441 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22442 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22443 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22444 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22445 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22446 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22447 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22448 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22449 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22450 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22451 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22453 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22454 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22455 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22456 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22457 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22458 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22459 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22460 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22461 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22462 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22463 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22464 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22465 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22466 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22467 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22468 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22469 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22470 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22471 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22472 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22473 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22474 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22475 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22476 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22477 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22478 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22479 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22480 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22481 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22482 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22483 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22484 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22485 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22489 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22493 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22494 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22495 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C22496 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C22497 GTECH_AND2  gtech           0.000000  u
chip_core/housekeeping/C22509 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C22512 GTECH_AND2  gtech           0.000000  c, u
chip_core/housekeeping/C22992 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C22993 GTECH_OR2   gtech           0.000000  u
chip_core/housekeeping/C23643 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23644 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23645 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23646 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23647 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23648 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23649 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23650 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23651 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23652 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23653 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23654 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23655 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23656 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23657 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23658 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23659 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23660 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23661 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23662 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23663 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23664 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23665 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23666 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23667 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23668 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23669 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23670 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23671 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23672 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23673 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23674 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23675 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23676 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23677 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23678 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23679 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23680 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23681 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23682 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23683 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23684 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23685 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23686 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23687 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23688 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23689 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23690 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23691 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23692 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23693 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23694 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23695 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23696 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23697 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23698 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23699 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23700 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23701 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23702 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23703 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23704 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23705 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23706 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23707 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23708 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23709 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23710 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23711 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23712 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23713 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23714 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23715 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23716 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23717 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23718 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23719 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23720 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23721 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23722 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23723 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23724 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23725 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23726 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23727 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23728 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23729 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23730 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23731 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23732 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23733 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23734 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23735 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23736 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/C23737 GTECH_OR2   gtech           0.000000  c, u
chip_core/housekeeping/I_0 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_1 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_2 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_3 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_4 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_5 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_6 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_7 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_8 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_9 GTECH_NOT      gtech           0.000000  u
chip_core/housekeeping/I_10 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_11 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_12 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_13 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_14 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_15 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_16 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_17 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_18 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_19 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_20 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_21 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_22 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_23 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_24 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_25 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_26 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_27 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_28 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_29 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_30 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_31 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_32 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_33 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_34 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_35 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_36 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_37 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_38 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_39 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_40 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_41 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_42 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_43 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_44 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_45 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_46 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_47 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_48 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_49 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_50 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_51 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_52 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_53 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_54 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_55 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_56 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_57 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_58 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_59 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_60 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_61 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_62 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_63 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_64 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_65 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_66 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_67 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_68 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_69 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_70 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_71 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_72 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_73 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_74 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_75 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_76 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_77 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_78 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_79 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_80 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_81 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_82 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_83 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_84 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_85 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_86 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_87 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_88 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_89 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_90 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_91 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_92 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_93 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_94 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_95 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_96 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_97 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_98 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_99 GTECH_NOT     gtech           0.000000  u
chip_core/housekeeping/I_100 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_101 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_102 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_103 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_104 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_105 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_106 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_107 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_108 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_109 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_110 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_111 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_112 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_113 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_114 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_115 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_116 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_117 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_118 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_119 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_120 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_121 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_122 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_123 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_124 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_125 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_126 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_127 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_128 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_129 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_130 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_131 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_132 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_133 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_134 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_135 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_136 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_137 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_138 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_139 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_140 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_141 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_142 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_143 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_144 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_145 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_146 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_147 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_148 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_149 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_150 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_151 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_152 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_153 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_154 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_155 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_156 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_157 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_158 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_159 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_160 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_161 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_162 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_163 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_164 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_165 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_166 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_167 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_168 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_169 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_170 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_171 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_172 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_173 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_174 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_175 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_176 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_177 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_178 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_179 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_180 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_181 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_182 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_183 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_184 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_185 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_186 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_187 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_188 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_189 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_190 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_191 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_192 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_193 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_194 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_195 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_196 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_197 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_198 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_199 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_200 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_201 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_202 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_203 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_204 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_205 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_206 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_207 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_208 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_209 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_210 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_211 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_212 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_213 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_214 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_215 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_216 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_217 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_218 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_219 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_220 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_221 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_222 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_223 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_224 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_225 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_226 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_227 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_228 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_229 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_230 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_231 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_232 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_233 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_234 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_235 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_236 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_237 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_238 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_239 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_240 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_241 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_242 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_243 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_244 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_245 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_246 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_247 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_248 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_249 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_250 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_251 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_252 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_253 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_254 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_255 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_256 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_257 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_258 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_259 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_260 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_261 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_262 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_263 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_264 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_265 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_266 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_267 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_268 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_269 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_270 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_271 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_272 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_273 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_274 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_275 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_276 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_277 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_278 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_279 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_280 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_281 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_282 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_283 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_284 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_285 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_286 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_287 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_288 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_289 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_290 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_291 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_292 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_293 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_294 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_295 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_296 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_297 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_298 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_299 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_300 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_301 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_302 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_303 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_304 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_305 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_306 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_307 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_308 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_309 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_310 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_311 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_312 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_313 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_314 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_315 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_316 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_317 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_318 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_319 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_320 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_321 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_322 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_323 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_324 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_325 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_326 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_327 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_328 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_329 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_330 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_331 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_332 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_333 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_334 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_335 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_336 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_337 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_338 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_339 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_340 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_341 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_342 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_343 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_344 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_345 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_346 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_347 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_348 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_349 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_350 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_351 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_352 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_353 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_354 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_355 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_356 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_357 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_358 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_359 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_360 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_361 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_362 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_363 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_364 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_365 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_366 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_367 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_368 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_369 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_370 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_371 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_372 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_373 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_374 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_375 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_376 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_377 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_378 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_379 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_380 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_381 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_382 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_383 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_384 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_385 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_386 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_387 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_388 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_389 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_390 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_391 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_392 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_393 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_394 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_395 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_396 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_397 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_398 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_399 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_400 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_401 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_402 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_403 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_404 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_405 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_406 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_407 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_408 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_409 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_410 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_411 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_412 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_413 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_414 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_415 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_416 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_417 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_418 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_419 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_420 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_421 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_422 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_423 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_424 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_425 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_426 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_427 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_428 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_429 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_430 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_431 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_432 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_433 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_434 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_435 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_436 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_437 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_438 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_439 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_440 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_441 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_442 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_443 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_444 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_445 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_446 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_447 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_448 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_449 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_450 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_451 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_452 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_453 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_454 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_455 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_456 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_457 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_458 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_459 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_460 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_461 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_462 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_463 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_464 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_465 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_466 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_467 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_468 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_469 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_470 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_471 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_472 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_473 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_474 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_475 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_476 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_477 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_478 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_479 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_480 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_481 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_482 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_483 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_484 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_485 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_486 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_487 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_488 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_489 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_490 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_491 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_492 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_493 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_494 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_495 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_496 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_497 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_498 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_499 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_500 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_501 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_502 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_503 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_504 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_505 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_506 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_507 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_508 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_509 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_510 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_511 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_512 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_513 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_514 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_515 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_516 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_517 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_518 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_519 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_520 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_521 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_522 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_523 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_524 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_525 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_526 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_527 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_528 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_529 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_530 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_531 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_532 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_533 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_534 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_535 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_536 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_537 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_538 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_539 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_540 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_541 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_542 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_543 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_544 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_545 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_546 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_547 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_548 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_549 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_550 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_551 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_552 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_553 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_554 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_555 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_556 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_557 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_558 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_559 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_560 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_561 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_562 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_563 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_564 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_565 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_566 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_567 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_568 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_569 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_570 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_571 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_572 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_573 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_574 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_575 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_576 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_577 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_578 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_579 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_580 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_581 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_582 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_583 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_584 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_585 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_586 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_587 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_588 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_589 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_590 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_591 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_592 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_593 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_594 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_595 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_596 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_597 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_598 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_599 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_600 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_601 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_602 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_603 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_604 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_605 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_606 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_607 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_608 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_609 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_610 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_611 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_612 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_613 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_614 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_615 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_616 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_617 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_618 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_619 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_620 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_621 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_622 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_623 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_624 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_625 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_626 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_627 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_628 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_629 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_630 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_631 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_632 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_633 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_634 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_635 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_636 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_637 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_638 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_639 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_640 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_641 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_642 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_643 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_644 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_645 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_646 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_647 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_648 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_649 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_650 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_651 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_652 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_653 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_654 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_655 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_656 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_657 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_658 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_659 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_660 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_661 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_662 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_663 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_664 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_665 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_666 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_667 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_668 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_669 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_670 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_671 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_672 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_673 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/I_674 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_675 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_676 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_677 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_678 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_679 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_680 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_681 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_682 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_683 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_684 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_685 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_686 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_687 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_688 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_689 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_690 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_691 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_692 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_693 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_694 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_695 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_696 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_697 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_698 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_699 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_700 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_701 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_702 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_703 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_704 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_705 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_706 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_707 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_708 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_709 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_710 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_711 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_712 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_713 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_714 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_715 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_716 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_717 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_718 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_719 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_720 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_721 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_722 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_723 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_724 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_725 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_726 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_727 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_728 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_729 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_730 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_731 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_732 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_733 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_734 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_735 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_736 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_737 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_738 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_739 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_740 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_741 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_742 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_743 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_744 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_745 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_746 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_747 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_748 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_749 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_750 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_751 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_752 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_753 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_754 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_755 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_756 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_757 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_758 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_759 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_760 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_761 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_762 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_763 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_764 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_765 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_766 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_767 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_768 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_769 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_770 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_771 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_772 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_773 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_774 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_775 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_776 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_777 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_778 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_779 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_780 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_781 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_782 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_783 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_784 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_785 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_786 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_787 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_788 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_789 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_790 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_791 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_792 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_793 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_794 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_795 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_796 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_797 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_798 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_799 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_800 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_801 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_802 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_803 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_804 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_805 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_806 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_807 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_808 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_809 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_810 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_811 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_812 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_813 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_814 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_815 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_816 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_817 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_818 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_819 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_820 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_821 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_822 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_823 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_824 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_825 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_826 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_827 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_828 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_829 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_830 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_831 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_832 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_833 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_834 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_835 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_836 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_837 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_838 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_839 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_840 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_841 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_842 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_843 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_844 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_845 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_846 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_847 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_848 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_849 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_850 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_851 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_852 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_853 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_854 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_855 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_856 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_857 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_858 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_859 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_860 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_861 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_862 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_863 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_864 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_865 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_866 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_867 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_868 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_869 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_870 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_871 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_872 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_873 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_874 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_875 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_876 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_877 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_878 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_879 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_880 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_881 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_882 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_883 GTECH_NOT    gtech           0.000000  u
chip_core/housekeeping/I_884 GTECH_NOT    gtech           0.000000  c, u
chip_core/housekeeping/add_683 *ADD_UNS_OP_24_1_24        0.000000  s, u
chip_core/housekeeping/add_701 *ADD_UNS_OP_24_2_24        0.000000  s, u
chip_core/housekeeping/add_719 *ADD_UNS_OP_24_2_24        0.000000  s, u
chip_core/housekeeping/add_959 *ADD_UNS_OP_6_1_6          0.000000  s, u
chip_core/housekeeping/add_976 *ADD_UNS_OP_4_1_4          0.000000  s, u
chip_core/housekeeping/add_986 *ADD_UNS_OP_4_1_4          0.000000  s, u
chip_core/housekeeping/clk1_output_dest_reg **SEQGEN**    0.000000  n, u
chip_core/housekeeping/clk2_output_dest_reg **SEQGEN**    0.000000  n, u
chip_core/housekeeping/eq_500_2_C683 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_2_C701 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_2_C719 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_3_C683 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_3_C701 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_3_C719 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_4_C683 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_4_C701 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_4_C719 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_5_C683 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_5_C701 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_5_C719 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_6_C683 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_6_C701 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_6_C719 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_7_C683 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_7_C701 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_7_C719 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_8_C683 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_8_C701 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_8_C719 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_9_C683 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_9_C701 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_9_C719 *EQ_UNS_OP_12_12_1   0.000000  s, u
chip_core/housekeeping/eq_500_10_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_10_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_10_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_11_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_11_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_11_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_12_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_12_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_12_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_13_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_13_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_13_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_14_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_14_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_14_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_15_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_15_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_15_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_16_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_16_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_16_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_17_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_17_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_17_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_18_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_18_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_18_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_19_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_19_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_19_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_20_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_20_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_20_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_21_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_21_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_21_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_22_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_22_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_22_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_23_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_23_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_23_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_24_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_24_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_24_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_25_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_25_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_25_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_26_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_26_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_26_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_27_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_27_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_27_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_28_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_28_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_28_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_29_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_29_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_29_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_30_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_30_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_30_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_31_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_31_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_31_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_32_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_32_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_32_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_33_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_33_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_33_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_34_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_34_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_34_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_35_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_35_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_35_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_36_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_36_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_36_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_37_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_37_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_37_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_38_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_38_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_38_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_39_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_39_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_39_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_40_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_40_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_40_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_41_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_41_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_41_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_42_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_42_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_42_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_43_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_43_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_43_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_44_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_44_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_44_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_45_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_45_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_45_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_46_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_46_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_46_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_47_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_47_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_47_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_48_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_48_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_48_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_49_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_49_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_49_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_50_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_50_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_50_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_51_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_51_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_51_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_52_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_52_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_52_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_53_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_53_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_53_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_54_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_54_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_54_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_55_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_55_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_55_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_56_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_56_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_56_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_57_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_57_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_57_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_58_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_58_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_58_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_59_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_59_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_59_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_60_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_60_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_60_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_61_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_61_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_61_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_62_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_62_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_62_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_63_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_63_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_63_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_64_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_64_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_64_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_65_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_65_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_65_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_66_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_66_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_66_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_67_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_67_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_67_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_68_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_68_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_68_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_69_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_69_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_69_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_70_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_70_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_70_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_71_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_71_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_71_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_72_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_72_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_72_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_73_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_73_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_73_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_74_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_74_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_74_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_75_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_75_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_75_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_76_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_76_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_76_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_77_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_77_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_77_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_78_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_78_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_78_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_79_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_79_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_79_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_80_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_80_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_80_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_81_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_81_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_81_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_82_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_82_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_82_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_83_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_83_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_83_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_84_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_84_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_84_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_85_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_85_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_85_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_86_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_86_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_86_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_87_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_87_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_87_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_88_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_88_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_88_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_89_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_89_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_89_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_90_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_90_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_90_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_91_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_91_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_91_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_92_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_92_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_92_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_93_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_93_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_93_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_94_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_94_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_94_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_95_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_95_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_95_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_96_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_96_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_96_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_97_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_97_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_97_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_98_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_98_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_98_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_99_C683 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_99_C701 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_99_C719 *EQ_UNS_OP_12_12_1  0.000000  s, u
chip_core/housekeeping/eq_500_100_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_100_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_100_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_101_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_101_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_101_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_102_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_102_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_102_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_103_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_103_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_103_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_104_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_104_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_104_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_105_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_105_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_105_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_106_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_106_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_106_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_107_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_107_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_107_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_108_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_108_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_108_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_109_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_109_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_109_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_110_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_110_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_110_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_111_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_111_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_111_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_112_C683 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_112_C701 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_112_C719 *EQ_UNS_OP_12_12_1 0.000000  s, u
chip_core/housekeeping/eq_500_C683 *EQ_UNS_OP_12_12_1     0.000000  s, u
chip_core/housekeeping/eq_500_C701 *EQ_UNS_OP_12_12_1     0.000000  s, u
chip_core/housekeeping/eq_500_C719 *EQ_UNS_OP_12_12_1     0.000000  s, u
chip_core/housekeeping/gpio_configure_reg[0][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[0][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[1][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[2][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[3][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[4][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[5][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[6][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[7][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[8][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[9][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[10][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[11][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[12][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[13][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[14][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[15][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[16][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[17][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[18][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[19][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[20][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[21][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[22][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[23][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[24][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[25][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[26][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[27][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[28][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[29][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[30][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[31][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[32][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[33][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[34][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[35][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[36][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/gpio_configure_reg[37][12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/hkspi/B_0 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_1 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_2 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_3 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_4 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_5 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_6 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_7 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_8 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_9 GTECH_BUF gtech          0.000000  c, u
chip_core/housekeeping/hkspi/B_10 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/B_11 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/B_12 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/B_13 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/B_14 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/B_15 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/B_16 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/B_17 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/B_18 GTECH_BUF gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C472 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C473 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C475 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C476 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C477 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C478 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C481 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C482 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C485 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C486 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C488 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C489 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C493 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C494 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C497 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C498 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C500 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C501 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C504 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C505 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C508 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C509 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C513 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C514 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C516 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C517 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C521 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C522 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C525 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C526 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C528 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C529 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C532 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C533 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C535 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C536 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C537 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C538 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C541 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C542 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C547 *SELECT_OP_2.8_2.1_8    0.000000  s, u
chip_core/housekeeping/hkspi/C548 *SELECT_OP_2.8_2.1_8    0.000000  s, u
chip_core/housekeeping/hkspi/C549 *SELECT_OP_2.1_2.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C550 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C551 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C552 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C553 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C554 *SELECT_OP_3.2_3.1_2    0.000000  s, u
chip_core/housekeeping/hkspi/C555 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C556 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C557 *SELECT_OP_7.1_7.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C558 *SELECT_OP_7.1_7.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C559 *SELECT_OP_7.1_7.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C560 *SELECT_OP_7.1_7.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C561 *SELECT_OP_2.1_2.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C562 *SELECT_OP_7.1_7.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C563 *SELECT_OP_2.1_2.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C564 *SELECT_OP_7.1_7.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C565 *SELECT_OP_7.1_7.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C566 *SELECT_OP_2.1_2.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C567 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C568 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C569 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C570 *SELECT_OP_2.8_2.1_8    0.000000  s, u
chip_core/housekeeping/hkspi/C571 *SELECT_OP_2.1_2.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C572 *SELECT_OP_2.1_2.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C573 *SELECT_OP_2.1_2.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C574 *SELECT_OP_2.1_2.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C575 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C576 *SELECT_OP_3.1_3.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C577 *SELECT_OP_3.3_3.1_3    0.000000  s, u
chip_core/housekeeping/hkspi/C578 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C579 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C580 *SELECT_OP_3.3_3.1_3    0.000000  s, u
chip_core/housekeeping/hkspi/C581 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C582 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C583 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C584 *SELECT_OP_2.3_2.1_3    0.000000  s, u
chip_core/housekeeping/hkspi/C585 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C586 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C587 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C588 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C589 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C590 *SELECT_OP_2.8_2.1_8    0.000000  s, u
chip_core/housekeeping/hkspi/C591 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C592 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C593 *SELECT_OP_6.1_6.1_1    0.000000  s, u
chip_core/housekeeping/hkspi/C598 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C599 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C600 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C602 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C605 GTECH_OR2 gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C618 GTECH_OR2 gtech         0.000000  u
chip_core/housekeeping/hkspi/C619 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C620 GTECH_AND2 gtech        0.000000  u
chip_core/housekeeping/hkspi/C627 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C634 GTECH_OR2 gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C635 GTECH_OR2 gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C636 GTECH_OR2 gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C637 GTECH_OR2 gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C638 GTECH_OR2 gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C642 GTECH_OR2 gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C644 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C648 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C651 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C654 GTECH_OR2 gtech         0.000000  c, u
chip_core/housekeeping/hkspi/C656 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C657 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C661 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C663 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C664 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C666 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C667 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C669 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C670 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C672 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C673 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C675 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C677 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/C678 GTECH_AND2 gtech        0.000000  c, u
chip_core/housekeeping/hkspi/I_0 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_1 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_2 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_3 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_4 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_5 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_6 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_7 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_8 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_9 GTECH_NOT gtech          0.000000  u
chip_core/housekeeping/hkspi/I_10 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_11 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_12 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_13 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_14 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_15 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_16 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_17 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_18 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_19 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_20 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_21 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_22 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_23 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_24 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_25 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_26 GTECH_NOT gtech         0.000000  u
chip_core/housekeeping/hkspi/I_27 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_28 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_29 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_30 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_31 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_32 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/I_33 GTECH_NOT gtech         0.000000  c, u
chip_core/housekeeping/hkspi/add_193 *ADD_UNS_OP_3_1_3    0.000000  s, u
chip_core/housekeeping/hkspi/add_218 *ADD_UNS_OP_3_1_3    0.000000  s, u
chip_core/housekeeping/hkspi/add_231 *ADD_UNS_OP_3_1_3    0.000000  s, u
chip_core/housekeeping/hkspi/add_237 *ADD_UNS_OP_8_1_8    0.000000  s, u
chip_core/housekeeping/hkspi/add_239 *ADD_UNS_OP_8_1_8    0.000000  s, u
chip_core/housekeeping/hkspi/addr_reg[0] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/hkspi/addr_reg[1] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/hkspi/addr_reg[2] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/hkspi/addr_reg[3] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/hkspi/addr_reg[4] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/hkspi/addr_reg[5] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/hkspi/addr_reg[6] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/hkspi/addr_reg[7] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/hkspi/count_reg[0] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/count_reg[1] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/count_reg[2] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/fixed_reg[0] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/fixed_reg[1] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/fixed_reg[2] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/ldata_reg[0] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/ldata_reg[1] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/ldata_reg[2] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/ldata_reg[3] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/ldata_reg[4] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/ldata_reg[5] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/ldata_reg[6] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/ldata_reg[7] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/lt_198 *LT_UNS_OP_3_3_1      0.000000  s, u
chip_core/housekeeping/hkspi/pass_thru_mgmt_delay_reg **SEQGEN** 0.000000 n, u
chip_core/housekeeping/hkspi/pass_thru_mgmt_reg **SEQGEN** 0.000000 n, u
chip_core/housekeeping/hkspi/pass_thru_user_delay_reg **SEQGEN** 0.000000 n, u
chip_core/housekeeping/hkspi/pass_thru_user_reg **SEQGEN** 0.000000 n, u
chip_core/housekeeping/hkspi/pre_pass_thru_mgmt_reg **SEQGEN** 0.000000 n, u
chip_core/housekeeping/hkspi/pre_pass_thru_user_reg **SEQGEN** 0.000000 n, u
chip_core/housekeeping/hkspi/predata_reg[0] **SEQGEN**    0.000000  n, u
chip_core/housekeeping/hkspi/predata_reg[1] **SEQGEN**    0.000000  n, u
chip_core/housekeeping/hkspi/predata_reg[2] **SEQGEN**    0.000000  n, u
chip_core/housekeeping/hkspi/predata_reg[3] **SEQGEN**    0.000000  n, u
chip_core/housekeeping/hkspi/predata_reg[4] **SEQGEN**    0.000000  n, u
chip_core/housekeeping/hkspi/predata_reg[5] **SEQGEN**    0.000000  n, u
chip_core/housekeeping/hkspi/predata_reg[6] **SEQGEN**    0.000000  n, u
chip_core/housekeeping/hkspi/rdstb_reg **SEQGEN**         0.000000  n, u
chip_core/housekeeping/hkspi/readmode_reg **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/sdoenb_reg **SEQGEN**        0.000000  n, u
chip_core/housekeeping/hkspi/state_reg[0] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/state_reg[1] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/state_reg[2] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/hkspi/sub_236 *SUB_UNS_OP_3_1_3    0.000000  s, u
chip_core/housekeeping/hkspi/writemode_reg **SEQGEN**     0.000000  n, u
chip_core/housekeeping/hkspi/wrstb_reg **SEQGEN**         0.000000  n, u
chip_core/housekeeping/hkspi_disable_reg **SEQGEN**       0.000000  n, u
chip_core/housekeeping/irq_1_inputsrc_reg **SEQGEN**      0.000000  n, u
chip_core/housekeeping/irq_2_inputsrc_reg **SEQGEN**      0.000000  n, u
chip_core/housekeeping/irq_spi_reg **SEQGEN**             0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[13] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[14] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[15] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[16] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[17] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[18] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[19] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[20] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[21] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[22] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_buf_reg[23] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/mgmt_gpio_data_reg[0] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[1] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[2] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[3] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[4] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[5] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[6] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[7] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[8] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[9] **SEQGEN**   0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[10] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[11] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[12] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[13] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[14] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[15] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[16] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[17] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[18] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[19] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[20] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[21] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[22] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[23] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[24] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[25] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[26] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[27] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[28] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[29] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[30] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[31] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[32] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[33] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[34] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[35] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[36] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/mgmt_gpio_data_reg[37] **SEQGEN**  0.000000  n, u
chip_core/housekeeping/pad_count_1_reg[0] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_1_reg[1] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_1_reg[2] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_1_reg[3] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_1_reg[4] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_2_reg[0] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_2_reg[1] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_2_reg[2] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_2_reg[3] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_2_reg[4] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pad_count_2_reg[5] **SEQGEN**      0.000000  n, u
chip_core/housekeeping/pll90_sel_reg[0] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll90_sel_reg[1] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll90_sel_reg[2] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_bypass_reg **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_dco_ena_reg **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_div_reg[0] **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_div_reg[1] **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_div_reg[2] **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_div_reg[3] **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_div_reg[4] **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_ena_reg **SEQGEN**             0.000000  n, u
chip_core/housekeeping/pll_sel_reg[0] **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_sel_reg[1] **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_sel_reg[2] **SEQGEN**          0.000000  n, u
chip_core/housekeeping/pll_trim_reg[0] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[1] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[2] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[3] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[4] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[5] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[6] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[7] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[8] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[9] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/pll_trim_reg[10] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[11] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[12] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[13] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[14] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[15] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[16] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[17] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[18] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[19] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[20] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[21] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[22] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[23] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[24] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pll_trim_reg[25] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/pwr_ctrl_out_reg[0] **SEQGEN**     0.000000  n, u
chip_core/housekeeping/pwr_ctrl_out_reg[1] **SEQGEN**     0.000000  n, u
chip_core/housekeeping/pwr_ctrl_out_reg[2] **SEQGEN**     0.000000  n, u
chip_core/housekeeping/pwr_ctrl_out_reg[3] **SEQGEN**     0.000000  n, u
chip_core/housekeeping/reset_reg_reg **SEQGEN**           0.000000  n, u
chip_core/housekeeping/serial_bb_clock_reg **SEQGEN**     0.000000  n, u
chip_core/housekeeping/serial_bb_data_1_reg **SEQGEN**    0.000000  n, u
chip_core/housekeeping/serial_bb_data_2_reg **SEQGEN**    0.000000  n, u
chip_core/housekeeping/serial_bb_enable_reg **SEQGEN**    0.000000  n, u
chip_core/housekeeping/serial_bb_load_reg **SEQGEN**      0.000000  n, u
chip_core/housekeeping/serial_bb_resetn_reg **SEQGEN**    0.000000  n, u
chip_core/housekeeping/serial_busy_reg **SEQGEN**         0.000000  n, u
chip_core/housekeeping/serial_clock_pre_reg **SEQGEN**    0.000000  n, u
chip_core/housekeeping/serial_data_staging_1_reg[0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_1_reg[12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[0] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[1] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[2] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[3] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[4] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[5] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[6] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[7] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[8] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[9] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[10] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[11] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_data_staging_2_reg[12] **SEQGEN** 0.000000 n, u
chip_core/housekeeping/serial_load_pre_reg **SEQGEN**     0.000000  n, u
chip_core/housekeeping/serial_resetn_pre_reg **SEQGEN**   0.000000  n, u
chip_core/housekeeping/serial_xfer_reg **SEQGEN**         0.000000  n, u
chip_core/housekeeping/sub_958 *SUB_UNS_OP_5_1_5          0.000000  s, u
chip_core/housekeeping/trap_output_dest_reg **SEQGEN**    0.000000  n, u
chip_core/housekeeping/wb_ack_o_reg **SEQGEN**            0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[0] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[1] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[2] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[3] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[4] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[5] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[6] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[7] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[8] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[9] **SEQGEN**         0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[10] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[11] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[12] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[13] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[14] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[15] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[16] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[17] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[18] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[19] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[20] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[21] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[22] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[23] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[24] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[25] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[26] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[27] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[28] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[29] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[30] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wb_dat_o_reg[31] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_addr_reg[0] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_addr_reg[1] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_addr_reg[2] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_addr_reg[3] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_addr_reg[4] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_addr_reg[5] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_addr_reg[6] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_addr_reg[7] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_busy_reg **SEQGEN**           0.000000  n, u
chip_core/housekeeping/wbbd_data_reg[0] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_data_reg[1] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_data_reg[2] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_data_reg[3] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_data_reg[4] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_data_reg[5] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_data_reg[6] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_data_reg[7] **SEQGEN**        0.000000  n, u
chip_core/housekeeping/wbbd_sck_reg **SEQGEN**            0.000000  n, u
chip_core/housekeeping/wbbd_state_reg[0] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/wbbd_state_reg[1] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/wbbd_state_reg[2] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/wbbd_state_reg[3] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/wbbd_write_reg **SEQGEN**          0.000000  n, u
chip_core/housekeeping/xfer_count_reg[0] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/xfer_count_reg[1] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/xfer_count_reg[2] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/xfer_count_reg[3] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/xfer_state_reg[0] **SEQGEN**       0.000000  n, u
chip_core/housekeeping/xfer_state_reg[1] **SEQGEN**       0.000000  n, u
chip_core/mgmt_buffers/C760 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C761 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C762 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C763 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C764 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C765 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C766 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C767 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C768 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C769 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C770 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C771 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C772 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C773 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C774 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C775 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C776 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C777 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C778 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C779 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C780 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C781 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C782 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C783 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C784 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C785 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C786 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C787 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C788 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C789 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C790 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C791 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C792 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C793 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C794 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C795 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C796 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C797 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C798 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C799 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C800 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C801 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C802 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C803 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C804 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C805 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C806 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C807 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C808 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C809 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C810 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C811 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C812 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C813 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C814 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C815 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C816 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C817 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C818 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C819 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C820 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C821 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C822 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C823 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C824 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C825 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C826 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C827 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C828 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C829 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C830 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C831 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C832 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C833 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C834 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C835 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C836 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C837 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C838 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C839 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C840 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C841 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C842 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C843 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C844 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C845 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C846 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C847 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C848 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C849 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C850 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C851 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C852 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C853 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C854 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C855 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C856 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C857 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C858 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C859 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C860 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C861 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C862 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C863 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C864 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C865 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C866 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C867 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C868 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C869 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C870 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C871 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C872 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C873 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C874 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C875 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C876 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C877 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C878 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C879 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C880 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C881 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C882 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C883 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C884 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C885 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C886 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C887 GTECH_AND2    gtech           0.000000  u
chip_core/mgmt_buffers/C1016 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1017 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1018 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1022 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1056 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1058 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1059 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1060 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1061 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1062 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1063 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1064 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1065 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1066 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1067 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1068 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1069 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1070 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1071 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1072 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1073 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1074 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1075 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1076 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1077 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1078 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1079 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1080 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1081 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1082 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1083 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1084 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1085 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1086 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1087 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1088 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1089 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1090 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1091 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1092 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1093 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1094 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1095 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1096 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1097 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1098 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1099 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1100 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1101 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1102 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1103 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1104 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1105 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1106 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1107 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1108 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1109 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1110 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1111 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1112 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1113 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1114 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1115 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1116 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1117 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1118 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1119 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1120 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1121 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1122 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1123 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1124 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1125 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1126 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1127 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1128 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1129 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1130 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1131 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1133 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1135 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1137 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1139 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1141 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1143 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1145 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1147 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1149 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1151 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1153 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1155 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1157 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1159 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1161 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1163 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1165 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1167 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1169 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1171 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1173 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1175 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1177 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1179 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1181 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1183 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1185 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1187 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1189 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1191 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1193 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1195 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1197 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1199 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1201 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1203 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1205 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1207 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1209 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1211 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1213 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1215 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1217 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1219 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1221 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1223 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1225 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1227 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1229 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1231 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1233 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1235 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1237 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1239 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1241 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1243 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1245 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1247 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1249 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1251 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1253 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1255 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1257 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1259 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1261 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1263 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1265 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1267 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1269 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1271 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1273 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1275 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1277 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1279 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1281 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1283 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1285 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1287 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1289 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1291 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1293 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1295 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1297 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1299 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1301 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1303 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1305 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1307 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1309 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1311 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1313 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1315 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1317 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1319 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1321 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1323 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1325 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1327 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1329 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1331 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1333 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1335 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1337 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1339 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1341 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1343 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1345 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1347 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1349 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1351 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1353 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1355 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1357 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1359 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1361 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1363 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1365 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1367 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1369 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1371 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1373 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1375 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1377 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1379 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1381 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1383 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1385 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1387 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1388 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1389 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1390 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1391 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1392 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1393 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1394 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1395 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1396 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1397 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1398 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1399 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1400 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1401 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1402 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1403 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1404 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1405 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1406 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1407 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1408 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1409 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1410 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1411 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1412 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1413 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1414 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1415 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1416 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1417 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1418 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1419 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1420 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1421 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1422 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1423 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1424 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1425 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1426 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1427 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1428 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1429 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1430 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1431 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1432 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1433 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1434 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1435 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1436 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1437 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1438 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1439 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1440 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1441 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1442 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1443 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1444 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1445 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1446 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1447 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1448 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1449 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1450 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1451 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1452 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1453 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1454 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1455 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1456 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1457 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1458 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1459 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1460 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1461 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1462 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1463 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1464 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1465 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1466 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1467 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1468 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1469 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1470 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1471 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1472 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1473 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1474 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1475 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1476 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1477 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1478 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1479 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1480 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1481 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1482 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1483 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1484 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1485 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1486 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1487 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1488 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1489 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1490 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1491 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1492 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1493 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1494 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1495 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1496 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1497 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1498 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1499 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1500 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1501 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1502 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1503 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1504 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1505 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1506 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1507 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1508 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1509 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1510 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1511 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1512 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1513 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1514 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1515 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1516 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1517 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1518 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1519 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1520 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1521 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1522 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1523 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1524 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1525 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1526 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1527 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1528 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1529 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1530 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1531 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1532 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1533 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1534 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1535 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1536 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1537 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1538 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1539 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1540 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1541 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1542 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1543 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1544 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1545 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1546 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1547 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1548 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1549 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1550 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1551 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1552 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1553 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1554 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1555 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1556 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1557 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1558 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1559 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1560 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1561 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1562 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1563 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1564 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1565 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1566 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1567 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1568 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1569 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1570 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1571 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1572 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1573 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1574 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1575 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1576 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1577 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1578 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1579 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1580 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1581 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1582 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1583 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1584 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1585 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1586 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1587 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1588 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1589 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1590 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1591 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1592 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1593 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1594 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1595 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1596 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1597 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1598 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1599 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1600 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1601 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1602 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1603 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1604 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1605 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1606 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1607 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1608 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1609 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1610 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1611 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1612 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1613 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1614 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1615 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1616 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1617 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1618 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1619 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1620 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1621 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1622 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1623 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1624 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1625 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1626 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1627 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1628 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1629 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1630 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1631 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1632 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1633 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1634 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1635 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1636 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1637 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1638 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1639 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1640 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1641 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/C1642 GTECH_AND2   gtech           0.000000  u
chip_core/mgmt_buffers/I_0 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_1 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_2 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_3 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_4 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_5 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_6 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_7 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_8 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_9 GTECH_NOT      gtech           0.000000  u
chip_core/mgmt_buffers/I_10 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_11 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_12 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_13 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_14 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_15 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_16 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_17 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_18 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_19 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_20 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_21 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_22 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_23 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_24 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_25 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_26 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_27 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_28 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_29 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_30 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_31 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_32 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_33 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_34 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_35 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_36 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_37 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_38 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_39 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_40 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_41 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_42 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_43 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_44 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_45 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_46 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_47 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_48 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_49 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_50 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_51 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_52 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_53 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_54 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_55 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_56 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_57 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_58 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_59 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_60 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_61 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_62 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_63 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_64 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_65 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_66 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_67 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_68 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_69 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_70 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_71 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_72 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_73 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_74 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_75 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_76 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_77 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_78 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_79 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_80 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_81 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_82 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_83 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_84 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_85 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_86 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_87 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_88 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_89 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_90 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_91 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_92 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_93 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_94 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_95 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_96 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_97 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_98 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_99 GTECH_NOT     gtech           0.000000  u
chip_core/mgmt_buffers/I_100 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_101 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_102 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_103 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_104 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_105 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_106 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_107 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_108 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_109 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_110 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_111 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_112 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_113 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_114 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_115 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_116 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_117 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_118 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_119 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_120 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_121 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_122 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_123 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_124 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_125 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_126 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_127 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_128 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_129 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_130 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_131 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_132 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_133 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_134 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_135 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_136 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_137 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_138 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_139 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_140 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_141 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_142 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_143 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_144 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_145 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_146 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_147 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_148 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_149 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_150 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_151 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_152 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_153 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_154 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_155 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_156 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_157 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_158 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_159 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_160 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_161 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_162 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_163 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_164 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_165 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_166 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_167 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_168 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_169 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_170 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_171 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_172 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_173 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_174 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_175 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_176 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_177 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_178 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_179 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_180 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_181 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_182 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_183 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_184 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_185 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_186 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_187 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_188 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_189 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_190 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_191 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_192 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_193 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_194 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_195 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_196 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_197 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_198 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_199 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_200 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_201 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_202 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_203 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_204 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_205 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_206 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_207 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_208 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_209 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_210 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_211 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_212 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_213 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_214 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_215 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_216 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_217 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_218 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_219 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_220 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_221 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_222 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_223 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_224 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_225 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_226 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_227 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_228 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_229 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_230 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_231 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_232 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_233 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_234 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_235 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_236 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_237 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_238 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_239 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_240 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_241 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_242 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_243 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_244 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_245 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_246 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_247 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_248 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_249 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_250 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_251 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_252 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_253 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_254 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_255 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_256 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_257 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_258 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_259 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_260 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_261 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_262 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_263 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_264 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_265 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_266 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_267 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_268 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_269 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_270 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_271 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_272 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_273 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_274 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_275 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_276 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_277 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_278 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_279 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_280 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_281 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_282 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_283 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_284 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_285 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_286 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_287 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_288 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_289 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_290 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_291 GTECH_NOT    gtech           0.000000  u
chip_core/mgmt_buffers/I_292 GTECH_NOT    gtech           0.000000  u
chip_core/mprj/B_0        GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/B_1        GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/B_2        GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/B_3        GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/B_4        GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/B_5        GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/C79        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C80        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C81        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C82        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C83        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C84        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C85        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C86        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C87        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C88        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C89        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C90        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C91        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C92        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C93        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C94        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C95        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C96        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C97        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C98        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C99        GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C100       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C101       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C102       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C103       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C104       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C105       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C106       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C127       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C128       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C129       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C130       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C131       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C132       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C133       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C134       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C135       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C136       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C137       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C138       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C139       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C140       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C141       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C142       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C143       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C144       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C145       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C146       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C147       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C148       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C149       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C150       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C151       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C152       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C153       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C154       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C175       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C176       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C177       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C178       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C179       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C180       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C181       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C182       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C183       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C184       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C185       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C186       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C187       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C188       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C189       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C190       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C191       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C192       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C193       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C194       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C195       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C196       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C197       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C198       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C199       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C200       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C201       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C202       GTECH_OR2       gtech           0.000000  u
chip_core/mprj/C204       *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/mprj/C205       *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/mprj/C206       *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/mprj/I_0        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_1        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_2        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_3        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_4        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_5        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_6        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_7        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_8        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_9        GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_10       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_11       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_12       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_13       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_14       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_15       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_16       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_17       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_18       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_19       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_20       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_21       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_22       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_23       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_24       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_25       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_26       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_27       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_28       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_29       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_30       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_31       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_32       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_33       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_34       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_35       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_36       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_37       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_38       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_39       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_40       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_41       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_42       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_43       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_44       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_45       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_46       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_47       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_48       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_49       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_50       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_51       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_52       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_53       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_54       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_55       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_56       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_57       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_58       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/I_59       GTECH_NOT       gtech           0.000000  u
chip_core/mprj/debug/B_0  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_1  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_2  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_3  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_4  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_5  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_6  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_7  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_8  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_9  GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_10 GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_11 GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/B_12 GTECH_BUF       gtech           0.000000  c, u
chip_core/mprj/debug/C1590 GTECH_OR2      gtech           0.000000  u
chip_core/mprj/debug/C1591 GTECH_OR2      gtech           0.000000  u
chip_core/mprj/debug/C1592 GTECH_OR2      gtech           0.000000  u
chip_core/mprj/debug/C1611 GTECH_OR2      gtech           0.000000  u
chip_core/mprj/debug/C1612 GTECH_OR2      gtech           0.000000  u
chip_core/mprj/debug/C1613 GTECH_OR2      gtech           0.000000  u
chip_core/mprj/debug/C1655 *SELECT_OP_2.8_2.1_8           0.000000  s, u
chip_core/mprj/debug/C1656 *SELECT_OP_2.8_2.1_8           0.000000  s, u
chip_core/mprj/debug/C1657 *SELECT_OP_2.8_2.1_8           0.000000  s, u
chip_core/mprj/debug/C1658 *SELECT_OP_2.8_2.1_8           0.000000  s, u
chip_core/mprj/debug/C1659 *SELECT_OP_2.8_2.1_8           0.000000  s, u
chip_core/mprj/debug/C1660 *SELECT_OP_2.8_2.1_8           0.000000  s, u
chip_core/mprj/debug/C1661 *SELECT_OP_2.8_2.1_8           0.000000  s, u
chip_core/mprj/debug/C1662 *SELECT_OP_2.8_2.1_8           0.000000  s, u
chip_core/mprj/debug/C1663 *SELECT_OP_2.32_2.1_32         0.000000  s, u
chip_core/mprj/debug/C1664 *SELECT_OP_3.1_3.1_1           0.000000  s, u
chip_core/mprj/debug/C1665 *SELECT_OP_3.1_3.1_1           0.000000  s, u
chip_core/mprj/debug/C1666 *SELECT_OP_3.1_3.1_1           0.000000  s, u
chip_core/mprj/debug/C1667 *SELECT_OP_2.32_2.1_32         0.000000  s, u
chip_core/mprj/debug/C1670 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1672 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1673 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1674 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1675 GTECH_OR2      gtech           0.000000  u
chip_core/mprj/debug/C1676 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1677 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1678 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1680 GTECH_OR2      gtech           0.000000  u
chip_core/mprj/debug/C1683 GTECH_OR2      gtech           0.000000  c, u
chip_core/mprj/debug/C1685 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1688 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1691 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1694 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1697 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1700 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1703 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/C1706 GTECH_AND2     gtech           0.000000  u
chip_core/mprj/debug/I_0  GTECH_NOT       gtech           0.000000  u
chip_core/mprj/debug/I_1  GTECH_NOT       gtech           0.000000  u
chip_core/mprj/debug/I_2  GTECH_NOT       gtech           0.000000  u
chip_core/mprj/debug/I_3  GTECH_NOT       gtech           0.000000  u
chip_core/mprj/debug/I_4  GTECH_NOT       gtech           0.000000  u
chip_core/mprj/debug/I_5  GTECH_NOT       gtech           0.000000  u
chip_core/mprj/debug/I_6  GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_7  GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_8  GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_9  GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_10 GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_11 GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_12 GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_13 GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_14 GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/I_15 GTECH_NOT       gtech           0.000000  c, u
chip_core/mprj/debug/debug_reg_1_reg[0] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[1] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[2] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[3] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[4] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[5] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[6] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[7] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[8] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[9] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[10] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[11] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[12] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[13] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[14] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[15] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[16] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[17] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[18] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[19] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[20] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[21] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[22] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[23] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[24] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[25] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[26] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[27] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[28] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[29] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[30] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_1_reg[31] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[0] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[1] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[2] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[3] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[4] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[5] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[6] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[7] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[8] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[9] **SEQGEN**        0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[10] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[11] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[12] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[13] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[14] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[15] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[16] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[17] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[18] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[19] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[20] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[21] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[22] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[23] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[24] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[25] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[26] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[27] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[28] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[29] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[30] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/debug_reg_2_reg[31] **SEQGEN**       0.000000  n, u
chip_core/mprj/debug/wbs_ack_o_reg **SEQGEN**             0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[0] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[1] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[2] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[3] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[4] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[5] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[6] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[7] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[8] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[9] **SEQGEN**          0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[10] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[11] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[12] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[13] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[14] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[15] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[16] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[17] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[18] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[19] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[20] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[21] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[22] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[23] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[24] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[25] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[26] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[27] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[28] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[29] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[30] **SEQGEN**         0.000000  n, u
chip_core/mprj/debug/wbs_dat_o_reg[31] **SEQGEN**         0.000000  n, u
chip_core/pll/B_0         GTECH_BUF       gtech           0.000000  c, u
chip_core/pll/B_1         GTECH_BUF       gtech           0.000000  c, u
chip_core/pll/C45         *SELECT_OP_2.26_2.1_26          0.000000  s, u
chip_core/pll/C46         *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/pll/C48         GTECH_OR2       gtech           0.000000  u
chip_core/pll/I_0         GTECH_NOT       gtech           0.000000  u
chip_core/pll/I_1         GTECH_NOT       gtech           0.000000  u
chip_core/pll/I_2         GTECH_NOT       gtech           0.000000  u
chip_core/pll/pll_control/B_0 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_1 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_2 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_3 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_4 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_5 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_6 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_7 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_8 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_9 GTECH_BUF   gtech           0.000000  c, u
chip_core/pll/pll_control/B_10 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_11 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_12 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_13 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_14 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_15 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_16 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_17 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_18 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_19 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_20 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_21 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_22 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_23 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_24 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_25 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_26 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_27 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_28 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_29 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_30 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/B_31 GTECH_BUF  gtech           0.000000  c, u
chip_core/pll/pll_control/C91 GTECH_XOR2  gtech           0.000000  u
chip_core/pll/pll_control/C289 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C290 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C291 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C292 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C295 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C296 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C297 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C298 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C301 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C302 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C303 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C304 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C308 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C309 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C310 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C311 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C314 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C315 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C316 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C317 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C321 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C322 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C323 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C324 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C328 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C329 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C330 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C331 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C336 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C337 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C338 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C339 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C342 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C343 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C344 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C345 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C349 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C350 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C351 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C352 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C356 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C357 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C358 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C359 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C364 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C365 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C366 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C367 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C371 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C372 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C373 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C374 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C379 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C380 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C381 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C382 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C387 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C388 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C389 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C390 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C396 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C397 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C398 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C399 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C402 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C403 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C404 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C405 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C409 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C410 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C411 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C412 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C416 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C417 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C418 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C419 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C424 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C425 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C426 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C427 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C431 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C432 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C433 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C434 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C439 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C440 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C441 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C442 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C447 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C448 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C449 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C450 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C456 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C457 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C458 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C459 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C463 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C464 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C465 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C466 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C471 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C472 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C473 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C474 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C476 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C477 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C478 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C479 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C481 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C482 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C483 *SELECT_OP_27.26_27.1_26   0.000000  s, u
chip_core/pll/pll_control/C484 *SELECT_OP_3.1_3.1_1       0.000000  s, u
chip_core/pll/pll_control/C485 *SELECT_OP_2.7_2.1_7       0.000000  s, u
chip_core/pll/pll_control/C486 *SELECT_OP_2.1_2.1_1       0.000000  s, u
chip_core/pll/pll_control/C487 *SELECT_OP_3.1_3.1_1       0.000000  s, u
chip_core/pll/pll_control/C488 *SELECT_OP_3.1_3.1_1       0.000000  s, u
chip_core/pll/pll_control/C489 *SELECT_OP_2.5_2.1_5       0.000000  s, u
chip_core/pll/pll_control/C490 *SELECT_OP_3.1_3.1_1       0.000000  s, u
chip_core/pll/pll_control/C491 *SELECT_OP_3.1_3.1_1       0.000000  s, u
chip_core/pll/pll_control/C494 GTECH_OR2  gtech           0.000000  u
chip_core/pll/pll_control/C495 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C496 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C497 GTECH_AND2 gtech           0.000000  u
chip_core/pll/pll_control/C531 GTECH_OR2  gtech           0.000000  c, u
chip_core/pll/pll_control/C533 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C536 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C539 GTECH_OR2  gtech           0.000000  c, u
chip_core/pll/pll_control/C541 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C543 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C544 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C546 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C547 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C550 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C551 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C553 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/C554 GTECH_AND2 gtech           0.000000  c, u
chip_core/pll/pll_control/I_0 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_1 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_2 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_3 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_4 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_5 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_6 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_7 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_8 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_9 GTECH_NOT   gtech           0.000000  u
chip_core/pll/pll_control/I_10 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_11 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_12 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_13 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_14 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_15 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_16 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_17 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_18 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_19 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_20 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_21 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_22 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_23 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_24 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_25 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_26 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_27 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_28 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_29 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_30 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_31 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_32 GTECH_NOT  gtech           0.000000  u
chip_core/pll/pll_control/I_33 GTECH_NOT  gtech           0.000000  c, u
chip_core/pll/pll_control/I_34 GTECH_NOT  gtech           0.000000  c, u
chip_core/pll/pll_control/I_35 GTECH_NOT  gtech           0.000000  c, u
chip_core/pll/pll_control/I_36 GTECH_NOT  gtech           0.000000  c, u
chip_core/pll/pll_control/I_37 GTECH_NOT  gtech           0.000000  c, u
chip_core/pll/pll_control/add_67 *ADD_UNS_OP_5_5_6        0.000000  s, u
chip_core/pll/pll_control/add_119 *ADD_UNS_OP_7_1_7       0.000000  s, u
chip_core/pll/pll_control/add_129 *ADD_UNS_OP_5_1_5       0.000000  s, u
chip_core/pll/pll_control/count0_reg[0] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count0_reg[1] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count0_reg[2] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count0_reg[3] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count0_reg[4] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count1_reg[0] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count1_reg[1] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count1_reg[2] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count1_reg[3] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/count1_reg[4] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/gt_117 *GT_UNS_OP_6_5_1         0.000000  s, u
chip_core/pll/pll_control/gt_122 *GT_UNS_OP_7_1_1         0.000000  s, u
chip_core/pll/pll_control/lt_118 *LT_UNS_OP_7_7_1         0.000000  s, u
chip_core/pll/pll_control/lt_121 *LT_UNS_OP_6_5_1         0.000000  s, u
chip_core/pll/pll_control/oscbuf_reg[0] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/oscbuf_reg[1] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/oscbuf_reg[2] **SEQGEN**        0.000000  n, u
chip_core/pll/pll_control/prep_reg[0] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/prep_reg[1] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/prep_reg[2] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/sub_123 *SUB_UNS_OP_7_1_7       0.000000  s, u
chip_core/pll/pll_control/tval_reg[0] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/tval_reg[1] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/tval_reg[2] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/tval_reg[3] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/tval_reg[4] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/tval_reg[5] **SEQGEN**          0.000000  n, u
chip_core/pll/pll_control/tval_reg[6] **SEQGEN**          0.000000  n, u
chip_core/soc/core/B_0    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_1    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_2    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_3    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_4    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_5    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_6    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_7    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_8    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_9    GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_10   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_11   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_12   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_13   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_14   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_15   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_16   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_17   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_18   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_19   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_20   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_21   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_22   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_23   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_24   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_25   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_26   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_27   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_28   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_29   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_30   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_31   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_32   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_33   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_34   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_35   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_36   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_37   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_38   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_39   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_40   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_41   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_42   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_43   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_44   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_45   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_46   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_47   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_48   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_49   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_50   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_51   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_52   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_53   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_54   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_55   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_56   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_57   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_58   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_59   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_60   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_61   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_62   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_63   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_64   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_65   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_66   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_67   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_68   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_69   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_70   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_71   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_72   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_73   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_74   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_75   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_76   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_77   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_78   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_79   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_80   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_81   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_82   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_83   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_84   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_85   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_86   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_87   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_88   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_89   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_90   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_91   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_92   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_93   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_94   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_95   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_96   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_97   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_98   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_99   GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_100  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_101  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_102  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_103  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_104  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_105  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_106  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_107  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_108  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_109  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_110  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_111  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_112  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_113  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_114  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_115  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_116  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_117  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_118  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_119  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_120  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_121  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_122  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_123  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_124  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_125  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_126  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_127  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_128  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_129  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_130  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_131  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_132  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_133  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_134  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_135  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_136  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_137  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_138  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_139  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_140  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_141  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_142  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_143  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_144  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_145  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_146  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_147  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_148  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_149  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_150  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_151  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_152  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_153  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_154  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_155  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_156  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_157  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_158  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_159  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_160  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_161  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_162  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_163  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_164  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_165  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_166  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_167  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_168  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_169  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_170  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_171  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_172  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_173  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_174  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_175  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_176  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_177  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_178  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_179  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_180  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_181  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_182  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_183  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_184  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_185  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_186  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_187  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_188  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_189  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_190  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_191  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_192  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_193  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_194  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_195  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_196  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_197  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_198  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_199  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_200  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_201  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_202  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_203  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_204  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_205  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_206  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_207  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_208  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_209  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_210  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_211  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_212  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_213  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_214  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_215  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_216  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_217  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_218  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_219  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_220  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_221  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_222  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_223  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_224  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_225  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_226  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_227  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_228  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_229  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_230  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_231  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_232  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_233  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_234  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_235  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_236  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_237  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_238  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_239  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_240  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_241  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_242  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_243  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_244  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_245  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_246  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_247  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_248  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_249  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_250  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_251  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_252  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_253  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_254  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_255  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_256  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_257  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_258  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_259  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_260  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_261  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_262  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_263  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_264  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_265  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_266  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_267  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_268  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_269  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_270  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_271  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_272  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_273  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_274  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_275  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_276  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_277  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_278  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_279  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_280  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_281  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_282  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_283  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_284  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_285  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_286  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_287  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_288  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_289  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_290  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_291  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_292  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_293  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_294  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_295  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_296  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_297  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_298  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_299  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_300  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_301  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_302  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_303  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_304  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_305  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_306  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_307  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_308  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_309  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_310  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_311  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_312  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_313  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_314  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_315  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_316  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_317  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_318  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_319  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_320  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_321  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_322  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_323  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_324  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_325  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_326  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_327  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_328  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_329  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_330  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_331  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_332  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_333  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_334  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_335  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_336  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_337  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_338  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_339  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_340  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_341  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_342  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_343  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_344  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_345  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_346  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_347  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_348  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_349  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_350  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_351  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_352  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_353  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_354  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_355  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_356  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_357  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_358  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_359  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_360  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_361  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_362  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_363  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_364  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_365  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_366  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_367  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_368  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_369  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_370  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_371  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_372  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_373  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_374  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_375  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_376  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_377  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_378  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_379  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_380  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_381  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_382  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_383  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_384  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_385  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_386  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_387  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_388  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_389  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_390  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_391  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_392  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_393  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_394  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_395  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_396  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_397  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_398  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_399  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_400  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_401  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_402  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_403  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_404  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_405  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_406  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_407  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_408  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_409  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_410  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_411  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_412  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_413  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_414  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_415  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_416  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_417  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_418  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_419  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_420  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_421  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_422  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_423  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_424  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_425  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_426  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_427  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_428  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_429  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_430  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_431  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_432  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_433  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_434  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_435  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_436  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_437  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_438  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_439  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_440  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_441  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_442  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_443  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_444  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_445  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_446  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_447  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_448  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_449  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_450  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_451  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_452  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_453  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_454  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_455  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_456  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_457  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_458  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_459  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_460  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_461  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_462  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_463  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_464  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_465  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_466  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_467  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_468  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_469  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_470  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_471  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_472  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_473  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_474  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_475  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_476  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_477  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_478  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_479  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_480  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_481  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_482  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_483  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_484  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_485  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_486  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_487  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_488  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_489  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_490  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_491  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_492  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_493  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_494  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_495  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_496  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_497  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_498  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_499  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_500  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_501  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_502  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_503  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_504  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_505  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_506  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_507  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_508  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_509  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_510  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_511  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_512  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_513  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_514  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_515  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_516  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_517  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_518  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_519  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_520  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_521  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_522  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_523  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_524  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_525  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_526  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_527  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_528  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_529  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_530  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_531  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_532  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_533  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_534  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_535  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_536  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_537  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_538  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_539  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_540  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_541  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_542  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_543  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_544  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_545  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_546  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_547  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_548  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_549  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_550  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_551  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_552  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_553  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_554  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_555  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_556  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_557  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_558  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_559  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_560  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_561  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_562  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_563  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_564  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_565  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_566  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_567  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_568  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_569  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_570  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_571  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_572  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_573  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_574  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_575  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_576  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_577  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_578  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_579  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_580  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_581  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_582  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_583  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_584  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_585  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_586  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_587  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_588  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_589  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_590  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_591  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_592  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_593  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_594  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_595  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_596  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_597  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_598  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_599  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_600  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_601  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_602  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_603  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_604  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_605  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_606  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_607  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_608  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_609  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_610  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_611  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_612  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_613  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_614  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_615  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_616  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_617  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_618  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_619  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_620  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_621  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_622  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_623  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_624  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_625  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_626  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_627  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_628  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_629  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_630  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_631  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_632  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_633  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_634  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_635  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_636  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_637  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_638  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_639  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_640  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_641  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_642  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_643  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_644  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_645  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_646  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_647  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_648  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_649  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_650  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_651  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_652  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_653  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_654  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_655  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_656  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_657  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_658  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_659  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_660  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_661  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_662  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_663  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_664  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_665  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_666  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_667  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_668  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_669  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_670  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_671  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_672  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_673  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_674  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_675  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_676  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_677  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_678  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_679  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_680  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_681  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_682  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_683  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_684  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_685  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_686  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_687  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_688  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_689  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_690  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_691  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_692  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_693  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_694  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_695  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_696  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_697  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_698  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_699  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_700  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_701  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_702  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_703  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_704  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_705  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_706  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_707  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_708  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_709  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_710  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_711  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_712  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_713  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_714  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_715  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_716  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_717  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_718  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_719  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_720  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_721  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_722  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_723  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_724  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_725  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_726  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_727  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_728  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_729  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_730  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_731  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_732  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_733  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_734  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_735  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_736  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_737  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_738  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_739  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_740  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_741  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_742  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_743  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_744  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_745  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_746  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_747  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_748  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_749  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_750  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_751  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_752  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_753  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_754  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_755  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_756  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_757  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_758  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_759  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_760  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_761  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_762  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_763  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_764  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_765  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_766  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_767  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_768  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_769  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_770  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_771  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_772  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_773  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_774  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_775  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_776  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_777  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_778  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_779  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_780  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_781  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_782  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_783  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_784  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_785  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_786  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_787  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_788  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_789  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_790  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_791  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_792  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_793  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_794  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_795  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_796  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_797  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_798  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_799  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_800  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_801  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_802  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_803  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_804  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_805  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_806  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_807  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_808  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_809  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_810  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_811  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_812  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_813  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_814  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_815  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_816  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_817  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_818  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_819  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_820  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_821  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_822  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_823  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_824  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_825  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_826  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_827  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_828  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_829  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_830  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_831  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_832  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_833  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_834  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_835  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_836  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_837  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_838  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_839  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_840  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/B_841  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_842  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_843  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_844  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_845  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_846  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_847  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_848  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_849  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_850  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_851  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_852  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_853  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_854  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_855  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_856  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_857  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_858  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_859  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_860  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_861  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_862  GTECH_BUF       gtech           0.000000  c, u
chip_core/soc/core/B_863  GTECH_BUF       gtech           0.000000  u
chip_core/soc/core/C49    GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C50    GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C51    GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C54    GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C55    GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C56    GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C59    GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C60    GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C61    GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C64    GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C65    GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C66    GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C84    GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C87    GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C89    GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C92    GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C140   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C143   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C145   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C148   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C166   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C169   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C171   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C174   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C185   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C188   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C190   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C193   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C238   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C241   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C243   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C246   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C264   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C267   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C269   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C272   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C296   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C299   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C301   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C304   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C321   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C324   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C326   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C329   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C353   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C356   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C358   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C361   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C372   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C375   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C377   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C380   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C613   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C614   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C615   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C618   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C619   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C620   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C624   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C625   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C626   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C629   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C630   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C631   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C635   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C636   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C637   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C641   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C642   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C643   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C648   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C649   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C650   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C653   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C654   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C655   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C657   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C658   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C659   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C664   GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C665   GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C666   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C786   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C787   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C788   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C791   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C792   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C793   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C797   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C798   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C799   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C802   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C803   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C804   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C808   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C809   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C810   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C814   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C815   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C816   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C821   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C822   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C823   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C826   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C827   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C828   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C830   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C831   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C832   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C837   GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C838   GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C839   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C892   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C893   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C894   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C897   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C898   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C899   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C903   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C904   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C905   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C908   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C909   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C910   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C914   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C915   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C916   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C920   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C921   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C922   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C927   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C928   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C929   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C932   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C933   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C934   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C936   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C937   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C938   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C943   GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C944   GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C945   GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C967   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C968   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C969   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C972   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C973   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C974   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C978   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C979   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C980   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C983   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C984   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C985   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C989   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C990   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C991   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C995   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C996   GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C997   GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1002  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1003  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1004  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1007  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1008  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1009  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1011  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1012  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1013  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1018  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1019  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1020  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1043  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1044  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1045  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1048  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1049  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1050  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1054  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1055  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1056  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1059  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1060  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1061  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1065  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1066  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1067  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1071  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1072  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1073  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1078  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1079  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1080  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1083  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1084  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1085  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1087  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1088  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1089  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1094  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1095  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1096  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1193  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1194  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1195  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1198  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1199  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1200  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1204  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1205  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1206  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1209  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1210  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1211  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1215  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1216  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1217  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1221  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1222  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1223  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1228  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1229  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1230  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1233  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1234  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1235  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1237  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1238  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1239  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1244  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1245  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1246  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1274  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1275  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1276  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1279  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1280  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1281  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1285  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1286  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1287  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1290  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1291  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1292  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1296  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1297  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1298  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1302  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1303  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1304  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1309  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1310  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1311  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1314  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1315  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1316  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1318  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1319  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1320  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1325  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1326  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1327  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1380  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1381  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1382  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1385  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1386  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1387  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1391  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1392  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1393  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1396  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1397  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1398  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1402  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1403  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1404  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1408  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1409  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1410  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1415  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1416  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1417  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1420  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1421  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1422  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1424  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1425  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1426  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1431  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1432  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1433  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1466  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1467  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1468  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1471  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1472  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1473  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1477  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1478  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1479  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1482  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1483  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1484  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1488  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1489  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1490  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1494  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1495  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1496  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1501  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1502  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1503  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1506  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1507  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1508  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1510  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1511  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1512  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1517  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1518  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1519  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1541  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1542  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1543  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1546  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1547  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1548  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1552  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1553  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1554  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1557  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1558  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1559  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1563  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1564  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1565  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1569  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1570  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1571  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1576  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1577  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1578  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1581  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1582  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1583  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1585  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1586  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1587  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1592  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1593  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1594  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1616  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1617  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1618  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1621  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1622  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1623  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1627  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1628  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1629  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1632  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1633  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1634  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1638  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1639  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1640  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1644  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1645  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1646  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1651  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1652  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1653  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1656  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1657  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1658  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1660  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1661  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1662  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1667  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1668  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1669  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1755  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1756  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1757  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1760  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1761  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1762  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1766  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1767  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1768  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1771  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1772  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1773  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1777  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1778  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1779  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1783  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1784  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1785  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1790  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1791  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1792  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1795  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1796  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1797  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1799  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1800  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1801  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1806  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1807  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1808  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1844  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1845  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1846  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1849  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1850  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1851  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1855  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1856  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1857  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1860  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1861  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1862  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1866  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1867  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1868  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1872  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1873  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1874  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1879  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1880  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1881  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1884  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1885  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1886  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1888  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1889  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1890  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1895  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1896  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1897  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1925  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1926  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1927  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1930  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1931  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1932  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1936  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1937  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1938  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1941  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1942  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1943  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1947  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1948  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1949  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1953  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1954  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1955  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1960  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1961  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1962  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1965  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1966  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C1967  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C1969  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1970  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1971  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C1976  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1977  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C1978  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2000  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2001  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2002  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2005  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2006  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2007  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2011  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2012  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2013  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2016  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2017  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2018  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2022  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2023  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2024  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2028  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2029  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2030  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2035  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2036  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2037  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2040  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2041  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C2042  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2044  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2045  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2046  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2051  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C2052  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C2053  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2077  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2080  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2082  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2085  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2132  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2135  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2137  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2140  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2161  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2164  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2166  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2169  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2186  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2189  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2191  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2194  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2236  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2239  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2241  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2244  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2255  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2258  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2260  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2263  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2280  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2283  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2285  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2288  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2305  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2308  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2310  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2313  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2699  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C2701  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2704  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C2706  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3049  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3050  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3053  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3054  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3058  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3059  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3062  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3063  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3067  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3068  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3072  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3073  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3075  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3076  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3080  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3081  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3204  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3205  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3208  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3209  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3213  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3214  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3217  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3218  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3222  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3223  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3227  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3228  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3230  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3231  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3235  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3236  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3276  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3277  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3280  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3281  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3285  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3286  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3289  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3290  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3294  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3295  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3299  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3300  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3302  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3303  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3307  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3308  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3344  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3345  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3348  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3349  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3353  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3354  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3357  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3358  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3362  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3363  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3367  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3368  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3370  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3371  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3375  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3376  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3394  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3395  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3398  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3399  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3403  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3404  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3407  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3408  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3412  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3413  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3417  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3418  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3420  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3421  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3425  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3426  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3444  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3445  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3448  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3449  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3453  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3454  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3457  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3458  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3462  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3463  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3467  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3468  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3470  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3471  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3475  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3476  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3539  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3540  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3543  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3544  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3548  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3549  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3552  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3553  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3557  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3558  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3562  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3563  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3565  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3566  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3570  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3571  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3589  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3590  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3593  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3594  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3598  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3599  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3602  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3603  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3607  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3608  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3612  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3613  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3615  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3616  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3620  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3621  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3656  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3657  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3660  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3661  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3665  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3666  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3669  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3670  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3674  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3675  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3679  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3680  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3682  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3683  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3687  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3688  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3726  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3727  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3730  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3731  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3735  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3736  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3739  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3740  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3744  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3745  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3749  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3750  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3752  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3753  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3757  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3758  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3782  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3783  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3786  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3787  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3791  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3792  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3795  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3796  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3800  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3801  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3805  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3806  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3808  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3809  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3813  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3814  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3852  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3853  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3856  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3857  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3861  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3862  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3865  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3866  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3870  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3871  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3875  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3876  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3878  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3879  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3883  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3884  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3908  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3909  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3912  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3913  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3917  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3918  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3921  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3922  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3926  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3927  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3931  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C3932  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C3934  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3935  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C3939  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C3940  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4136  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4137  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4140  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4141  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4145  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4146  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4149  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4150  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4154  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4155  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4159  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4160  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4162  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4163  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4167  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4168  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4209  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4210  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4213  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4214  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4218  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4219  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4222  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4223  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4227  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4228  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4232  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4233  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4235  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4236  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4240  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4241  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4280  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4281  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4284  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4285  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4289  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4290  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4293  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4294  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4298  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4299  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4303  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4304  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4306  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4307  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4311  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4312  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4351  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4352  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4355  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4356  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4360  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4361  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4364  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4365  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4369  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4370  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4374  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4375  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4377  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4378  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4382  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4383  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4401  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4402  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4405  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4406  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4410  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4411  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4414  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4415  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4419  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4420  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4424  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4425  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4427  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4428  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4432  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4433  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4556  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4557  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4560  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4561  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4565  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4566  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4569  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4570  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4574  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4575  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4579  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4580  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4582  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4583  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4587  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4588  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4606  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4607  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4610  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4611  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4615  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4616  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4619  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4620  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4624  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4625  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4629  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C4630  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C4632  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4633  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C4637  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C4638  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C7029  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C7030  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C7032  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7033  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7036  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7037  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7041  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7042  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7045  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7046  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7050  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7051  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7055  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7056  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7058  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C7059  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C7567  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7568  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7569  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7572  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7573  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7574  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7577  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7578  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7579  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7582  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7583  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7584  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7670  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7671  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7672  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7675  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7676  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7677  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7680  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7681  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7682  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C7685  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7686  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C7687  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C9514  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C9516  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C9519  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C9701  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9702  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9703  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9704  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9705  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9706  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C9711  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C9713  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C9716  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C9916  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9917  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9918  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9919  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9920  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9921  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9922  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9923  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C9950  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9951  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9952  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9953  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9954  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9955  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9956  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9957  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C9981  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9982  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9983  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9984  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9985  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C9991  GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C9992  GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C9994  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C9995  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C9998  GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C9999  GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10003 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10004 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10007 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10008 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10233 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10234 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10235 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10236 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10237 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10238 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10239 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10240 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C10292 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10293 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10294 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10295 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10296 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C10302 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10303 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C10305 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10306 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10309 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10310 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10314 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10315 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10318 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10319 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10323 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10324 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10393 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10394 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10395 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10396 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C10403 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10404 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10405 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C10407 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10408 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10409 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10412 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10413 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10414 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10418 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10419 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10420 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10423 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10424 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10425 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10429 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10430 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10431 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10435 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10436 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10437 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10442 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10443 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10444 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10447 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10448 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10449 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10453 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10454 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10455 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10459 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10460 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10461 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10466 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10467 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10468 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10472 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10473 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10474 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10479 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10480 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10481 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10486 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10487 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C10488 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C10490 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10491 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C10492 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C11464 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11465 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11466 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11467 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11468 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11469 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11470 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11471 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C11498 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11499 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11500 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11501 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11502 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11503 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11504 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11505 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C11529 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11530 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11531 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11532 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11533 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C11539 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11540 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C11542 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11543 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11546 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11547 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11551 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11552 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11555 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11556 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11560 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11561 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11565 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11566 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11795 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11796 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11797 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11798 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11799 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C11805 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11806 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C11808 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11809 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11812 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11813 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11817 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11818 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11821 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11822 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11826 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11827 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11831 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C11832 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C11834 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C11835 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12126 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12127 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12128 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12129 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12130 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12136 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12137 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12139 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12140 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12143 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12144 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12148 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12149 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12152 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12153 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12157 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12158 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12162 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12163 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12165 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12166 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12252 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12253 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12254 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12255 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12256 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12257 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12258 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12259 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12283 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12284 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12285 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12286 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12287 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12293 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12294 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12296 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12297 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12300 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12301 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12305 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12306 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12309 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12310 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12314 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12315 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12378 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12379 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12380 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12381 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12382 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12388 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12389 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12391 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12392 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12395 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12396 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12400 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12401 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12404 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12405 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12409 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12410 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12473 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12474 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12475 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12476 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12477 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12483 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12484 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12486 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12487 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12490 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12491 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12495 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12496 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12499 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12500 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12504 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12505 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12568 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12569 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12570 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12571 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12572 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12578 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12579 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12581 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12582 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12585 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12586 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12590 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12591 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12594 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12595 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12599 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12600 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12663 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12664 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12665 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12666 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12667 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12673 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12674 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12676 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12677 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12680 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12681 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12685 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12686 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12689 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12690 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12694 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12695 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12758 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12759 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12760 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12761 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12762 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12768 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12769 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C12771 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12772 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12775 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12776 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12780 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12781 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12784 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12785 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12789 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C12790 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C12856 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12857 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12858 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12859 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12860 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12861 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12862 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C12863 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C19108 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19110 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19113 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19115 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19120 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19121 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19122 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19123 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19124 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19125 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19126 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19127 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19128 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19132 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19133 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19134 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19136 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19137 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19138 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19139 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19140 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19141 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19142 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19143 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19144 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19145 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19146 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19147 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19148 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19149 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19150 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19151 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19152 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19153 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19154 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19155 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19156 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19159 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19160 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19161 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19162 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19163 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19164 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19165 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19166 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19167 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19168 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19169 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19170 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19171 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19172 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19173 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19174 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19175 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19176 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19177 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19178 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19179 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19180 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19182 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19183 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19184 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19185 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19186 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19187 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19188 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19189 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19190 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19191 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19192 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19193 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19194 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19195 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19196 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19197 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19198 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19199 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19200 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19201 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19202 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19203 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19204 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19205 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19206 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19207 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19208 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19209 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19210 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19211 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19212 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19214 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19215 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19216 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19217 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19218 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19219 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19220 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19223 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19224 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19225 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19226 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19227 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19228 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19229 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19230 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19233 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19234 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19235 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19236 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19237 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19238 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19239 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19240 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19243 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19244 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19245 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19246 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19247 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19248 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19249 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19250 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19255 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19256 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19257 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19258 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19259 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19260 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19261 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19262 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19265 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19266 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19267 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19268 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19269 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19270 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19271 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19272 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19276 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19277 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19278 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19279 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19280 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19281 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19282 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19283 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19286 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19287 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19288 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19289 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19290 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19291 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19292 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19293 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19297 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19298 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19299 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19300 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19301 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19302 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19303 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19304 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19307 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19308 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19309 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19310 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19311 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19312 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19313 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19314 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19317 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19318 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19319 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19320 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19321 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19322 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19323 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19324 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19328 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19329 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19330 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19331 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19332 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19333 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19334 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19335 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19339 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19340 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19341 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19342 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19343 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19344 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19345 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19346 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19351 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19352 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19353 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19354 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19355 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19356 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19357 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19358 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19360 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19361 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19362 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19363 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19364 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19365 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19366 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19367 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19371 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19372 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19373 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19374 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19375 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19376 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19377 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19378 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19380 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19381 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19382 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19383 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19384 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19385 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19386 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19387 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19391 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19392 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19393 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19394 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19395 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19396 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19397 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19398 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19400 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19401 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19402 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19403 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19404 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19405 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19406 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19407 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19411 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19412 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19413 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19414 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19415 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19416 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19417 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19418 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19420 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19421 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19422 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19423 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19424 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19425 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19426 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19427 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19431 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19432 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19433 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19434 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19435 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19436 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19437 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19438 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19440 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19441 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19442 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19443 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19444 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19445 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19446 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19447 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19451 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19452 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19453 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19454 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19455 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19456 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19457 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19458 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19460 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19461 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19462 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19463 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19464 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19465 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19466 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19467 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19471 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19472 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19473 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19474 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19475 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19476 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19477 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19478 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19480 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19481 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19482 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19483 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19484 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19485 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19486 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19488 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19489 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19490 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19491 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19492 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19493 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19494 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19498 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19499 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19500 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19501 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19502 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19503 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19504 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19505 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19509 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19510 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19511 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19515 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19516 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19517 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19522 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19523 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19524 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19528 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19529 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19530 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19533 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19534 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19535 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19536 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19537 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19538 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19539 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19540 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19541 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19542 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19543 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19544 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19545 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19546 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19547 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19548 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19549 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19550 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19551 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19552 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19553 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19554 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19555 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19556 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19557 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19558 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19559 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19560 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19561 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19562 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19563 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19565 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19566 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19567 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19568 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19569 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19570 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19571 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19572 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19573 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19574 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19575 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19576 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19577 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19578 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19579 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19580 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19581 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19582 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19583 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19584 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19585 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19586 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19587 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19588 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19589 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19590 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19591 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19592 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19593 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19594 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19595 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19597 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19598 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19599 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19600 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19601 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19602 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19603 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19604 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19606 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19608 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19609 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19610 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19611 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19612 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19613 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19614 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19617 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19618 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19619 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19620 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19621 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19622 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19623 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19625 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19626 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19627 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19628 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19629 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19630 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19631 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19632 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19633 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19634 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19635 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19636 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19637 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19638 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19639 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19640 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19641 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19642 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19643 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19646 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19647 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19648 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19649 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19650 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19651 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19652 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19653 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19655 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19656 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C19657 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19658 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19659 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19660 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19661 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19662 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19663 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19664 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19666 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19667 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19668 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19669 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19672 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19673 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19674 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19675 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19676 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19677 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19678 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19679 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19682 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19683 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19684 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19685 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19687 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19688 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19689 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19690 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19691 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19692 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19693 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19694 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19697 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19698 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19699 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19700 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19702 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19703 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19704 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19705 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19706 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19707 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19708 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19709 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19711 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19712 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19713 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19714 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19715 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19716 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19717 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19718 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19721 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19722 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19723 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19724 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19725 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19726 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19727 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19728 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19731 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19732 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19733 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19734 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19735 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19736 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19737 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19738 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19741 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19742 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19743 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19744 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19746 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19747 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19748 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19749 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19750 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19751 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19752 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19753 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19755 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19756 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19757 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19758 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19759 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19760 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19761 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19762 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19765 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19766 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19767 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19768 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19769 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19770 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19771 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19772 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19775 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19776 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19777 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19778 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19779 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19780 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19781 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19782 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19786 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19787 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19788 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19789 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19790 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19791 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19792 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19793 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19797 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19798 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19799 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19800 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19804 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19805 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19806 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19807 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19808 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19809 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19810 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19811 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19813 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19814 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19815 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19816 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19817 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19818 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19819 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19820 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19823 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19824 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19825 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19826 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19827 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19828 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19829 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19830 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19833 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19834 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19835 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19836 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19837 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19838 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19839 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19840 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19844 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19845 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19846 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19847 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19848 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19849 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19850 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19851 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19854 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19855 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19856 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19857 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19858 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19859 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19860 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19861 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19865 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19866 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19867 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19868 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19869 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19870 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19871 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19872 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19876 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19877 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19878 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19879 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19880 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19881 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19882 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19883 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19888 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19889 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19890 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19891 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19892 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19893 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19894 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19895 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19899 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19900 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19901 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19902 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19903 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19904 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19905 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19906 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19911 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19912 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19913 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19914 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19915 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19916 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19917 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19918 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19923 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19924 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19925 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19926 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19927 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19928 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19929 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19930 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19934 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19935 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19936 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19937 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19943 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19944 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19945 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19946 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19947 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19948 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19949 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19950 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19955 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19956 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19957 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19958 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19960 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19961 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19962 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19963 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19964 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19965 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19966 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19967 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19970 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19971 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19972 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19973 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19975 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19976 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19977 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19978 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19979 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19980 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19981 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19982 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19984 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19985 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19986 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19987 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19988 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19989 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19990 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19991 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19994 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19995 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19996 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19997 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19998 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C19999 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20000 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20001 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20005 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20006 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20007 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20008 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20009 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20010 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20011 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20012 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20016 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20017 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20018 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20019 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20023 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20024 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20025 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20026 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20027 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20028 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20029 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20030 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20032 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20033 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20034 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20035 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20036 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20037 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20038 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20039 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20042 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20043 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20044 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20045 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20046 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20047 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20048 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20049 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20052 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20053 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20054 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20055 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20056 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20057 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20058 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20059 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20063 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20064 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20065 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20066 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20067 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20068 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20069 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20070 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20074 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20075 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20076 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20077 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20078 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20079 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20080 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20081 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20085 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20086 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20087 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20088 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20093 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20094 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20095 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20096 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20097 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20098 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20099 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20100 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20103 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20104 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20105 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20106 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20107 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20108 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20109 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20110 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20114 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20115 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20116 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20117 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20118 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20119 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20120 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20121 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20125 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20126 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20127 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20128 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20130 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20131 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20132 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20133 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20134 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20135 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20136 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20137 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20140 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20141 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20142 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20143 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20144 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20145 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20146 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20147 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20150 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20151 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20152 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20153 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20154 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20155 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20156 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20157 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20160 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20161 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20162 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20163 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20164 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20165 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20166 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20167 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20172 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20173 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20174 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20175 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20179 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20180 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20181 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20182 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20183 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20184 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20185 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20186 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20189 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20190 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20191 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20192 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20193 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20194 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20195 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20196 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20199 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20200 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20201 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20202 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20203 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20204 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20205 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20206 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20209 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20210 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20211 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20212 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20213 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20214 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20215 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20216 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20221 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20222 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20223 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20224 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20228 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20229 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20230 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20231 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20232 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20233 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20234 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20235 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20238 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20239 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20240 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20241 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20242 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20243 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20244 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20245 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20248 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20249 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20250 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20251 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20252 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20253 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20254 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20255 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20258 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20259 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20260 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20261 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20262 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20263 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20264 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20265 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20271 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20272 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20273 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20274 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20278 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20279 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20280 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20281 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20282 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20283 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20284 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20285 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20288 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20289 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20290 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20291 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20292 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20293 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20294 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20295 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20298 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20299 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20300 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20301 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20302 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20303 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20304 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20305 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20308 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20309 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20310 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20311 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20312 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20313 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20314 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20315 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20318 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20319 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20320 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20321 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20325 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20326 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20327 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20328 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20329 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20330 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20331 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20332 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20335 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20336 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20337 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20338 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20339 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20340 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20341 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20342 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20345 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20346 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20347 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20348 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20349 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20350 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20351 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20352 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20355 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20356 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20357 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20358 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20359 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20360 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20361 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20362 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20366 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20367 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20368 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20369 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20373 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20374 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20375 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20376 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20377 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20378 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20379 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20380 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20383 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20384 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20385 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20386 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20387 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20388 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20389 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20390 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20393 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20394 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20395 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20396 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20397 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20398 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20399 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20400 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20403 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20404 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20405 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20406 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20407 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20408 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20409 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20410 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20414 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20415 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20416 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20417 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20421 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20422 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20423 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20424 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20425 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20426 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20427 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20428 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20433 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20434 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20435 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20436 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20438 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20439 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20440 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20441 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20442 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20443 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20444 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20445 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20449 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20450 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20451 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20453 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20454 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20455 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20456 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20459 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20460 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20461 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20462 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20465 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20466 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20469 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20470 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20471 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20481 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20482 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20483 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20484 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20485 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20486 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20487 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20488 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20489 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20490 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20491 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20492 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20493 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20494 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20495 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20496 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20497 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20498 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20499 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20500 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20501 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20502 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20503 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20506 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20507 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20508 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20509 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20510 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20511 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20512 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20515 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20516 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20517 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20518 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20519 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20520 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20521 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20524 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20525 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20526 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20527 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20528 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20529 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20530 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20534 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20535 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20536 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20537 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20538 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20539 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20540 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20543 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20544 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20545 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20546 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20550 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20551 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20552 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20553 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20558 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20559 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20560 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20561 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20565 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20566 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20567 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20568 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20569 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20570 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20571 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20572 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20575 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20576 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20577 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20578 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20579 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20580 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20581 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20584 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20585 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20586 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20587 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20588 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20589 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20590 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20593 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20594 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20595 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20596 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20597 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20598 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20599 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20603 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20604 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20605 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20606 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20607 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20608 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20609 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20612 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20614 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20615 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20616 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20617 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20619 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20621 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20622 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20623 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20624 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20625 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20626 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20627 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20630 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20631 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20632 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20633 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20634 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20635 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20636 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20639 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20640 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20641 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20642 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20643 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20644 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20645 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20649 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20650 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20651 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20652 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20653 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20654 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20655 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20659 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20660 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20661 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20663 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20664 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20665 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20666 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20672 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20673 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20674 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20675 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20677 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20678 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20679 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20680 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20681 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20682 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20683 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20684 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20686 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20687 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20688 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20689 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20690 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20691 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20692 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20693 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20694 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20695 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20696 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20697 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20698 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20699 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20700 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20701 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20702 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20703 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20704 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20708 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20709 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20710 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20712 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20714 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20715 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20716 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20717 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20718 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20719 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20720 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20724 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20725 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20726 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20732 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20733 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20734 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20735 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20736 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20737 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20738 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20739 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20740 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20741 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20742 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20743 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20744 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20745 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20746 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20750 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20751 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20752 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C20778 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20779 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20780 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20781 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20782 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20783 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20784 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20785 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20786 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20787 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20788 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20789 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20790 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20791 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20792 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20793 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20794 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20795 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20796 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20797 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20798 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20799 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20800 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20801 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20826 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20827 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20828 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20829 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20830 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20831 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20832 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20833 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20834 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20835 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20836 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20837 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20838 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20839 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20840 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20841 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20842 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20843 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20844 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20845 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20846 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20847 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20848 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20849 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C20850 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20851 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20852 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20853 *SELECT_OP_5.1_5.1_1            0.000000  s, u
chip_core/soc/core/C20854 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20855 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20856 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20857 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20858 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20859 *SELECT_OP_4.2_4.1_2            0.000000  s, u
chip_core/soc/core/C20860 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20861 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20862 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20863 *SELECT_OP_2.7_2.1_7            0.000000  s, u
chip_core/soc/core/C20864 *SELECT_OP_4.8_4.1_8            0.000000  s, u
chip_core/soc/core/C20865 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20866 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20867 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20868 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20869 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20870 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20871 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20872 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20873 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20874 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20875 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C20876 *SELECT_OP_2.6_2.1_6            0.000000  s, u
chip_core/soc/core/C20877 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20878 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20879 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20880 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20881 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20882 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C20883 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20884 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20885 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20886 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C20887 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20888 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20889 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20890 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20891 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20892 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20893 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20894 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20895 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20896 *SELECT_OP_9.4_9.1_4            0.000000  s, u
chip_core/soc/core/C20897 *SELECT_OP_9.32_9.1_32          0.000000  s, u
chip_core/soc/core/C20898 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20899 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20900 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20901 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20902 *SELECT_OP_9.32_9.1_32          0.000000  s, u
chip_core/soc/core/C20903 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20904 *SELECT_OP_9.3_9.1_3            0.000000  s, u
chip_core/soc/core/C20905 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20906 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20907 *SELECT_OP_2.30_2.1_30          0.000000  s, u
chip_core/soc/core/C20908 *SELECT_OP_9.30_9.1_30          0.000000  s, u
chip_core/soc/core/C20909 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20910 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20911 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20912 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20913 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20914 *SELECT_OP_9.1_9.1_1            0.000000  s, u
chip_core/soc/core/C20915 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20916 *SELECT_OP_4.2_4.1_2            0.000000  s, u
chip_core/soc/core/C20917 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20918 *SELECT_OP_4.3_4.1_3            0.000000  s, u
chip_core/soc/core/C20919 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20920 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20921 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20922 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20923 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20924 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C20925 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20926 *SELECT_OP_2.7_2.1_7            0.000000  s, u
chip_core/soc/core/C20927 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20928 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20929 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20930 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20931 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20932 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20933 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20934 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20935 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20936 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20937 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20938 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20939 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20940 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20941 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20942 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20943 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20944 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20945 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20946 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20947 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20948 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20951 *SELECT_OP_4.8_4.1_8            0.000000  s, u
chip_core/soc/core/C20952 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20953 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20954 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20955 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20956 *SELECT_OP_2.7_2.1_7            0.000000  s, u
chip_core/soc/core/C20957 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20958 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20959 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20960 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20961 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20962 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20963 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20964 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20965 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20966 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20967 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20968 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20969 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20970 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20971 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20972 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20973 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20974 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C20975 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20976 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C20977 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C20978 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20979 *SELECT_OP_3.3_3.1_3            0.000000  s, u
chip_core/soc/core/C20980 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20981 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20982 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20983 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20985 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20986 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20988 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20989 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20990 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C20991 *SELECT_OP_7.3_7.1_3            0.000000  s, u
chip_core/soc/core/C20992 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20993 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20994 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C20995 *SELECT_OP_7.2_7.1_2            0.000000  s, u
chip_core/soc/core/C20996 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C20997 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C20998 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C20999 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21000 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21001 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21002 *SELECT_OP_7.8_7.1_8            0.000000  s, u
chip_core/soc/core/C21003 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21004 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21005 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21006 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21007 *SELECT_OP_7.8_7.1_8            0.000000  s, u
chip_core/soc/core/C21008 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21009 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21010 *SELECT_OP_7.8_7.1_8            0.000000  s, u
chip_core/soc/core/C21011 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21012 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21013 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21014 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21015 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21016 *SELECT_OP_7.32_7.1_32          0.000000  s, u
chip_core/soc/core/C21017 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21018 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21019 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21020 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21021 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21022 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21023 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21024 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21025 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21026 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21027 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21028 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21029 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21030 *SELECT_OP_7.32_7.1_32          0.000000  s, u
chip_core/soc/core/C21031 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21032 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21033 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21034 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21035 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21036 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21037 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21038 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21039 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21040 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21041 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21042 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21043 *SELECT_OP_2.14_2.1_14          0.000000  s, u
chip_core/soc/core/C21044 *SELECT_OP_2.14_2.1_14          0.000000  s, u
chip_core/soc/core/C21045 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21046 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21047 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21048 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21049 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21050 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21051 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21052 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21053 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21054 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21055 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21056 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21057 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21058 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21059 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21060 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21061 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21062 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21063 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21064 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21065 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21066 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21067 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21068 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21069 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21070 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21071 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21072 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21073 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21074 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21075 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21076 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21077 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21078 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21079 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21080 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21081 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21082 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21083 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21084 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21085 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21086 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21087 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21088 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21089 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21090 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21091 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21092 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21093 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21094 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21095 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21096 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21097 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21098 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21099 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21100 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21101 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21102 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21103 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21104 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21105 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21106 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21107 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21108 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21109 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21110 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21111 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21112 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21113 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21114 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21115 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21116 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21117 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21118 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21119 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21120 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21121 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21122 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21123 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21124 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21125 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21126 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21127 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21128 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21129 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21130 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21131 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21132 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21133 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21134 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21135 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21136 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21137 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21138 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21139 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21140 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21141 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21142 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21143 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21144 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21145 *SELECT_OP_2.30_2.1_30          0.000000  s, u
chip_core/soc/core/C21146 *SELECT_OP_2.30_2.1_30          0.000000  s, u
chip_core/soc/core/C21147 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21148 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21149 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21150 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21151 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21152 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21153 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21154 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21155 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21156 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21157 *SELECT_OP_8.1_8.1_1            0.000000  s, u
chip_core/soc/core/C21158 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21159 *SELECT_OP_5.1_5.1_1            0.000000  s, u
chip_core/soc/core/C21160 *SELECT_OP_5.1_5.1_1            0.000000  s, u
chip_core/soc/core/C21161 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21162 *SELECT_OP_5.1_5.1_1            0.000000  s, u
chip_core/soc/core/C21163 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21164 *SELECT_OP_5.1_5.1_1            0.000000  s, u
chip_core/soc/core/C21165 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21166 *SELECT_OP_5.1_5.1_1            0.000000  s, u
chip_core/soc/core/C21167 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21168 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21169 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21170 *SELECT_OP_5.32_5.1_32          0.000000  s, u
chip_core/soc/core/C21171 *SELECT_OP_5.1_5.1_1            0.000000  s, u
chip_core/soc/core/C21172 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21173 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21174 *SELECT_OP_5.1_5.1_1            0.000000  s, u
chip_core/soc/core/C21175 *SELECT_OP_4.32_4.1_32          0.000000  s, u
chip_core/soc/core/C21176 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21177 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21179 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21180 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21181 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21182 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21183 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21184 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21185 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21186 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21187 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21188 *SELECT_OP_2.9_2.1_9            0.000000  s, u
chip_core/soc/core/C21189 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21190 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21191 *SELECT_OP_3.16_3.1_16          0.000000  s, u
chip_core/soc/core/C21192 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21193 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21194 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C21195 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21196 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21197 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21198 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21199 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21200 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21201 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21202 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21203 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21204 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21205 *SELECT_OP_2.5_2.1_5            0.000000  s, u
chip_core/soc/core/C21206 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21207 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21208 *SELECT_OP_2.5_2.1_5            0.000000  s, u
chip_core/soc/core/C21209 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21210 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21211 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21212 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21213 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21214 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21215 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C21216 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21217 *SELECT_OP_2.20_2.1_20          0.000000  s, u
chip_core/soc/core/C21218 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21219 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21220 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21221 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21222 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21223 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21224 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21225 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21226 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21227 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21228 *SELECT_OP_3.1_3.1_1            0.000000  s, u
chip_core/soc/core/C21229 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21230 *SELECT_OP_4.1_4.1_1            0.000000  s, u
chip_core/soc/core/C21231 *SELECT_OP_3.2_3.1_2            0.000000  s, u
chip_core/soc/core/C21232 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21233 *SELECT_OP_2.20_2.1_20          0.000000  s, u
chip_core/soc/core/C21234 *SELECT_OP_4.32_4.1_32          0.000000  s, u
chip_core/soc/core/C21235 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21236 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21237 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21238 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21239 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21240 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21241 *SELECT_OP_6.24_6.1_24          0.000000  s, u
chip_core/soc/core/C21242 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21243 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21244 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21245 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21246 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21247 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21248 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21249 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21250 *SELECT_OP_16.32_16.1_32        0.000000  s, u
chip_core/soc/core/C21251 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21252 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21253 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21254 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21255 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21256 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21257 *SELECT_OP_8.16_8.1_16          0.000000  s, u
chip_core/soc/core/C21258 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21259 *SELECT_OP_2.17_2.1_17          0.000000  s, u
chip_core/soc/core/C21260 *SELECT_OP_2.17_2.1_17          0.000000  s, u
chip_core/soc/core/C21261 *SELECT_OP_8.32_8.1_32          0.000000  s, u
chip_core/soc/core/C21262 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21263 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21264 *SELECT_OP_8.2_8.1_2            0.000000  s, u
chip_core/soc/core/C21265 *SELECT_OP_2.6_2.1_6            0.000000  s, u
chip_core/soc/core/C21266 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21267 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21268 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21269 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21270 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21271 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21272 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21273 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21274 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21275 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21276 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21277 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21278 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21279 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21280 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21281 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21282 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21283 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21284 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21285 *SELECT_OP_7.1_7.1_1            0.000000  s, u
chip_core/soc/core/C21286 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21287 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21288 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C21289 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C21290 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21291 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21292 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21293 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21294 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21295 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21296 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21297 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21298 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21299 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21300 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21301 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21302 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21303 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21304 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21305 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21306 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21307 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21308 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C21309 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21310 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21311 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21312 *SELECT_OP_2.20_2.1_20          0.000000  s, u
chip_core/soc/core/C21313 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21314 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C21315 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21316 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21317 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21318 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21319 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21320 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21321 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21322 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21323 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21324 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21325 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21326 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21327 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21328 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21329 *SELECT_OP_2.6_2.1_6            0.000000  s, u
chip_core/soc/core/C21330 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21331 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21332 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21333 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21334 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21335 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21336 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21337 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21338 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21339 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21340 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21341 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21342 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21343 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21344 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21345 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21346 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21347 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21348 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21349 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21350 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21351 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21352 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21353 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21354 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21355 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21356 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21357 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21358 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21359 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21360 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21361 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21362 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21363 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21364 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21365 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21366 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21367 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21368 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21369 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21370 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21371 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21372 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21373 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21374 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21375 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21376 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21377 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21378 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21379 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21380 *SELECT_OP_2.9_2.1_9            0.000000  s, u
chip_core/soc/core/C21381 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21382 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21383 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21384 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21385 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21386 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21387 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21388 *SELECT_OP_2.24_2.1_24          0.000000  s, u
chip_core/soc/core/C21389 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21390 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21391 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21392 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21393 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21394 *SELECT_OP_2.6_2.1_6            0.000000  s, u
chip_core/soc/core/C21395 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21396 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21397 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21398 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21399 *SELECT_OP_2.32_2.1_32          0.000000  s, u
chip_core/soc/core/C21400 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21401 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21402 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21403 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21404 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21405 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21406 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21407 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21408 *SELECT_OP_2.16_2.1_16          0.000000  s, u
chip_core/soc/core/C21409 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21410 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21411 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21412 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21413 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21414 *SELECT_OP_2.17_2.1_17          0.000000  s, u
chip_core/soc/core/C21415 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21416 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21417 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21418 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21419 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21420 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C21421 *SELECT_OP_2.16_2.1_16          0.000000  s, u
chip_core/soc/core/C21422 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21423 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21424 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21425 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C21426 *SELECT_OP_2.8_2.1_8            0.000000  s, u
chip_core/soc/core/C21427 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21428 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21429 *SELECT_OP_2.16_2.1_16          0.000000  s, u
chip_core/soc/core/C21430 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21431 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21432 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21433 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21434 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21435 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21436 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21437 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21438 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21439 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21440 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21441 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21442 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21443 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21444 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21445 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21446 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21447 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21448 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21449 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21450 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C21451 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21452 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C21453 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21454 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21455 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21456 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21457 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21458 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21459 *SELECT_OP_2.5_2.1_5            0.000000  s, u
chip_core/soc/core/C21460 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21461 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21462 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21463 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21464 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21465 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21466 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21467 *SELECT_OP_2.5_2.1_5            0.000000  s, u
chip_core/soc/core/C21468 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21469 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21470 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21471 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21472 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21473 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21474 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21475 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21476 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21477 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21478 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21479 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21480 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21481 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21482 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21483 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21484 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21485 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21486 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21487 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21488 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21489 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21490 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21491 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21492 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21493 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21494 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21495 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21496 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21497 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21498 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21499 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21500 *SELECT_OP_2.128_2.1_128        0.000000  s, u
chip_core/soc/core/C21501 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21502 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21503 *SELECT_OP_2.128_2.1_128        0.000000  s, u
chip_core/soc/core/C21504 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21505 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21506 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21507 *SELECT_OP_2.128_2.1_128        0.000000  s, u
chip_core/soc/core/C21508 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21509 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21510 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21511 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21512 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21513 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C21514 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21515 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21516 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21517 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21518 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21519 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21520 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21521 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21522 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21523 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21524 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21525 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21526 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21527 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21528 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21529 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21530 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21531 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21532 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21533 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21534 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21535 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21536 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21537 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21538 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21539 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21540 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21541 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21542 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21543 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21544 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21545 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21546 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21547 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21548 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21549 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21550 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21551 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21552 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21553 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21554 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21555 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21556 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21557 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21558 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21559 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21560 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21561 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21562 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21563 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21564 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21565 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21566 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21567 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21568 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21569 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21570 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21571 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21572 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21573 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21574 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21575 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21576 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21577 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21578 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21579 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21580 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21581 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C21582 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21583 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21584 *SELECT_OP_2.4_2.1_4            0.000000  s, u
chip_core/soc/core/C21585 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C21586 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21587 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21588 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21589 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21590 *SELECT_OP_2.3_2.1_3            0.000000  s, u
chip_core/soc/core/C21591 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21592 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21593 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21594 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21595 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21596 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21597 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21598 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21599 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21600 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21601 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21602 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21603 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21604 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21605 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21606 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21607 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21608 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21609 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21610 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21611 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21612 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21613 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21614 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21615 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21616 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21617 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21618 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21619 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21620 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21621 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21622 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21623 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21624 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21625 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21626 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21627 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21628 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21629 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21630 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21631 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21632 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21633 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21634 *SELECT_OP_2.2_2.1_2            0.000000  s, u
chip_core/soc/core/C21635 *SELECT_OP_2.7_2.1_7            0.000000  s, u
chip_core/soc/core/C21636 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21637 *SELECT_OP_2.20_2.1_20          0.000000  s, u
chip_core/soc/core/C21638 *SELECT_OP_2.1_2.1_1            0.000000  s, u
chip_core/soc/core/C21639 *SELECT_OP_2.16_2.1_16          0.000000  s, u
chip_core/soc/core/C21640 *SELECT_OP_2.16_2.1_16          0.000000  s, u
chip_core/soc/core/C21641 *MUX_OP_16_4_10                 0.000000  s, u
chip_core/soc/core/C21642 *MUX_OP_16_4_10                 0.000000  s, u
chip_core/soc/core/C21643 *MUX_OP_16_4_10                 0.000000  s, u
chip_core/soc/core/C21644 *MUX_OP_16_4_10                 0.000000  s, u
chip_core/soc/core/C21650 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21655 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21656 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21658 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21659 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21660 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21661 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21662 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21663 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21664 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21665 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21666 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21667 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21668 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21669 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21670 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21671 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21672 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21673 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21674 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21675 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21676 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21677 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21678 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21679 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21680 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21681 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21682 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21683 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21684 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21698 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C21699 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C21700 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C21702 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21703 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21705 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21706 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21723 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21729 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21743 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21769 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C21771 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21774 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C21785 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21798 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21823 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21916 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21917 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21918 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21954 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21955 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21959 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C21960 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C21987 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21988 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C21989 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22024 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22025 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22026 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22061 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22062 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22063 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22073 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22100 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22101 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22102 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22137 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22138 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22139 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22175 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22176 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22177 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22212 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22213 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22214 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22251 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22252 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22253 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22288 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22289 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22290 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22325 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22326 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22327 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22341 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22367 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22368 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22369 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22380 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22381 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22385 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22386 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22414 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22415 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22416 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22452 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22453 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22454 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22489 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22490 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22491 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22501 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22503 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22521 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22542 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22652 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22673 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22710 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22719 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22721 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22723 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22724 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22725 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22726 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22727 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22733 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22734 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22735 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22736 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22737 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22743 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22744 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22745 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22797 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22822 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C22859 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22882 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22898 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22899 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22902 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C22913 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22922 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22925 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22948 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C22960 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22965 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22970 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C22989 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23018 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23044 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23070 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23082 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C23087 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C23090 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C23109 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23135 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23166 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23195 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23222 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23251 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23278 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23293 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C23298 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C23301 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C23320 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23352 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23365 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23366 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23369 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C23389 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23402 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23403 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23406 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C23426 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23452 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23484 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23510 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23781 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23782 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23783 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23785 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23789 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23790 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23791 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23793 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23797 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23798 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23799 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23801 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23805 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23806 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23807 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23809 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23813 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23814 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23815 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23817 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23821 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23822 GTECH_XOR2      gtech           0.000000  u
chip_core/soc/core/C23823 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23825 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23829 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23842 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23848 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23851 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23852 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23853 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23854 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23855 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23856 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23857 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23858 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23859 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23860 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23861 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23862 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23863 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23864 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23865 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23866 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23867 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23868 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23869 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23873 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23874 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23875 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23876 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23877 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23878 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23879 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23880 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23881 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23882 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23883 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23884 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23885 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23886 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23887 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23888 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23889 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23890 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23891 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23892 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23893 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23894 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23895 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23896 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23897 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23898 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23899 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23900 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23901 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23902 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23903 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23904 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23905 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23906 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23907 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23908 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23909 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23910 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23911 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23912 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23913 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23914 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23915 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23916 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23917 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23918 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23919 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23920 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23921 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23922 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23923 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23924 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23925 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23926 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23927 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23928 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23929 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23930 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23931 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23932 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23933 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23934 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23935 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23936 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23937 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23938 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23939 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23940 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23941 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23942 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23943 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23944 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23945 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23946 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23947 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23948 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23949 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23950 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23951 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23952 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23953 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23954 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23955 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23956 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23957 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23958 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23959 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23960 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23961 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23962 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23963 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23964 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23965 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23966 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23967 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23968 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23969 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23970 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23971 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23972 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23973 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23974 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23975 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23976 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23977 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23978 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23979 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23980 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23981 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23982 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23983 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23984 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23985 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23986 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23987 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23988 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23989 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23990 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23991 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23992 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23993 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23994 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23995 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C23996 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23997 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23998 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C23999 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24000 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24001 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24002 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24003 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24004 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24005 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24006 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24007 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24008 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24009 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24010 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24011 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24012 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24013 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24014 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24015 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24016 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24017 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24018 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24019 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24020 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24021 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24022 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24023 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24024 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24025 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24026 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24027 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24028 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24029 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24030 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24031 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24032 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24033 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24034 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24035 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24036 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24037 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24038 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24039 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24040 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24041 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24042 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24043 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24044 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24045 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24046 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24047 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24048 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24049 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24050 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24051 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24052 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24053 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24054 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24055 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24056 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24057 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24058 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24059 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24060 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24061 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24062 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24063 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24064 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24065 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24066 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24067 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24068 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24069 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24070 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24071 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24072 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24073 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24074 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24075 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24076 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24077 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24078 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24079 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24080 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24081 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24082 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24083 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24084 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24085 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24086 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24087 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24088 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24089 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24090 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24091 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24092 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24093 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24094 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24095 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24096 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24097 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24098 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24099 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24100 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24101 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24102 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24103 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24104 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24105 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24106 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24107 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24108 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24109 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24110 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24111 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24112 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24113 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24114 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24115 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24116 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24117 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24118 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24119 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24120 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24121 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24122 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24123 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24124 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24125 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24126 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24127 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24128 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24129 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24130 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24131 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24132 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24133 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24134 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24135 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24136 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24137 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24138 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24139 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24140 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24141 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24142 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24143 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24144 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24145 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24146 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24147 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24148 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24149 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24150 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24151 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24152 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24153 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24154 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24155 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24156 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24157 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24158 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24159 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24160 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24161 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24162 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24163 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24164 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24165 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24166 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24167 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24168 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24169 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24170 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24171 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24172 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24173 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24174 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24175 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24176 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24177 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24178 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24179 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24180 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24181 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24182 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24183 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24184 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24185 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24186 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24187 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24188 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24189 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24190 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24191 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24192 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24193 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24194 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24195 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24196 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24197 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24198 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24199 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24200 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24201 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24202 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24203 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24204 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24205 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24206 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24207 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24208 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24209 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24210 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24211 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24212 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24213 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24214 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24215 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24216 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24217 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24218 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24219 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24220 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24221 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24222 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24223 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24224 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24225 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24226 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24227 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24228 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24229 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24230 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24231 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24232 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24233 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24234 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24235 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24236 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24237 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24238 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24239 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24240 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24241 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24242 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24243 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24244 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24245 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24246 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24247 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24248 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24249 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24250 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24251 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24252 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24253 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24254 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24255 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24256 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24257 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24258 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24259 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24260 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24261 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24262 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24263 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24264 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24265 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24266 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24267 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24268 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24269 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24270 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24271 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24272 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24273 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24274 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24275 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24276 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24277 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24278 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24279 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24280 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24281 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24282 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24283 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24284 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24285 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24286 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24287 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24288 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24289 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24290 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24291 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24292 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24293 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24294 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24295 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24296 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24298 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24301 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24304 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24310 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24313 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24316 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24319 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24322 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24325 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24328 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24332 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24335 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24338 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24341 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24344 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24347 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24350 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24353 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24356 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24359 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24362 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24365 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24368 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24371 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24374 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24377 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24380 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24383 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24386 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24389 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24392 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24395 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24398 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24401 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24404 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24407 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24410 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24413 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24416 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24419 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24425 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24428 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24431 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24434 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24437 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24440 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24443 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24446 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24449 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24452 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24455 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24458 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24461 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24464 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24467 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24470 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24473 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24476 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24479 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24482 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24485 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24488 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24491 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24494 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24497 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24500 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24503 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24506 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24509 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24512 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24515 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24518 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24521 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24524 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24527 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24530 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24533 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24536 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24539 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24542 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24545 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24548 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24551 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24554 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24557 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24560 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24563 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24566 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24569 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24572 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24575 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24578 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24581 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24584 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C24587 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24588 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24589 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24590 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24591 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24592 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24593 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24594 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24595 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24596 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24597 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24598 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24599 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24600 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24601 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24602 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24603 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24604 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24605 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24606 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24607 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24608 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24609 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24610 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24611 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24612 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24613 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24614 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24615 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24616 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24617 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24618 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24619 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24620 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24621 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24622 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24623 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24624 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24625 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24626 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24627 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24628 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24629 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24630 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24631 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24632 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24633 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24634 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24635 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24636 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24637 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24638 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24639 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24640 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24641 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24642 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24643 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24644 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24645 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24646 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24647 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24648 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24649 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24650 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24651 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24652 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24653 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24654 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24655 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24656 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24657 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24658 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24659 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24660 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24661 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24662 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24663 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24664 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24665 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24666 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24667 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24668 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24669 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24670 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24671 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24672 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24673 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24674 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24675 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24676 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24677 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24678 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24679 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24680 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24681 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24682 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24683 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24684 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24685 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24686 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24687 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24688 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24689 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24690 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24691 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24692 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24693 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24694 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24695 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24696 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24697 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24698 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24699 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24700 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24701 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24702 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24703 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24704 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24705 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24706 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24707 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24708 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24709 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24710 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24711 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24712 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24713 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24714 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24715 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24716 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24717 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24718 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24719 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24720 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24721 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24722 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24723 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24724 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24725 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24726 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24727 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24728 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24729 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24730 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24731 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24732 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24733 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24734 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24735 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24736 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24737 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24738 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24739 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24740 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24741 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24742 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24743 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24744 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24745 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24746 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24747 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24748 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24749 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24750 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24751 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24752 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24753 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24754 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24755 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24756 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24757 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24758 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24759 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24760 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24761 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24762 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24763 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24764 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24765 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24766 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24767 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24768 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24769 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24770 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24771 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24772 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24773 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24774 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24775 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24776 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24777 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24778 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24779 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24780 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24781 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24782 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24783 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24784 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24785 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24786 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24787 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24788 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24789 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24790 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24791 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24792 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24793 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24794 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24795 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24796 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24797 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24798 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24799 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24800 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24801 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24802 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24803 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24804 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24805 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24806 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24807 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24808 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24809 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24810 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24811 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24812 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24813 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24814 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24815 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24816 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24817 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24818 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24819 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24820 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24821 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24822 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24823 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24824 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24825 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24826 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24827 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24828 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24829 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24830 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24831 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24832 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24833 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24834 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24835 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24836 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24837 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24838 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24839 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24840 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24841 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24842 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24843 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24844 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24845 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24846 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24847 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24848 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24849 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24850 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24851 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24852 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24853 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24854 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24855 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24856 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24857 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24858 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24859 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24860 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24861 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24862 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24863 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24864 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24865 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24866 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24867 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24868 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24869 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24870 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24871 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24872 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24873 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24874 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24875 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24876 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24877 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24878 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24879 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24880 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24881 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24882 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24883 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24884 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24885 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24886 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24887 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24888 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24889 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24890 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24891 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24892 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24893 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24894 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24895 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24896 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24897 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24898 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24899 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24900 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24901 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24902 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24903 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24904 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24905 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24906 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24907 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24908 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24909 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24910 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24911 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24912 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24913 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24914 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24915 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24916 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24917 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24918 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24919 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24920 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24921 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24922 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24923 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24924 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24925 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24926 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24927 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24928 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24929 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24930 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24931 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24932 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24933 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24934 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24935 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24936 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24937 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24938 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24939 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24940 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24941 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24942 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24943 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24944 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24945 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24946 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24947 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24948 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24949 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24950 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24951 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24952 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24953 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24954 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24955 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24956 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24957 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24958 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24959 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24960 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24961 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24962 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24963 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24964 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24965 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24966 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24967 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24968 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24969 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24970 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24971 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24972 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24973 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24974 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24975 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24976 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24977 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24978 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24979 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24980 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24981 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24982 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24983 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24984 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24985 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24986 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24987 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24988 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24989 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24990 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24991 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24992 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24993 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24994 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24995 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24996 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24997 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24998 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C24999 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25000 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25001 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25002 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25003 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25004 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25005 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25006 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25007 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25008 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25009 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25010 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25011 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25012 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25013 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25014 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25015 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25016 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25017 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25018 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25019 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25020 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25021 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25022 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25023 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25024 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25025 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25026 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25027 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25028 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25029 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25030 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25031 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25032 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25033 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25034 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25035 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25036 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25037 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25038 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25039 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25040 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25041 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25042 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25043 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25044 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25045 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25046 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25047 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25048 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25049 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25050 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25051 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25052 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25053 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25054 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25055 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25056 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25057 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25058 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25059 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25060 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25061 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25062 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25063 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25064 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25065 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25066 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25067 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25068 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25069 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25070 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25071 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25072 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25073 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25074 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25075 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25076 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25077 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25078 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25079 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25080 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25081 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25082 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25083 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25084 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25085 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25086 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25087 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25088 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25089 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25090 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25091 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25092 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25093 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25094 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25095 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25096 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25097 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25098 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25099 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25100 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25101 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25102 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25103 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25104 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25105 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25106 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25107 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25108 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25109 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25110 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25111 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25112 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25113 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25114 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25115 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25116 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25117 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25118 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25119 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25120 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25121 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25122 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25123 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25124 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25125 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25126 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25127 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25128 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25129 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25130 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25131 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25132 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25133 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25134 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25135 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25136 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25137 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25138 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25139 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25140 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25141 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25142 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25143 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25144 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25145 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25146 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25147 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25148 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25149 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25150 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25151 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25152 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25153 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25154 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25155 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25156 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25157 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25158 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25159 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25160 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25161 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25162 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25163 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25164 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25165 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25166 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25167 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25168 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25169 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25170 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25171 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25172 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25173 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25174 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25175 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25176 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25177 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25178 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25179 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25180 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25181 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25182 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25183 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25184 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25185 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25186 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25187 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25188 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25189 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25190 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25191 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25192 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25193 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25194 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25258 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25259 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25260 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25262 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25263 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25269 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25270 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25271 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25272 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25273 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25277 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25283 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25284 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25285 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25289 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25291 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25299 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25302 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25306 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25307 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25309 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25310 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25329 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25330 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25331 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25348 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25349 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25350 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25352 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25358 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25366 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25385 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25388 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25391 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25396 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25399 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25400 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C25403 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25427 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25432 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25438 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25446 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25450 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25454 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25462 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25466 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25495 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25497 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25502 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25507 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25512 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25517 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25522 GTECH_AND2      gtech           0.000000  u
chip_core/soc/core/C25540 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25547 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25554 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25556 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25557 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25563 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C25584 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25585 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25647 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25648 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25649 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25650 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25704 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25705 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25706 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25707 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25708 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25865 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25866 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25867 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25868 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25869 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C25870 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26010 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26011 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26012 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26013 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26014 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26052 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26053 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26054 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26055 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26056 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26094 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26095 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26096 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26097 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26098 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26136 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26137 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26138 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26139 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26140 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26178 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26179 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26180 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26181 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26182 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26220 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26221 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26222 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26223 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26224 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26253 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26255 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26256 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26258 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26259 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26261 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26263 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26264 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26266 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26267 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26268 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26270 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26271 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26272 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26274 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26276 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26278 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26319 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C26320 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C26321 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C26322 GTECH_OR2       gtech           0.000000  u
chip_core/soc/core/C26323 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26324 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26325 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26326 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26327 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26328 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26329 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26330 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26331 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26332 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26333 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26335 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26336 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26337 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26338 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26339 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26340 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26341 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26342 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26344 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26345 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26346 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26347 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26348 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26349 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26350 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26351 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26353 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26354 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26355 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26356 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26357 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26359 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26360 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26361 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26362 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26363 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26364 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26365 GTECH_AND2      gtech           0.000000  c, u
chip_core/soc/core/C26366 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26368 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/C26369 GTECH_OR2       gtech           0.000000  c, u
chip_core/soc/core/I_0    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_2    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_3    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_4    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_5    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_6    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_7    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_8    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_9    GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_10   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_11   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_12   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_13   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_14   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_15   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_16   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_17   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_18   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_19   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_20   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_21   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_22   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_23   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_24   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_25   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_26   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_27   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_28   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_29   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_30   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_31   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_32   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_33   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_34   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_35   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_36   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_37   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_38   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_39   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_40   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_41   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_42   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_43   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_44   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_45   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_46   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_47   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_48   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_49   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_50   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_51   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_52   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_53   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_54   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_55   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_56   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_57   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_58   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_59   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_60   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_61   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_62   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_63   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_64   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_65   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_66   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_67   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_68   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_69   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_70   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_71   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_72   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_73   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_74   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_75   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_76   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_77   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_78   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_79   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_80   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_81   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_82   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_83   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_84   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_85   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_86   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_87   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_88   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_89   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_90   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_91   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_92   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_93   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_94   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_95   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_96   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_97   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_98   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_99   GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_100  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_101  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_102  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_103  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_104  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_105  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_106  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_107  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_108  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_109  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_110  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_111  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_112  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_113  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_114  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_115  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_116  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_117  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_118  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_119  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_120  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_121  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_122  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_123  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_124  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_125  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_126  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_127  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_128  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_129  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_130  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_131  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_132  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_133  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_134  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_135  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_136  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_137  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_138  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_139  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_140  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_141  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_142  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_143  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_144  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_145  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_146  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_147  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_148  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_149  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_150  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_151  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_152  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_153  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_154  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_155  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_156  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_157  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_158  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_159  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_160  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_161  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_162  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_163  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_164  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_165  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_166  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_167  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_168  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_169  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_170  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_171  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_172  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_173  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_174  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_175  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_176  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_177  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_178  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_179  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_180  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_181  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_182  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_183  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_184  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_185  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_186  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_187  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_188  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_189  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_190  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_191  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_192  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_193  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_194  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_195  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_196  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_197  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_198  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_199  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_200  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_201  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_202  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_203  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_204  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_205  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_206  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_207  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_208  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_209  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_210  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_211  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_212  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_213  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_214  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_215  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_216  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_217  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_218  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_219  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_220  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_221  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_222  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_223  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_224  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_225  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_226  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_227  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_228  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_229  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_230  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_231  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_232  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_233  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_234  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_235  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_236  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_237  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_238  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_239  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_240  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_241  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_242  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_243  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_244  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_245  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_246  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_247  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_248  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_249  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_250  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_251  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_252  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_253  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_254  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_255  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_256  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_257  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_258  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_259  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_260  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_261  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_262  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_263  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_264  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_265  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_266  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_267  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_268  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_269  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_270  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_271  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_272  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_273  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_274  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_275  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_276  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_277  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_278  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_279  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_280  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_281  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_282  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_283  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_284  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_285  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_286  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_287  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_288  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_289  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_290  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_291  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_292  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_293  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_294  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_295  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_296  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_297  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_298  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_299  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_300  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_301  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_302  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_303  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_304  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_305  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_306  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_307  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_308  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_309  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_310  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_311  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_312  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_313  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_314  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_315  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_316  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_317  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_318  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_319  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_320  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_321  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_322  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_323  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_324  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_325  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_326  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_327  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_328  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_329  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_330  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_331  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_332  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_333  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_334  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_335  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_336  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_337  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_338  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_339  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_340  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_341  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_342  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_343  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_344  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_345  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_346  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_347  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_348  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_349  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_350  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_351  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_352  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_353  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_354  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_355  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_356  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_357  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_358  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_359  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_360  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_361  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_362  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_363  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_364  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_365  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_366  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_367  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_368  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_369  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_370  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_371  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_372  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_373  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_374  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_375  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_376  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_377  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_378  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_379  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_380  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_381  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_382  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_383  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_384  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_385  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_386  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_387  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_388  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_389  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_390  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_391  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_392  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_393  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_394  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_395  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_396  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_397  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_398  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_399  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_400  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_401  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_402  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_403  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_404  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_405  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_406  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_407  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_408  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_409  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_410  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_411  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_412  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_413  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_414  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_415  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_416  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_417  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_418  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_419  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_420  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_421  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_422  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_423  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_424  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_425  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_426  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_427  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_428  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_429  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_430  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_431  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_432  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_433  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_434  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_435  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_436  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_437  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_438  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_439  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_440  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_441  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_442  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_443  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_444  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_445  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_446  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_447  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_448  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_449  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_450  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_451  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_452  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_453  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_454  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_455  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_456  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_457  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_458  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_459  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_460  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_461  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_462  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_463  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_464  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_465  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_466  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_467  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_468  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_469  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_470  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_471  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_472  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_473  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_474  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_475  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_476  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_477  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_478  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_479  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_480  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_481  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_482  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_483  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_484  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_485  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_486  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_487  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_488  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_489  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_490  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_491  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_492  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_493  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_494  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_495  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_496  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_497  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_498  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_499  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_500  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_501  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_502  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_503  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_504  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_505  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_506  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_507  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_508  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_509  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_510  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_511  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_512  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_513  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_514  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_515  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_516  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_517  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_518  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_519  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_520  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_521  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_522  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_523  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_524  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_525  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_526  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_527  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_528  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_529  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_530  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_531  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_532  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_533  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_534  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_535  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_536  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_537  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_538  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_539  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_540  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_541  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_542  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_543  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_544  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_545  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_546  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_547  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_548  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_549  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_550  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_551  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_552  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_553  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_554  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_555  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_556  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_557  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_558  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_559  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_560  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_561  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_562  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_563  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_564  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_565  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_566  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_567  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_568  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_569  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_570  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_571  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_572  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_573  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_574  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_575  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_576  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_577  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_578  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_579  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_580  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_581  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_582  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_583  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_584  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_585  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_586  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_587  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_588  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_589  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_590  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_591  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_592  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_593  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_594  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_595  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_596  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_597  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_598  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_599  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_600  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_601  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_602  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_603  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_604  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_605  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_606  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_607  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_608  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_609  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_610  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_611  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_612  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_613  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_614  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_615  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_616  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_617  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_618  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_619  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_620  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_621  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_622  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_623  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_624  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_625  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_626  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_627  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_628  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_629  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_630  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_631  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_632  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_633  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_634  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_635  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_636  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_637  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_638  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_639  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_640  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_641  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_642  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_643  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_644  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_645  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_646  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_647  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_648  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_649  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_650  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_651  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_652  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_653  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_654  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_655  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_656  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_657  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_658  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_659  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_660  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_661  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_662  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_663  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_664  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_665  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_666  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_667  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_668  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_669  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_670  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_671  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_672  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_673  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_674  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_675  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_676  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_677  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_678  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_679  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_680  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_681  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_682  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_683  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_684  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_685  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_686  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_687  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_688  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_689  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_690  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_691  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_692  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_693  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_694  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_695  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_696  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_697  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_698  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_699  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_700  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_701  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_702  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_703  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_704  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_705  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_706  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_707  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_708  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_709  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_710  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_711  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_712  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_713  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_714  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_715  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_716  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_717  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_718  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_719  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_720  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_721  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_722  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_723  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_724  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_725  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_726  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_727  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_728  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_729  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_730  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_731  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_732  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_733  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_734  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_735  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_736  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_737  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_738  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_739  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_740  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_741  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_742  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_743  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_744  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_745  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_746  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_747  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_748  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_749  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_750  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_751  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_752  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_753  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_754  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_755  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_756  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_757  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_758  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_759  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_760  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_761  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_762  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_763  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_764  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_765  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_766  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_767  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_768  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_769  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_770  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_771  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_772  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_773  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_774  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_775  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_776  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_777  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_778  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_779  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_780  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_781  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_782  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_783  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_784  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_785  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_786  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_787  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_788  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_789  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_790  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_791  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_792  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_793  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_794  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_795  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_796  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_797  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_798  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_799  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_800  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_801  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_802  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_803  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_804  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_805  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_806  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_807  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_808  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_809  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_810  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_811  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_812  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_813  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_814  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_815  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_816  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_817  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_818  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_819  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_820  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_821  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_822  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_823  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_824  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_825  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_826  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_827  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_828  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_829  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_830  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_831  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_832  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_833  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_834  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_835  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_836  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_837  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_838  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_839  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_840  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_841  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_842  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_843  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_844  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_845  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_846  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_847  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_848  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_849  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_850  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_851  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_852  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_853  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_854  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_855  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_856  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_857  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_858  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_859  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_860  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_861  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_862  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_863  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_864  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_865  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_866  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_867  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_868  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_869  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_870  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_871  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_872  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_873  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_874  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_875  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_876  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_877  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_878  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_879  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_880  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_881  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_882  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_883  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_884  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_885  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_886  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_887  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_888  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_889  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_890  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_891  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_892  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_893  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_894  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_895  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_896  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_897  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_898  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_899  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_900  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_901  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_902  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_903  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_904  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_905  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_906  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_907  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_908  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_909  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_910  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_911  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_912  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_913  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_914  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_915  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_916  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_917  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_918  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_919  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_920  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_921  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_922  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_923  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_924  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_925  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_926  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_927  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_928  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_929  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_930  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_931  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_932  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_933  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_934  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_935  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_936  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_937  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_938  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_939  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_940  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_941  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_942  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_943  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_944  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_945  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_946  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_947  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_948  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_949  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_950  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_951  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_952  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_953  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_954  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_955  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_956  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_957  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_958  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_959  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_960  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_961  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_962  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_963  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_964  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_965  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_966  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_967  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_968  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_969  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_970  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_971  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_972  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_973  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_974  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_975  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_976  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_977  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_978  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_979  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_980  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_981  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_982  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_983  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_984  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_985  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_986  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_987  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_988  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_989  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_990  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_991  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_992  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_993  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_994  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_995  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_996  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_997  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_998  GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_999  GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1000 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1001 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1002 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1003 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1004 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1005 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1006 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1007 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1008 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1009 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1010 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1011 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1012 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1013 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1014 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1015 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1016 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1017 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1018 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1019 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1020 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1021 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1022 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1023 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1024 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1025 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1026 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1027 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1028 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1029 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1030 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1031 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1032 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1033 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1034 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1035 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1036 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1037 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1038 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1039 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1040 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1041 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1042 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1043 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1044 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1045 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1046 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1047 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1048 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1049 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1050 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1051 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1052 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1053 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1054 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1055 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1056 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1057 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1058 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1059 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1060 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1061 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1062 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1063 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1064 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1065 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1066 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1067 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1068 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1069 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1070 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1071 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1072 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1073 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1074 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1075 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1076 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1077 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1078 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1079 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1080 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1081 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1082 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1083 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1084 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1085 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1086 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1087 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1088 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1089 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1090 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1091 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1092 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1093 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1094 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1095 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1096 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1097 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1098 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1099 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1100 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1101 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1102 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1103 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1104 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1105 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1106 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1107 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1108 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1109 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1110 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1111 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1112 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1113 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1114 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1115 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1116 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1117 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1118 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1119 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1120 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1121 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1122 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1123 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1124 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1125 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1126 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1127 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1128 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1129 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1130 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1131 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1132 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1133 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1134 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1135 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1136 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1137 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1138 GTECH_NOT       gtech           0.000000  u
chip_core/soc/core/I_1139 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1140 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1141 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1142 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/I_1143 GTECH_NOT       gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_0 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_1 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_2 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_3 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_4 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_5 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_6 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_7 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_8 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_9 GTECH_BUF gtech           0.000000  c, u
chip_core/soc/core/VexRiscv/B_10 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_11 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_12 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_13 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_14 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_15 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_16 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_17 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_18 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_19 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_20 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_21 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_22 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_23 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_24 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_25 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_26 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_27 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_28 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_29 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_30 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_31 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_32 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_33 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_34 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_35 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_36 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_37 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_38 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_39 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_40 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_41 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_42 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_43 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_44 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_45 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_46 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_47 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_48 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_49 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_50 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_51 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_52 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_53 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_54 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_55 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_56 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_57 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_58 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_59 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_60 GTECH_BUF gtech          0.000000  u
chip_core/soc/core/VexRiscv/B_61 GTECH_BUF gtech          0.000000  u
chip_core/soc/core/VexRiscv/B_62 GTECH_BUF gtech          0.000000  u
chip_core/soc/core/VexRiscv/B_63 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_64 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_65 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_66 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_67 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_68 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_69 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_70 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_71 GTECH_BUF gtech          0.000000  u
chip_core/soc/core/VexRiscv/B_72 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_73 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_74 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_75 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_76 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_77 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_78 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_79 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_80 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_81 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_82 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_83 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_84 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_85 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_86 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_87 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_88 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_89 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_90 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_91 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_92 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_93 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_94 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_95 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_96 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_97 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_98 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_99 GTECH_BUF gtech          0.000000  c, u
chip_core/soc/core/VexRiscv/B_100 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_101 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_102 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_103 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_104 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_105 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_106 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_107 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_108 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_109 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_110 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_111 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_112 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_113 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_114 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_115 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_116 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_117 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_118 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_119 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_120 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_121 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_122 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_123 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_124 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_125 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_126 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_127 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_128 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_129 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_130 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_131 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_132 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_133 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_134 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_135 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_136 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_137 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_138 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_139 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_140 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_141 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_142 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_143 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_144 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_145 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_146 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_147 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_148 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_149 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_150 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_151 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_152 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_153 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_154 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_155 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_156 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_157 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_158 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_159 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_160 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_161 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_162 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_163 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_164 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_165 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_166 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_167 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_168 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_169 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_170 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_171 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_172 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_173 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_174 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_175 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_176 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_177 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_178 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_179 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_180 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_181 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_182 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_183 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_184 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_185 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_186 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_187 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_188 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_189 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_190 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_191 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_192 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_193 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_194 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_195 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_196 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_197 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_198 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_199 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_200 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_201 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_202 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_203 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_204 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_205 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_206 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_207 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_208 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_209 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_210 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_211 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_212 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_213 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_214 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_215 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_216 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_217 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_218 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_219 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_220 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_221 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_222 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_223 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_224 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_225 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_226 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_227 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_228 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_229 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_230 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_231 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_232 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_233 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_234 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_235 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_236 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_237 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_238 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_239 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_240 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_241 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_242 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_243 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_244 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_245 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_246 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_247 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_248 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_249 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_250 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_251 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_252 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_253 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_254 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_255 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_256 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_257 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_258 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_259 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_260 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_261 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_262 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_263 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_264 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_265 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_266 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_267 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_268 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_269 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_270 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_271 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_272 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_273 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_274 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_275 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_276 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_277 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_278 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_279 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_280 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_281 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_282 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_283 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_284 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_285 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_286 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_287 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_288 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_289 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_290 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_291 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_292 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_293 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_294 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_295 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_296 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_297 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_298 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_299 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_300 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_301 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_302 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_303 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_304 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_305 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_306 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_307 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_308 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_309 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_310 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_311 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_312 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_313 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_314 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_315 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_316 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_317 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_318 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_319 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_320 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_321 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_322 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_323 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_324 GTECH_BUF gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/B_325 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_326 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_327 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_328 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_329 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_330 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_331 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/B_332 GTECH_BUF gtech         0.000000  u
chip_core/soc/core/VexRiscv/C3204 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C3205 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C3481 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C3772 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C3958 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C3961 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C3963 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C3966 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4175 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4178 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4180 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4183 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4320 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4323 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4325 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4328 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4370 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4372 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4375 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4377 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4420 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4422 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4425 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4427 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4505 GTECH_XOR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C4568 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4762 GTECH_AND2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C4763 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4765 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C4766 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4768 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4770 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4772 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4774 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4789 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4791 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C4793 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C4795 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C5166 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C5376 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C5377 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C5378 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C5379 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C5380 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C5508 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C5509 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C6226 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C6254 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C6324 GTECH_AND2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C6325 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C6327 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C6328 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C6331 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C6332 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C6336 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C6337 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C6340 GTECH_OR2 gtech         0.000000  u
chip_core/soc/core/VexRiscv/C6341 GTECH_OR2 gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/C6343 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C6344 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C7504 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C9898 GTECH_AND2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C9899 GTECH_AND2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C9900 GTECH_AND2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C9901 GTECH_AND2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C9902 GTECH_AND2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C10053 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10054 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10055 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10056 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10057 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10058 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10059 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10060 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10061 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10062 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10063 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10064 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10065 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10066 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10067 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10068 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10069 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10070 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10071 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10072 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10073 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10074 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10075 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10076 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10077 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10078 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10079 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10080 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10081 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10082 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10083 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10088 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10089 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10090 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10091 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10092 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10093 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10094 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10095 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10096 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10097 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10098 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10099 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10100 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10101 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10102 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10103 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10104 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10105 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10106 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10107 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10108 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10109 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10110 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10111 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10112 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10113 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10114 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10115 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10116 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10117 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10118 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10120 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10123 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10126 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10129 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10132 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10135 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10138 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10141 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10144 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10148 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10149 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10150 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10151 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10152 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10153 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10158 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10159 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10160 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10161 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10162 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10163 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10164 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10165 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10166 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10167 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10168 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10173 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10174 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10175 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10176 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10177 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10178 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10179 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10180 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10181 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10182 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10183 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10189 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10190 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10191 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10192 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10193 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10194 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10195 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10196 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10197 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10198 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10199 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10206 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10207 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10208 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10209 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10210 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10211 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10212 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10213 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10214 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10215 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10216 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10223 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10224 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10225 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10226 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10227 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10228 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10229 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10230 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10231 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10232 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10233 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10241 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10242 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10243 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10244 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10245 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10246 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10247 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10248 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10249 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10250 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10251 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10253 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10254 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10255 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10258 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C10259 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C10260 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10261 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10268 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10269 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10270 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10271 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10272 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10273 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10274 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10275 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10276 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10277 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10278 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10284 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10285 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10286 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10287 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10288 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10289 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10290 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10291 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10292 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10293 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10294 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10300 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10301 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10302 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10303 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10304 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10305 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10306 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10307 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10308 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10309 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10310 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10313 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10314 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10315 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10316 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10317 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10318 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10319 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10320 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10321 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10322 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10323 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10324 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10325 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10326 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10327 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10328 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10329 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10330 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10331 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10332 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10333 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10334 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10335 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10336 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10337 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10338 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10339 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10340 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10341 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10342 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10343 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10355 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10357 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10392 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10396 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10397 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10398 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10399 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10400 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10401 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10402 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10403 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10404 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10405 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10406 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10407 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10408 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10409 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10410 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10411 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10412 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10413 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10414 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10415 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10416 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10417 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10418 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10419 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10420 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10421 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10422 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10423 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10424 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10425 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10426 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10448 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10456 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10458 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10482 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10491 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10493 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10516 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10525 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10527 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10557 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10558 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10564 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10565 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10566 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10567 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10568 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10569 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10570 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10571 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10572 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10573 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10574 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10575 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10576 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10577 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10578 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10579 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10580 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10581 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10582 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10583 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10584 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10585 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10586 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10587 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10588 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10589 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10590 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10591 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10592 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10593 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10594 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10600 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10601 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10602 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10603 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10604 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10608 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10609 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10610 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10611 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10612 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10613 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10614 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10615 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10616 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10617 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10618 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10619 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10620 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10621 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10622 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10623 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10624 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10625 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10626 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10627 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10628 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10629 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10630 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10631 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10632 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10633 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10634 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10635 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10636 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10637 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10638 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10648 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10649 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10650 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10651 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10652 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10653 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10654 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10655 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10656 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10657 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10658 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10659 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10660 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10661 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10662 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10663 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10664 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10665 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10666 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10667 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10668 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10669 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10670 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10671 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10672 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10673 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10674 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10675 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10676 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10677 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10678 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10681 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10682 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10683 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10684 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10685 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10686 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10687 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10688 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10689 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10690 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10691 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10692 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10693 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10694 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10695 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10696 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10697 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10698 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10699 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10700 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10701 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10702 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10703 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10704 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10705 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10706 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10707 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10708 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10709 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10710 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10711 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10714 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10715 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10716 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10717 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10718 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10719 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10720 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10721 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10722 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10723 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10724 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10725 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10726 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10727 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10728 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10729 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10730 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10731 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10732 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10733 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10734 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10735 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10736 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10737 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10738 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10739 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10740 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10741 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10742 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10743 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10744 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10765 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10782 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10783 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10784 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10785 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10786 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10787 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10788 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10789 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10790 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10791 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10792 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10793 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10794 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10795 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10796 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10797 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10798 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10799 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10800 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10801 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10802 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10803 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10804 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10805 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10806 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10807 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10808 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10809 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10810 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10811 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10812 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10816 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10817 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10823 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10825 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10827 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10850 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10851 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10857 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10859 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10861 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10866 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10867 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10873 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10874 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10906 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10908 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10941 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10943 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10961 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10968 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10969 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10975 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10977 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C10991 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11000 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11001 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11007 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11009 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11015 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11018 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11019 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11023 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11025 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11026 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11027 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11028 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11030 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C11031 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11032 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11033 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11034 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11037 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11043 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11049 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11057 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11058 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11059 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11060 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11061 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11062 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11063 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11064 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11065 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11066 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11067 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11068 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11069 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11070 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11071 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11072 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11073 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11074 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11075 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11076 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11077 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11078 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11079 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11080 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11081 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11082 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11083 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11084 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11085 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11086 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11087 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11117 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11127 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11134 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11135 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11136 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11137 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11138 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11139 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11140 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11141 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11142 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11143 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11144 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11145 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11146 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11147 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11148 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11149 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11150 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11151 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11152 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11153 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11154 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11155 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11156 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11157 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11158 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11159 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11160 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11161 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11162 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11163 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11164 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11168 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11169 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11170 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11171 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11172 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11173 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11174 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11175 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11176 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11177 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11178 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11179 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11180 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11181 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11182 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11183 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11184 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11185 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11186 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11187 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11188 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11189 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11190 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11191 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11192 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11193 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11194 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11195 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11196 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11197 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11198 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11203 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11204 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11205 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11206 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11207 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11208 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11209 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11210 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11211 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11212 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11213 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11214 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11215 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11216 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11217 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11218 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11219 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11220 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11221 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11222 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11223 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11224 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11225 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11226 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11227 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11228 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11229 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11230 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11231 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11232 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11233 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11237 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11238 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11239 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11240 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11241 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11242 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11243 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11244 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11245 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11246 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11247 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11248 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11249 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11250 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11251 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11252 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11253 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11254 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11255 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11256 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11257 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11258 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11259 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11260 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11261 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11262 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11263 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11264 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11265 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11266 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11267 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11273 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11280 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11281 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11282 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11283 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11284 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11285 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11286 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11287 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11288 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11289 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11290 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11291 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11292 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11293 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11294 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11295 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11296 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11297 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11298 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11299 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11300 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11301 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11302 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11303 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11304 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11305 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11306 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11307 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11308 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11309 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11310 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11312 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11313 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11314 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11315 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11317 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C11318 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C11319 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11320 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11323 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11326 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11327 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11328 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11331 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11332 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11336 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11339 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11342 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11344 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11347 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11350 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11351 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11359 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11369 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11372 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11373 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11374 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11375 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11378 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11379 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11380 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11382 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11383 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11384 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11385 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11386 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11387 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11388 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11389 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11390 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11391 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11392 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11393 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11394 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11395 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11396 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11397 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11398 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11399 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11400 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11411 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11412 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11413 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11414 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11415 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11416 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11417 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11418 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11419 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11420 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11421 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11422 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11423 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11424 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11425 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11426 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11427 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11428 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11429 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11430 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11431 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11432 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11433 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11434 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11435 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11436 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11437 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11438 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11439 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11440 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11441 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11448 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11449 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11450 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11451 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11452 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11453 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11454 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11455 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11456 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11457 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11459 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11460 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11461 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11462 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11463 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11464 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11465 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11466 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11467 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11468 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11469 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11470 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11471 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11472 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11473 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11474 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11475 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11476 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11477 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11478 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11487 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11489 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11490 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11491 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11492 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11493 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11494 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11495 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11496 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11497 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11498 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11499 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11500 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11501 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11502 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11503 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11504 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11505 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11506 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11507 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11508 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11509 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11510 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11511 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11512 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11513 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11514 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11515 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11516 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11517 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11524 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11525 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11526 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11527 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11528 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11539 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11540 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11541 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11547 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11548 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11549 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11550 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11551 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11552 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11553 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11561 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11562 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11563 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11564 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11565 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11566 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11567 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11568 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11569 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11570 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11571 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11572 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11573 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11574 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11575 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11576 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11577 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11578 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11579 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11580 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11581 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11582 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11583 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11584 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11585 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11586 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11587 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11588 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11589 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11590 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11591 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11597 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11598 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11599 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11600 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11601 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11614 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11615 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11621 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11622 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11623 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11624 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11625 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11626 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11627 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11635 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11636 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11637 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11638 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11650 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11651 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11652 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11658 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11659 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11660 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11661 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11662 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11663 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11664 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11670 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11671 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11672 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11673 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11674 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11675 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11694 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11695 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11696 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11697 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11698 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11699 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11700 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11706 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11713 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11714 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11715 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11716 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11717 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11718 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11719 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11742 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11743 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11749 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11750 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11751 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11752 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11754 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11755 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11759 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11760 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11761 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11762 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11763 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11764 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11765 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11766 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11767 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11768 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11769 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11770 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11771 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11772 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11773 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11774 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11775 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11776 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11777 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11778 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11779 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11780 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11781 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11782 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11783 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11784 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11785 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11786 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11787 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11788 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11789 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11799 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11800 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11801 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11802 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11803 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11804 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11805 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11810 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11818 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11819 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11820 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11821 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11822 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11823 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11835 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11836 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11837 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11838 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11839 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11840 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11841 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11855 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11856 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11857 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11858 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11859 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11860 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11861 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11893 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11894 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11895 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11896 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11897 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11898 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11899 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11907 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11908 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11909 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11910 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11911 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11912 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11913 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11914 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11915 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11916 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11917 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11918 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11919 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11920 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11921 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11922 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11923 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11924 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11925 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11926 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11927 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11928 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11929 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11930 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11931 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11932 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11933 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11934 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11935 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11936 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11937 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11946 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11947 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11949 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11950 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11951 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11952 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11960 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11961 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11962 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11963 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11964 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11965 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11972 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11973 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11974 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11975 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11976 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11978 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11979 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11980 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11983 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11986 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C11991 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12001 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12006 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12017 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12048 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12053 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12054 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12055 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12056 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12057 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12058 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12059 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12060 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12061 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12062 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12063 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12064 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12065 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12066 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12067 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12068 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12069 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12070 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12071 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12072 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12073 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12074 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12075 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12076 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12077 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12078 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12079 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12080 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12081 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12082 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12083 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12111 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12114 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12145 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12147 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12153 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12155 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12159 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12161 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12165 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12168 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12170 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12171 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C12174 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12175 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12176 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12177 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12178 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12179 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12180 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12182 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12183 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12184 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12185 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12186 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12187 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12188 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12189 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12190 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12191 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12192 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12193 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12194 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12195 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12196 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12197 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12198 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12199 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12200 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12201 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12202 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12203 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12204 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12205 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12206 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12207 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12208 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12209 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12210 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12211 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12212 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12213 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12214 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12215 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12216 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12217 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12218 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12219 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12220 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12221 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12222 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12223 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12224 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12225 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12226 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12227 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12228 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12229 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12230 *SELECT_OP_2.10_2.1_10 0.000000  s, u
chip_core/soc/core/VexRiscv/C12231 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12232 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12233 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12234 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12235 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12236 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12237 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12238 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12239 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12240 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12241 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12242 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12243 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12244 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12245 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12246 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12247 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12248 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12249 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12250 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12251 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12252 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12253 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12254 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12255 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12256 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12257 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12258 *SELECT_OP_2.30_2.1_30 0.000000  s, u
chip_core/soc/core/VexRiscv/C12259 *SELECT_OP_2.30_2.1_30 0.000000  s, u
chip_core/soc/core/VexRiscv/C12260 *SELECT_OP_2.30_2.1_30 0.000000  s, u
chip_core/soc/core/VexRiscv/C12261 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12262 *SELECT_OP_2.30_2.1_30 0.000000  s, u
chip_core/soc/core/VexRiscv/C12263 *SELECT_OP_2.30_2.1_30 0.000000  s, u
chip_core/soc/core/VexRiscv/C12264 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12265 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12266 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12267 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12268 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12269 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12273 *SELECT_OP_2.16_2.1_16 0.000000  s, u
chip_core/soc/core/VexRiscv/C12274 *SELECT_OP_2.24_2.1_24 0.000000  s, u
chip_core/soc/core/VexRiscv/C12275 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12276 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12278 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12279 *SELECT_OP_4.8_4.1_8   0.000000  s, u
chip_core/soc/core/VexRiscv/C12280 *SELECT_OP_2.8_2.1_8   0.000000  s, u
chip_core/soc/core/VexRiscv/C12281 *SELECT_OP_2.24_2.1_24 0.000000  s, u
chip_core/soc/core/VexRiscv/C12282 *SELECT_OP_2.24_2.1_24 0.000000  s, u
chip_core/soc/core/VexRiscv/C12283 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12284 *SELECT_OP_2.5_2.1_5   0.000000  s, u
chip_core/soc/core/VexRiscv/C12285 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12286 *SELECT_OP_3.32_3.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12287 *SELECT_OP_3.32_3.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12288 *SELECT_OP_4.32_4.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12289 *SELECT_OP_4.32_4.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12290 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12291 *SELECT_OP_3.1_3.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12292 *SELECT_OP_2.5_2.1_5   0.000000  s, u
chip_core/soc/core/VexRiscv/C12293 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12294 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12295 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12296 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12297 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12298 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12299 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12300 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12301 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12302 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12303 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12304 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12305 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12306 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12307 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12308 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12309 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12310 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12311 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12312 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12313 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12314 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12315 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12316 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12317 *SELECT_OP_4.1_4.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12318 *SELECT_OP_4.1_4.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12319 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12320 *SELECT_OP_2.10_2.1_10 0.000000  s, u
chip_core/soc/core/VexRiscv/C12321 *SELECT_OP_2.14_2.1_14 0.000000  s, u
chip_core/soc/core/VexRiscv/C12322 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12323 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12324 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12325 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12326 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12327 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12328 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12329 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12330 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12331 *SELECT_OP_2.2_2.1_2   0.000000  s, u
chip_core/soc/core/VexRiscv/C12332 *SELECT_OP_2.4_2.1_4   0.000000  s, u
chip_core/soc/core/VexRiscv/C12334 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12335 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12336 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12337 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12338 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12339 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12340 *SELECT_OP_2.5_2.1_5   0.000000  s, u
chip_core/soc/core/VexRiscv/C12341 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12342 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12343 *SELECT_OP_2.4_2.1_4   0.000000  s, u
chip_core/soc/core/VexRiscv/C12344 *SELECT_OP_2.3_2.1_3   0.000000  s, u
chip_core/soc/core/VexRiscv/C12345 *SELECT_OP_2.3_2.1_3   0.000000  s, u
chip_core/soc/core/VexRiscv/C12346 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12347 *SELECT_OP_2.5_2.1_5   0.000000  s, u
chip_core/soc/core/VexRiscv/C12348 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12349 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12350 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12351 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12352 *SELECT_OP_2.4_2.1_4   0.000000  s, u
chip_core/soc/core/VexRiscv/C12353 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12354 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12355 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12356 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12357 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12358 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12359 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12360 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12361 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12362 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12363 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12364 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12365 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12366 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12367 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12368 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12369 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12370 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12371 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12372 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12373 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12374 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12375 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12376 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12377 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12378 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12379 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12380 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12381 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12382 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12383 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12384 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12385 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12386 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12387 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12388 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12389 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12390 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12391 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12392 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12393 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12394 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12395 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12396 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12397 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12398 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12400 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12401 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12402 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12403 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12404 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12405 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12406 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12407 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12408 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12409 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12410 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12411 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12412 *SELECT_OP_6.1_6.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12413 *SELECT_OP_5.3_5.1_3   0.000000  s, u
chip_core/soc/core/VexRiscv/C12414 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12415 *SELECT_OP_2.2_2.1_2   0.000000  s, u
chip_core/soc/core/VexRiscv/C12416 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12417 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12418 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12419 *SELECT_OP_2.2_2.1_2   0.000000  s, u
chip_core/soc/core/VexRiscv/C12420 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12421 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12422 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12423 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12424 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12425 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12426 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12427 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12428 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12429 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12430 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12431 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12432 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12433 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12434 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12435 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12436 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12437 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12438 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12439 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12440 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12441 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12442 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12443 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12444 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12445 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12446 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12447 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12448 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12449 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12450 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12451 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12452 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12453 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12454 *SELECT_OP_2.2_2.1_2   0.000000  s, u
chip_core/soc/core/VexRiscv/C12455 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12456 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12457 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12458 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12459 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12460 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12461 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12462 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12463 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12464 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12465 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12466 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12467 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12468 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12469 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12470 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12471 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12472 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12473 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12474 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12475 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12476 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12477 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12478 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12479 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12480 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12481 *SELECT_OP_2.3_2.1_3   0.000000  s, u
chip_core/soc/core/VexRiscv/C12482 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12483 *SELECT_OP_2.3_2.1_3   0.000000  s, u
chip_core/soc/core/VexRiscv/C12484 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12485 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12486 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12487 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12489 *SELECT_OP_2.3_2.1_3   0.000000  s, u
chip_core/soc/core/VexRiscv/C12490 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12491 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12492 *SELECT_OP_2.4_2.1_4   0.000000  s, u
chip_core/soc/core/VexRiscv/C12493 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12495 *SELECT_OP_2.2_2.1_2   0.000000  s, u
chip_core/soc/core/VexRiscv/C12496 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12497 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12498 *SELECT_OP_2.4_2.1_4   0.000000  s, u
chip_core/soc/core/VexRiscv/C12499 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12500 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12501 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12502 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12503 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12504 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12505 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12506 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12507 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12508 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12509 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12510 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12511 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12512 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12513 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12514 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12515 *SELECT_OP_2.32_2.1_32 0.000000  s, u
chip_core/soc/core/VexRiscv/C12516 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12517 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12518 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12519 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12520 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12521 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12522 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12523 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12524 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12525 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12526 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12527 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12528 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12529 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12530 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12531 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12532 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12533 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12534 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12535 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12536 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12537 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12538 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12539 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12540 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12541 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12542 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12543 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12544 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12545 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12546 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12547 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12548 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12549 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12550 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12551 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12552 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12553 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12554 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12555 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12556 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12557 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12558 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12559 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12560 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12561 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12562 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12563 *SELECT_OP_2.1_2.1_1   0.000000  s, u
chip_core/soc/core/VexRiscv/C12564 *MUX_OP_32_5_32        0.000000  s, u
chip_core/soc/core/VexRiscv/C12565 *MUX_OP_32_5_32        0.000000  s, u
chip_core/soc/core/VexRiscv/C12569 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12608 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12609 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12611 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12613 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12614 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12615 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12616 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12617 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12618 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12619 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12620 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12621 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12622 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12623 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12624 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12625 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12626 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12627 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12628 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12629 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12630 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12631 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12632 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12633 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12634 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12635 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12636 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12637 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12638 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12639 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12640 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12641 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12642 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12643 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12644 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12645 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12646 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12647 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12648 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12649 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12650 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12651 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12652 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12653 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12654 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12655 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12656 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12657 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12658 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12659 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12660 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12661 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12662 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12663 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12664 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12665 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12666 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12667 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12668 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12669 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12670 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12671 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12672 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12673 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12674 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12675 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12676 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12677 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12678 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12679 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12680 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12681 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12682 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12683 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12684 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12685 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12686 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12687 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12688 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12689 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12690 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12691 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12692 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12693 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12694 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12695 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12696 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12697 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12698 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12699 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12700 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12701 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12702 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12703 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12704 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12705 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12706 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12707 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12708 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12709 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12710 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12711 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12712 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12713 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12714 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12715 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12716 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12717 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12718 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12719 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12720 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12721 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12722 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12723 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12724 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12725 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12726 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12727 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12728 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12729 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12730 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12731 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12732 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12733 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12734 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12735 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12736 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12737 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12738 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12739 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12740 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12741 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12742 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12743 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12744 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12745 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12746 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12747 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12748 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12749 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12750 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12751 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12752 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12753 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12754 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12755 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12756 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12757 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12758 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12759 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12760 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12761 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12762 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12763 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12764 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12765 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12766 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12767 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12768 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12769 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12770 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12771 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12772 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12773 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12774 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12775 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12776 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12777 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12778 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12779 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12780 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12781 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12782 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12783 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12784 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12785 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12786 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12787 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12788 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12789 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12790 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12791 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12792 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12793 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12794 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12795 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12796 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12797 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12798 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12799 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12800 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12801 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12802 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12803 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12804 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12805 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12806 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12807 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12808 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12809 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12810 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12811 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12812 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12813 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12814 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12815 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12816 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12817 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12818 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12819 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12820 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12821 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12822 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12823 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12824 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12825 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12826 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12827 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12828 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12829 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12830 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12831 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12832 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12833 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12834 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12835 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12836 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12837 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12838 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12839 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12840 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12841 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12842 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12843 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12844 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12845 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12846 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12847 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12848 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12849 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12850 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12851 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12852 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12853 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12854 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12855 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12856 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12857 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12858 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12859 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12860 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12861 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12862 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12863 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12864 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12865 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12866 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12867 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12868 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12869 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12870 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12871 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12872 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12873 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12874 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12875 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12876 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12877 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12878 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12879 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12880 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12881 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12882 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12883 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12884 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12885 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12886 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12887 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12888 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12889 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12890 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12891 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12892 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12893 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12894 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12895 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12896 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12897 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12898 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12899 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12900 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12901 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12902 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12903 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12904 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12905 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12906 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12907 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12908 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12909 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12910 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12911 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12912 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12913 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12914 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12915 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12916 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12917 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12918 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12919 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12920 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12921 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12922 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12923 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12924 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12925 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12926 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12927 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12928 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12929 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12930 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12931 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12932 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12933 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12934 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12935 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12936 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12937 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12938 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12939 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12940 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12941 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12942 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12943 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12944 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12945 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12946 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12947 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12948 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12949 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12950 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12951 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12952 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12953 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12954 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12955 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12956 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12957 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12958 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12959 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12960 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12961 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12962 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12963 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12964 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12965 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12966 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12967 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12968 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12969 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12970 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12971 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12972 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12973 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12974 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12975 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12976 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12977 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12978 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12979 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12980 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12981 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12982 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12983 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12984 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12985 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12986 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12987 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12988 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12989 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12990 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12991 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12992 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12993 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12994 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12995 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12996 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12997 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12998 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C12999 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13000 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13001 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13002 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13003 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13004 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13005 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13006 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13007 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13008 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13009 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13010 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13011 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13012 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13013 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13014 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13015 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13016 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13017 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13018 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13019 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13020 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13021 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13022 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13023 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13024 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13025 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13026 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13027 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13028 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13029 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13030 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13031 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13032 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13033 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13034 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13035 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13036 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13037 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13038 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13039 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13040 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13041 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13042 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13043 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13044 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13045 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13046 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13047 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13048 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13049 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13050 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13051 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13052 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13053 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13054 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13055 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13056 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13057 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13058 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13059 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13060 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13061 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13062 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13063 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13064 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13065 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13066 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13067 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13068 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13069 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13070 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13071 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13072 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13073 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13074 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13075 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13076 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13077 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13078 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13079 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13080 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13081 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13082 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13083 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13084 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13085 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13086 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13087 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13088 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13089 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13090 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13091 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13092 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13093 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13094 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13095 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13096 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13097 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13098 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13099 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13100 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13101 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13102 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13103 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13104 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13105 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13106 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13107 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13108 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13109 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13110 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13111 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13112 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13113 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13114 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13115 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13116 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13117 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13118 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13119 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13120 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13121 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13122 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13123 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13124 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13125 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13126 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13127 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13128 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13129 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13130 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13131 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13132 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13133 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13134 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13135 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13136 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13137 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13138 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13139 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13140 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13141 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13142 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13143 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13144 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13145 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13146 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13147 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13148 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13149 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13150 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13151 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13152 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13153 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13154 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13155 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13156 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13164 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13165 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13168 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13169 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13170 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13171 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13186 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13187 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13188 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13189 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13190 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13191 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13192 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13193 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13194 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13195 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13196 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13197 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13198 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13199 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13200 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13201 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13202 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13203 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13204 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13205 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13206 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13207 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13208 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13209 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13210 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13211 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13212 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13213 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13214 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13215 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13216 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13217 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13221 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13222 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13223 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13331 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13333 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13334 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13335 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13341 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13342 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13343 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13344 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13349 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13350 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13355 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13356 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13359 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13360 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13361 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13362 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13363 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13367 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13381 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13383 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13386 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13393 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13407 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13408 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13410 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13411 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13413 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13414 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13416 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13417 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13419 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13420 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13422 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13423 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13424 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13425 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13426 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13437 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13438 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13439 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13440 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13444 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13445 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13446 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13459 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13460 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13463 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13476 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13478 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13486 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13487 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13488 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13489 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13490 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13491 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13492 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13493 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13494 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13495 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13496 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13497 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13498 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13499 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13500 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13501 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13502 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13503 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13504 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13505 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13506 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13507 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13508 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13509 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13510 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13511 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13512 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13513 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13514 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13515 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13516 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13517 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13518 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13519 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13521 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13537 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13541 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13542 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13543 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13544 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13545 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13546 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13547 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13548 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13549 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13550 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13551 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13552 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13553 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13554 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13555 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13556 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13557 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13558 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13559 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13560 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13561 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13562 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13563 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13564 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13565 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13566 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13567 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13568 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13569 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13570 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13571 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13572 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13573 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13574 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13575 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13576 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13577 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13578 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13579 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13580 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13581 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13582 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13583 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13584 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13585 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13586 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13587 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13588 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13589 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13590 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13591 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13592 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13593 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13594 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13595 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13596 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13597 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13598 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13599 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13600 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13601 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13602 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13603 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13604 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13605 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13606 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13607 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13608 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13609 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13610 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13611 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13612 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13613 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13614 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13615 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13616 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13617 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13618 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13619 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13620 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13621 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13622 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13623 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13624 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13625 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13626 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13627 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13628 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13629 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13630 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13631 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13632 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13633 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13634 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13635 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13636 GTECH_XOR2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13643 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13672 GTECH_OR2 gtech        0.000000  c, u
chip_core/soc/core/VexRiscv/C13675 GTECH_AND2 gtech       0.000000  c, u
chip_core/soc/core/VexRiscv/C13682 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13683 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13746 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13747 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13748 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13749 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13752 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13753 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13762 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13763 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13788 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13789 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13790 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13791 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13792 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13793 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13811 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13812 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13813 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13814 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13818 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13826 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13827 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13834 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13835 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13836 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13837 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13838 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13841 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13842 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13843 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13847 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13854 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13856 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13858 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13860 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13862 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13864 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13866 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13868 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13870 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13872 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13874 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13876 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13878 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13880 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13882 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13884 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13886 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13888 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13890 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13892 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13894 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13896 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13898 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13900 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13902 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13904 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13906 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13908 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13910 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13912 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13914 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13916 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13918 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13919 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13920 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13921 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13922 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13923 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13924 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13925 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13926 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13927 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13928 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13929 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13930 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13931 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13932 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13933 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13934 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13935 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13936 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13937 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13938 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13939 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13940 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13941 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13942 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13943 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13944 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13945 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13946 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13947 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13948 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13949 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C13950 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13951 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13952 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13953 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13954 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13955 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13956 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13957 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13958 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13959 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13960 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13961 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13962 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13963 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13964 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13965 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13966 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13967 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13968 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13969 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13970 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13971 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13972 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13973 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13974 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13975 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13976 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13977 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13978 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13979 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13980 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13981 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13982 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13983 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13984 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13986 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C13999 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14000 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14001 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14004 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14046 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14053 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14054 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14055 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14056 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14057 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14058 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14059 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14060 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14061 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14062 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14063 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14064 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14065 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14066 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14067 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14070 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14072 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14075 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14077 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14080 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14082 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14122 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14123 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14124 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14125 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14126 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14127 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14128 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14129 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14130 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14131 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14132 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14133 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14134 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14135 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14136 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14137 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14138 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14139 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14140 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14141 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14142 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14143 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14144 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14145 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14146 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14147 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14148 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14149 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14150 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14151 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14152 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14153 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14154 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14155 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14156 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14157 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14158 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14159 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14160 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14161 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14162 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14163 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14164 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14165 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14166 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14167 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14168 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14169 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14170 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14171 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14172 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14173 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14174 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14175 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14176 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14177 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14178 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14179 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14180 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14181 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14182 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14183 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14184 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14185 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14186 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14187 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14188 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14189 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14190 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14191 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14192 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14193 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14194 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14195 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14196 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14197 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14198 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14199 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14200 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14201 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14202 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14203 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14204 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14205 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14206 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14207 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14208 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14209 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14210 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14211 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14212 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14213 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14214 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14215 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14216 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14217 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14218 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14219 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14220 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14221 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14222 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14223 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14224 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14225 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14226 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14227 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14228 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14229 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14230 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14231 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14232 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14233 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14234 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14235 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14236 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14237 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14238 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14239 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14240 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14241 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14242 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14243 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14244 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14245 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14246 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14247 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14248 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14249 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14250 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14251 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14252 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14253 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14254 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14255 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14256 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14257 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14258 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14259 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14260 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14261 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14262 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14263 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14264 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14265 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14266 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14267 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14268 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14269 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14270 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14271 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14272 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14273 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14274 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14275 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14276 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14277 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14278 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14279 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14280 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14281 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14282 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14283 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14284 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14285 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14286 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14287 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14288 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14289 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14290 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14291 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14292 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14293 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14294 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14295 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14296 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14297 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14298 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14299 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14300 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14301 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14302 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14303 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14304 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14305 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14306 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14307 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14308 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14309 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14310 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14311 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14312 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14313 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14314 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14315 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14316 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14317 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14318 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14319 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14320 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14321 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14322 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14323 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14324 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14325 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14326 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14327 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14328 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14329 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14330 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14331 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14332 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14333 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14334 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14335 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14336 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14337 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14338 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14339 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14340 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14341 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14342 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14343 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14344 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14345 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14349 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14350 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14351 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14361 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14362 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14363 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14389 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14424 GTECH_AND2 gtech       0.000000  c, u
chip_core/soc/core/VexRiscv/C14440 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14445 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14450 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14483 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14508 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/C14534 GTECH_AND2 gtech       0.000000  c, u
chip_core/soc/core/VexRiscv/C14536 GTECH_AND2 gtech       0.000000  c, u
chip_core/soc/core/VexRiscv/C14537 GTECH_AND2 gtech       0.000000  u
chip_core/soc/core/VexRiscv/C14559 GTECH_AND2 gtech       0.000000  c, u
chip_core/soc/core/VexRiscv/C14673 GTECH_OR2 gtech        0.000000  u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_hadException_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcause_exceptionCode_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcause_exceptionCode_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcause_exceptionCode_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcause_exceptionCode_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcause_interrupt_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[32] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[33] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[34] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[35] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[36] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[37] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[38] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[39] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[40] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[41] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[42] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[43] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[44] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[45] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[46] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[47] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[48] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[49] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[50] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[51] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[52] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[53] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[54] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[55] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[56] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[57] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[58] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[59] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[60] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[61] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[62] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mcycle_reg[63] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mepc_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mie_MEIE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mie_MSIE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mie_MTIE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[32] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[33] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[34] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[35] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[36] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[37] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[38] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[39] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[40] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[41] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[42] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[43] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[44] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[45] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[46] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[47] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[48] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[49] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[50] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[51] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[52] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[53] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[54] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[55] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[56] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[57] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[58] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[59] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[60] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[61] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[62] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_minstret_reg[63] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mip_MEIP_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mip_MSIP_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mip_MTIP_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mstatus_MIE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mstatus_MPIE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mstatus_MPP_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mstatus_MPP_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtval_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_base_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_mode_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_mtvec_mode_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_pipelineLiberator_pcValids_0_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_pipelineLiberator_pcValids_1_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/CsrPlugin_pipelineLiberator_pcValids_2_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_debugUsed_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_disableEbreak_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_firstCycle_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_godmode_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_haltIt_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_haltedByBreak_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_isPipBusy_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_resetIt_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_resetIt_regNext_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_secondCycle_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/DebugPlugin_stepIt_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_address_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_payload_data_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/HazardSimplePlugin_writeBackBuffer_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_0 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_1 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_2 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_3 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_4 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_5 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_6 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_7 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_8 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_9 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_10 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_11 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_12 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_13 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_14 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_15 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_16 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_17 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_18 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_19 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_20 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_21 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_22 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_23 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_24 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_25 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_26 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_27 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_28 GTECH_BUF gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_29 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_30 GTECH_BUF gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/B_31 GTECH_BUF gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1237 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1238 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1239 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1240 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1241 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1242 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1243 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1244 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1245 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1246 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1247 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1248 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1249 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1250 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1251 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1252 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1253 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1254 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1255 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1256 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1257 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1258 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1259 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1260 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1261 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1262 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1263 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1264 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1817 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1818 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1821 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1822 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1823 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1824 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1825 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1826 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1827 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1828 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1829 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1830 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1831 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1832 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1833 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1834 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1835 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1836 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1837 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1838 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1839 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1840 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1841 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1842 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1843 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1844 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1845 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1846 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1848 *SELECT_OP_2.16_2.1_16 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1849 *SELECT_OP_2.2_2.1_2 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1850 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1851 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1852 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1853 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1854 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1855 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1856 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1857 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1858 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1859 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1860 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1861 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1862 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1863 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1864 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1865 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1866 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1867 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1868 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1869 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1870 *SELECT_OP_2.3_2.1_3 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1871 *SELECT_OP_2.2_2.1_2 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1872 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1873 *SELECT_OP_2.1_2.1_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1874 *SELECT_OP_2.32_2.1_32 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1875 *MUX_OP_16_4_32 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1889 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1901 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1903 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1904 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1905 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1907 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1911 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1914 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1920 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1921 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1923 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1925 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1926 GTECH_AND2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1928 GTECH_OR2 gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/C1946 GTECH_AND2 gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_0 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_1 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_2 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_3 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_4 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_5 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_6 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_7 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_8 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_9 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_10 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_11 GTECH_NOT gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_12 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_13 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_14 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_15 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_16 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_17 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_18 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_19 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_20 GTECH_NOT gtech 0.000000 c, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_21 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_22 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_23 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_24 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_25 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_26 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_27 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_28 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_29 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_30 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_31 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_32 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_33 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_34 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_35 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_36 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/I_37 GTECH_NOT gtech 0.000000 u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_banks_0_port1_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_when_InstructionCache_l342_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/add_4562 *ADD_UNS_OP_3_1_3 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/add_4575 *ADD_UNS_OP_2_1_2 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[0][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[1][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[2][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[3][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[4][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[5][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[6][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[7][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[8][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[9][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[10][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[11][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[12][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[13][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[14][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg[15][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowRead_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowWrite_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_bypassTranslation_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_isIoAccess_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/eq_4514 *EQ_UNS_OP_26_26_1 0.000000 s, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_booted_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_correctionReg_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_inc_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_rspCounter_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/I_0 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_1 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_2 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_3 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_4 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_5 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_6 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_7 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_8 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_9 GTECH_NOT gtech           0.000000  u
chip_core/soc/core/VexRiscv/I_10 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_11 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_12 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_13 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_14 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_15 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_16 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_17 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_18 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_19 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_20 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_21 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_22 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_23 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_24 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_25 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_26 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_27 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_28 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_29 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_30 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_31 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_32 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_33 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_34 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_35 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_36 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_37 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_38 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_39 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_40 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_41 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_42 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_43 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_44 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_45 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_46 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_47 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_48 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_49 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_50 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_51 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_52 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_53 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_54 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_55 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_56 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_57 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_58 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_59 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_60 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_61 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_62 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_63 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_64 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_65 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_66 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_67 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_68 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_69 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_70 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_71 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_72 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_73 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_74 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_75 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_76 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_77 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_78 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_79 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_80 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_81 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_82 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_83 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_84 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_85 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_86 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_87 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_88 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_89 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_90 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_91 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_92 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_93 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_94 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_95 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_96 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_97 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_98 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_99 GTECH_NOT gtech          0.000000  u
chip_core/soc/core/VexRiscv/I_100 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_101 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_102 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_103 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_104 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_105 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_106 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_107 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_108 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_109 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_110 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_111 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_112 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_113 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_114 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_115 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_116 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_117 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_118 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_119 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_120 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_121 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_122 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_123 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_124 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_125 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_126 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_127 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_128 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_129 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_130 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_131 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_132 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_133 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_134 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_135 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_136 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_137 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_138 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_139 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_140 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_141 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_142 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_143 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_144 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_145 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_146 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_147 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_148 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_149 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_150 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_151 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_152 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_153 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_154 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_155 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_156 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_157 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_158 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_159 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_160 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_161 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_162 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_163 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_164 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_165 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_166 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_167 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_168 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_169 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_170 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_171 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_172 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_173 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_174 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_175 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_176 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_177 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_178 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_179 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_180 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_181 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_182 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_183 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_184 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_185 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_186 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_187 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_188 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_189 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_190 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_191 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_192 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_193 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_194 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_195 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_196 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_197 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_198 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_199 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_200 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_201 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_202 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_203 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_204 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_205 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_206 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_207 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_208 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_209 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_210 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_211 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_212 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_213 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_214 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_215 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_216 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_217 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_218 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_219 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_220 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_221 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_222 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_223 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_224 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_225 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_226 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_227 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_228 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_229 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_230 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_231 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_232 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_233 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_234 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_235 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_236 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_237 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_238 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_239 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_240 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_241 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_242 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_243 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_244 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_245 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_246 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_247 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_248 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_249 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_250 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_251 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_252 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_253 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_254 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_255 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_256 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_257 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_258 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_259 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_260 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_261 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_262 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_263 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_264 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_265 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_266 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_267 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_268 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_269 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_270 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_271 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_272 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_273 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_274 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_275 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_276 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_277 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_278 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_279 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_280 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_281 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_282 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_283 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_284 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_285 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_286 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_287 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_288 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_289 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_290 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_291 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_292 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_293 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_294 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_295 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_296 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_297 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_298 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_299 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_300 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_301 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_302 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_303 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_304 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_305 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_306 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_307 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_308 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_309 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_310 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_311 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_312 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_313 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_314 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_315 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_316 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_317 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_318 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_319 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_320 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_321 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_322 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_323 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_324 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_325 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_326 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_327 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_328 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_329 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_330 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_331 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_332 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_333 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_334 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_335 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_336 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_337 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_338 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_339 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_340 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_341 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_342 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_343 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_344 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_345 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_346 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_347 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_348 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_349 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_350 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_351 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_352 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_353 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_354 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_355 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_356 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_357 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_358 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_359 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_360 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_361 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_362 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_363 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_364 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_365 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_366 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_367 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_368 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_369 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_370 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_371 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_372 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_373 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_374 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_375 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_376 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_377 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_378 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_379 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_380 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_381 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_382 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_383 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_384 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_385 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_386 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_387 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_388 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_389 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_390 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_391 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_392 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_393 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_394 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_395 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_396 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_397 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_398 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_399 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_400 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_401 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_402 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_403 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_404 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_405 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_406 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_407 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_408 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_409 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_410 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_411 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_412 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_413 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_414 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_415 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_416 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_417 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_418 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_419 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_420 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_421 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_422 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_423 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_424 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_425 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_426 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_427 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_428 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_429 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_430 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_431 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_432 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_433 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_434 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_435 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_436 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_437 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_438 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_439 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_440 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_441 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_442 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_443 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_444 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_445 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_446 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_447 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_448 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_449 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_450 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_451 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_452 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_453 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_454 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_455 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_456 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_457 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_458 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_459 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_460 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_461 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_462 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_463 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_464 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_465 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_466 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_467 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_468 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_469 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_470 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_471 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_472 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_473 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_474 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_475 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_476 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_477 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_478 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_479 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_480 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_481 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_482 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_483 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_484 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_485 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_486 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_487 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_488 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_489 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_490 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_491 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_492 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_493 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_494 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_495 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_496 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_497 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_498 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_499 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_500 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_501 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_502 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_503 GTECH_NOT gtech         0.000000  c, u
chip_core/soc/core/VexRiscv/I_504 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_505 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_506 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/I_507 GTECH_NOT gtech         0.000000  u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[0][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[1][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[2][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[3][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[4][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[5][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[6][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[7][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[8][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[9][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[10][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[11][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[12][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[13][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[14][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[15][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[16][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[17][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[18][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[19][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[20][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[21][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[22][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[23][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[24][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[25][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[26][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[27][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[28][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[29][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[30][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg[31][31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/U3 *GEN*0                     0.000000  u
chip_core/soc/core/VexRiscv/_zz_2_reg **SEQGEN**          0.000000  n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port0_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_RegFilePlugin_regFile_port1_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_iBus_rsp_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/_zz_when_DebugPlugin_l244_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/add_1090 *ADD_TC_OP_32_2_32   0.000000  s, u
chip_core/soc/core/VexRiscv/add_1091 *ADD_TC_OP_32_32_32  0.000000  s, u
chip_core/soc/core/VexRiscv/add_1970 *ADD_UNS_OP_32_3_32  0.000000  s, u
chip_core/soc/core/VexRiscv/add_2369 *ADD_UNS_OP_32_3_32  0.000000  s, u
chip_core/soc/core/VexRiscv/add_3098 *ADD_UNS_OP_32_32_32 0.000000  s, u
chip_core/soc/core/VexRiscv/add_3777 *ADD_UNS_OP_32_1_32  0.000000  s, u
chip_core/soc/core/VexRiscv/add_3949 *ADD_UNS_OP_3_1_3    0.000000  s, u
chip_core/soc/core/VexRiscv/add_3982 *ADD_UNS_OP_64_1_64  0.000000  s, u
chip_core/soc/core/VexRiscv/add_3984 *ADD_UNS_OP_64_1_64  0.000000  s, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_address_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_data_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_size_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_size_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rData_wr_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/dBus_cmd_rValid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_ALU_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_ALU_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_BRANCH_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_BRANCH_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_CSR_READ_OPCODE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_DO_EBREAK_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_ENV_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_ENV_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_FORMAL_PC_NEXT_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_INSTRUCTION_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_IS_CSR_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_MEMORY_ENABLE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_MEMORY_STORE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS1_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_RS2_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SHIFT_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SHIFT_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SRC1_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SRC1_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SRC2_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SRC2_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/eq_2967 *EQ_UNS_OP_5_5_1      0.000000  s, u
chip_core/soc/core/VexRiscv/eq_2968 *EQ_UNS_OP_5_5_1      0.000000  s, u
chip_core/soc/core/VexRiscv/eq_2969 *EQ_UNS_OP_5_5_1      0.000000  s, u
chip_core/soc/core/VexRiscv/eq_2970 *EQ_UNS_OP_5_5_1      0.000000  s, u
chip_core/soc/core/VexRiscv/eq_2973 *EQ_UNS_OP_5_5_1      0.000000  s, u
chip_core/soc/core/VexRiscv/eq_2974 *EQ_UNS_OP_5_5_1      0.000000  s, u
chip_core/soc/core/VexRiscv/eq_2977 *EQ_UNS_OP_5_5_1      0.000000  s, u
chip_core/soc/core/VexRiscv/eq_2978 *EQ_UNS_OP_5_5_1      0.000000  s, u
chip_core/soc/core/VexRiscv/eq_2984 *EQ_UNS_OP_32_32_1    0.000000  s, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_768_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_772_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_773_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_833_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_834_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_835_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_836_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_3008_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_csr_4032_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_CsrPlugin_wfiWake_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_LightShifterPlugin_amplitudeReg_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_LightShifterPlugin_amplitudeReg_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_LightShifterPlugin_amplitudeReg_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_LightShifterPlugin_amplitudeReg_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_LightShifterPlugin_amplitudeReg_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_LightShifterPlugin_isActive_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_arbitration_isValid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_CALC_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BRANCH_DO_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_ENV_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_ENV_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_FORMAL_PC_NEXT_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_INSTRUCTION_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_MEMORY_ENABLE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_MEMORY_STORE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/lt_3168 *LT_UNS_OP_2_2_1      0.000000  s, u
chip_core/soc/core/VexRiscv/lt_3593 *LT_UNS_OP_2_2_1      0.000000  s, u
chip_core/soc/core/VexRiscv/memory_arbitration_isValid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_ENV_CTRL_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_ENV_CTRL_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_FORMAL_PC_NEXT_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_INSTRUCTION_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_STORE_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/sla_3645 *ASH_UNS_UNS_OP_4_2_4 0.000000 s, u
chip_core/soc/core/VexRiscv/sub_3974 *SUB_UNS_OP_5_1_5    0.000000  s, u
chip_core/soc/core/VexRiscv/switch_Fetcher_l362_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/switch_Fetcher_l362_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/switch_Fetcher_l362_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/VexRiscv/writeBack_arbitration_isValid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/add_2741 *ADD_UNS_OP_30_1_30           0.000000  s, u
chip_core/soc/core/add_2939 *ADD_UNS_OP_3_1_3             0.000000  s, u
chip_core/soc/core/add_3156 *ADD_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/add_3278 *ADD_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/add_3508 *ADD_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/add_3646 *ADD_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/add_3737 *ADD_UNS_OP_2_1_2             0.000000  s, u
chip_core/soc/core/add_3742 *ADD_UNS_OP_2_1_2             0.000000  s, u
chip_core/soc/core/add_3751 *ADD_UNS_OP_2_1_2             0.000000  s, u
chip_core/soc/core/add_3841 *ADD_UNS_OP_8_1_8             0.000000  s, u
chip_core/soc/core/add_3849 *ADD_UNS_OP_8_1_8             0.000000  s, u
chip_core/soc/core/add_4009 *ADD_UNS_OP_32_1_32           0.000000  s, u
chip_core/soc/core/add_4017 *ADD_UNS_OP_32_1_32           0.000000  s, u
chip_core/soc/core/add_6739 *ADD_UNS_OP_32_1_32           0.000000  s, u
chip_core/soc/core/add_6848 *ADD_UNS_OP_8_1_8             0.000000  s, u
chip_core/soc/core/add_6913 *ADD_UNS_OP_16_1_16           0.000000  s, u
chip_core/soc/core/add_6950 *ADD_UNS_OP_32_22_33          0.000000  s, u
chip_core/soc/core/add_6965 *ADD_UNS_OP_32_22_33          0.000000  s, u
chip_core/soc/core/add_6996 *ADD_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/add_6999 *ADD_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/add_7003 *ADD_UNS_OP_5_1_5             0.000000  s, u
chip_core/soc/core/add_7018 *ADD_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/add_7021 *ADD_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/add_7025 *ADD_UNS_OP_5_1_5             0.000000  s, u
chip_core/soc/core/add_7034 *ADD_UNS_OP_32_26_33          0.000000  s, u
chip_core/soc/core/add_7049 *ADD_UNS_OP_32_26_33          0.000000  s, u
chip_core/soc/core/count_reg[0] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[1] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[2] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[3] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[4] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[5] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[6] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[7] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[8] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[9] **SEQGEN**                0.000000  n, u
chip_core/soc/core/count_reg[10] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[11] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[12] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[13] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[14] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[15] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[16] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[17] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[18] **SEQGEN**               0.000000  n, u
chip_core/soc/core/count_reg[19] **SEQGEN**               0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[0] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[1] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[2] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[3] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[4] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[5] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[6] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[7] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[8] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[9] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[10] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[11] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[12] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[13] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[14] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[15] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[16] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[17] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[18] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[19] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[20] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[21] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[22] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[23] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[24] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[25] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[26] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[27] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[28] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[29] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[30] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_address_reg[31] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_bytes_count_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_bytes_count_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_cmd_reg[0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/dbg_uart_cmd_reg[1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/dbg_uart_cmd_reg[2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/dbg_uart_cmd_reg[3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/dbg_uart_cmd_reg[4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/dbg_uart_cmd_reg[5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/dbg_uart_cmd_reg[6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/dbg_uart_cmd_reg[7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[0] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[1] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[2] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[3] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[4] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[5] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[6] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[7] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[8] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[9] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[10] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[11] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[12] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[13] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[14] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[15] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[16] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[17] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[18] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_count_reg[19] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[10] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[11] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[12] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[13] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[14] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[15] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[16] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[17] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[18] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[19] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[20] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[21] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[22] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[23] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[24] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[25] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[26] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[27] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[28] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[29] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[30] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_data_reg[31] **SEQGEN**       0.000000  n, u
chip_core/soc/core/dbg_uart_dbg_uart_tx_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_incr_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/dbg_uart_length_reg[0] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_length_reg[1] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_length_reg[2] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_length_reg[3] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_length_reg[4] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_length_reg[5] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_length_reg[6] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_length_reg[7] **SEQGEN**      0.000000  n, u
chip_core/soc/core/dbg_uart_rx_count_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_count_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_count_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_count_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_data_reg[0] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_rx_data_reg[1] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_rx_data_reg[2] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_rx_data_reg[3] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_rx_data_reg[4] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_rx_data_reg[5] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_rx_data_reg[6] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_rx_data_reg[7] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[4] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[5] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[6] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[7] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[8] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[9] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[10] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[11] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[12] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[13] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[14] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[15] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[16] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[17] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[18] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[19] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[20] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[21] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[22] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[23] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[24] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[25] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[26] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[27] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[28] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[29] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[30] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_phase_reg[31] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_rx_rx_d_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_rx_tick_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_tx_count_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_count_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_count_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_count_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_data_reg[0] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_tx_data_reg[1] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_tx_data_reg[2] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_tx_data_reg[3] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_tx_data_reg[4] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_tx_data_reg[5] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_tx_data_reg[6] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_tx_data_reg[7] **SEQGEN**     0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[4] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[5] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[6] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[7] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[8] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[9] **SEQGEN**    0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[10] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[11] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[12] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[13] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[14] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[15] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[16] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[17] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[18] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[19] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[20] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[21] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[22] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[23] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[24] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[25] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[26] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[27] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[28] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[29] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[30] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_phase_reg[31] **SEQGEN**   0.000000  n, u
chip_core/soc/core/dbg_uart_tx_tick_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/dbg_uart_words_count_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_words_count_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_words_count_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_words_count_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_words_count_reg[4] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_words_count_reg[5] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_words_count_reg[6] **SEQGEN** 0.000000  n, u
chip_core/soc/core/dbg_uart_words_count_reg[7] **SEQGEN** 0.000000  n, u
chip_core/soc/core/debug_mode_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/debug_mode_storage_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/debug_oeb_re_reg **SEQGEN**            0.000000  n, u
chip_core/soc/core/debug_oeb_storage_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/dff2_bus_ack_reg **SEQGEN**            0.000000  n, u
chip_core/soc/core/dff_bus_ack_reg **SEQGEN**             0.000000  n, u
chip_core/soc/core/eq_1909 *EQ_UNS_OP_8_8_1               0.000000  s, u
chip_core/soc/core/eq_1910 *EQ_UNS_OP_8_8_1               0.000000  s, u
chip_core/soc/core/eq_2450 *EQ_UNS_OP_30_30_1             0.000000  s, u
chip_core/soc/core/eq_2778 *EQ_UNS_OP_30_30_1             0.000000  s, u
chip_core/soc/core/eq_2900 *EQ_UNS_OP_16_16_1             0.000000  s, u
chip_core/soc/core/eq_2901 *EQ_UNS_OP_16_16_1             0.000000  s, u
chip_core/soc/core/eq_2914 *EQ_UNS_OP_3_8_1               0.000000  s, u
chip_core/soc/core/eq_3700 *EQ_UNS_OP_8_8_1               0.000000  s, u
chip_core/soc/core/eq_3715 *EQ_UNS_OP_8_8_1               0.000000  s, u
chip_core/soc/core/flash_clk_reg **SEQGEN**               0.000000  n, u
chip_core/soc/core/flash_io0_do_reg **SEQGEN**            0.000000  n, u
chip_core/soc/core/flash_io0_oeb_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpio_ien_re_reg **SEQGEN**             0.000000  n, u
chip_core/soc/core/gpio_ien_storage_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/gpio_in_re_reg **SEQGEN**              0.000000  n, u
chip_core/soc/core/gpio_mode0_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpio_mode0_storage_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/gpio_mode1_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpio_mode1_storage_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/gpio_oe_re_reg **SEQGEN**              0.000000  n, u
chip_core/soc/core/gpio_oe_storage_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/gpio_out_re_reg **SEQGEN**             0.000000  n, u
chip_core/soc/core/gpio_out_storage_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/gpioin0_enable_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin0_enable_storage_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/gpioin0_gpioin0_edge_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin0_gpioin0_edge_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin0_gpioin0_in_pads_n_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin0_gpioin0_mode_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin0_gpioin0_mode_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin0_gpioin0_pending_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin0_gpioin0_trigger_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin0_in_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpioin0_pending_r_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin0_pending_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/gpioin0_status_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin1_enable_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin1_enable_storage_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/gpioin1_gpioin1_edge_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin1_gpioin1_edge_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin1_gpioin1_in_pads_n_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin1_gpioin1_mode_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin1_gpioin1_mode_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin1_gpioin1_pending_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin1_gpioin1_trigger_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin1_in_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpioin1_pending_r_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin1_pending_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/gpioin1_status_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin2_enable_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin2_enable_storage_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/gpioin2_gpioin2_edge_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin2_gpioin2_edge_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin2_gpioin2_in_pads_n_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin2_gpioin2_mode_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin2_gpioin2_mode_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin2_gpioin2_pending_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin2_gpioin2_trigger_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin2_in_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpioin2_pending_r_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin2_pending_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/gpioin2_status_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin3_enable_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin3_enable_storage_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/gpioin3_gpioin3_edge_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin3_gpioin3_edge_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin3_gpioin3_in_pads_n_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin3_gpioin3_mode_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin3_gpioin3_mode_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin3_gpioin3_pending_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin3_gpioin3_trigger_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin3_in_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpioin3_pending_r_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin3_pending_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/gpioin3_status_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin4_enable_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin4_enable_storage_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/gpioin4_gpioin4_edge_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin4_gpioin4_edge_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin4_gpioin4_in_pads_n_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin4_gpioin4_mode_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin4_gpioin4_mode_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin4_gpioin4_pending_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin4_gpioin4_trigger_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin4_in_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpioin4_pending_r_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin4_pending_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/gpioin4_status_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin5_enable_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin5_enable_storage_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/gpioin5_gpioin5_edge_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin5_gpioin5_edge_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin5_gpioin5_in_pads_n_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin5_gpioin5_mode_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin5_gpioin5_mode_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin5_gpioin5_pending_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/gpioin5_gpioin5_trigger_d_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/gpioin5_in_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/gpioin5_pending_r_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/gpioin5_pending_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/gpioin5_status_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/grant_reg[0] **SEQGEN**                0.000000  n, u
chip_core/soc/core/grant_reg[1] **SEQGEN**                0.000000  n, u
chip_core/soc/core/gt_1926 *GT_UNS_OP_8_1_1               0.000000  s, u
chip_core/soc/core/gt_1948 *GT_UNS_OP_8_1_1               0.000000  s, u
chip_core/soc/core/gt_2051 *GT_UNS_OP_8_1_1               0.000000  s, u
chip_core/soc/core/int_rst_reg **SEQGEN**                 0.000000  n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface0_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface1_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface2_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface3_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface4_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface5_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface6_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface7_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface8_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface9_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface10_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface11_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface12_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface13_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface14_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface15_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface16_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface17_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface18_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/interface19_bank_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/la_ien_re_reg **SEQGEN**               0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[0] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[1] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[2] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[3] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[4] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[5] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[6] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[7] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[8] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[9] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[10] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[11] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[12] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[13] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[14] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[15] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[16] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[17] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[18] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[19] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[20] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[21] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[22] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[23] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[24] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[25] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[26] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[27] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[28] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[29] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[30] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[31] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[32] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[33] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[34] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[35] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[36] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[37] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[38] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[39] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[40] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[41] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[42] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[43] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[44] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[45] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[46] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[47] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[48] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[49] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[50] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[51] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[52] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[53] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[54] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[55] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[56] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[57] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[58] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[59] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[60] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[61] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[62] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[63] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[64] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[65] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[66] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[67] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[68] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[69] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[70] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[71] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[72] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[73] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[74] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[75] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[76] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[77] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[78] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[79] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[80] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[81] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[82] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[83] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[84] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[85] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[86] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[87] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[88] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[89] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[90] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[91] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[92] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[93] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[94] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[95] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[96] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[97] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[98] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[99] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[100] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[101] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[102] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[103] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[104] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[105] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[106] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[107] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[108] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[109] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[110] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[111] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[112] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[113] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[114] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[115] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[116] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[117] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[118] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[119] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[120] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[121] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[122] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[123] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[124] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[125] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[126] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_ien_storage_reg[127] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_in_re_reg **SEQGEN**                0.000000  n, u
chip_core/soc/core/la_oe_re_reg **SEQGEN**                0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[10] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[11] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[12] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[13] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[14] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[15] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[16] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[17] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[18] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[19] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[20] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[21] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[22] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[23] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[24] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[25] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[26] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[27] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[28] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[29] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[30] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[31] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[32] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[33] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[34] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[35] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[36] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[37] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[38] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[39] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[40] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[41] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[42] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[43] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[44] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[45] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[46] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[47] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[48] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[49] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[50] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[51] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[52] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[53] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[54] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[55] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[56] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[57] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[58] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[59] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[60] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[61] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[62] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[63] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[64] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[65] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[66] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[67] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[68] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[69] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[70] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[71] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[72] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[73] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[74] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[75] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[76] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[77] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[78] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[79] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[80] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[81] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[82] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[83] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[84] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[85] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[86] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[87] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[88] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[89] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[90] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[91] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[92] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[93] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[94] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[95] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[96] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[97] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[98] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[99] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[100] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[101] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[102] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[103] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[104] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[105] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[106] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[107] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[108] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[109] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[110] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[111] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[112] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[113] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[114] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[115] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[116] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[117] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[118] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[119] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[120] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[121] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[122] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[123] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[124] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[125] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[126] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_oe_storage_reg[127] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_re_reg **SEQGEN**               0.000000  n, u
chip_core/soc/core/la_out_storage_reg[0] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[1] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[2] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[3] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[4] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[5] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[6] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[7] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[8] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[9] **SEQGEN**       0.000000  n, u
chip_core/soc/core/la_out_storage_reg[10] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[11] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[12] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[13] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[14] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[15] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[16] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[17] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[18] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[19] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[20] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[21] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[22] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[23] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[24] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[25] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[26] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[27] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[28] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[29] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[30] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[31] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[32] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[33] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[34] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[35] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[36] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[37] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[38] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[39] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[40] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[41] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[42] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[43] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[44] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[45] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[46] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[47] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[48] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[49] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[50] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[51] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[52] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[53] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[54] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[55] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[56] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[57] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[58] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[59] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[60] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[61] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[62] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[63] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[64] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[65] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[66] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[67] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[68] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[69] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[70] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[71] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[72] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[73] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[74] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[75] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[76] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[77] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[78] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[79] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[80] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[81] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[82] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[83] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[84] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[85] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[86] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[87] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[88] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[89] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[90] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[91] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[92] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[93] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[94] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[95] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[96] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[97] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[98] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[99] **SEQGEN**      0.000000  n, u
chip_core/soc/core/la_out_storage_reg[100] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[101] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[102] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[103] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[104] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[105] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[106] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[107] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[108] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[109] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[110] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[111] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[112] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[113] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[114] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[115] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[116] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[117] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[118] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[119] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[120] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[121] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[122] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[123] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[124] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[125] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[126] **SEQGEN**     0.000000  n, u
chip_core/soc/core/la_out_storage_reg[127] **SEQGEN**     0.000000  n, u
chip_core/soc/core/litespi_grant_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/litespi_state_reg[0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/litespi_state_reg[1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/litespi_state_reg[2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/litespi_state_reg[3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/litespiphy_state_reg[0] **SEQGEN**     0.000000  n, u
chip_core/soc/core/litespiphy_state_reg[1] **SEQGEN**     0.000000  n, u
chip_core/soc/core/lt_6847 *LT_UNS_OP_8_8_1               0.000000  s, u
chip_core/soc/core/memdat_1_reg[0] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[1] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[2] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[3] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[4] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[5] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[6] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[7] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[8] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_1_reg[9] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[0] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[1] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[2] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[3] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[4] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[5] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[6] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[7] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[8] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_2_reg[9] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[0] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[1] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[2] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[3] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[4] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[5] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[6] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[7] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[8] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_3_reg[9] **SEQGEN**             0.000000  n, u
chip_core/soc/core/memdat_reg[0] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[1] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[2] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[3] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[4] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[5] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[6] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[7] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[8] **SEQGEN**               0.000000  n, u
chip_core/soc/core/memdat_reg[9] **SEQGEN**               0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_re_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[0] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[1] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[2] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[3] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[4] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[5] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[6] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[7] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[8] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[9] **SEQGEN**   0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[10] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[11] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[12] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[13] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[14] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[15] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[16] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[17] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[18] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[19] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[20] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[21] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[22] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[23] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[24] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[25] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[26] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[27] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[28] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[29] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[30] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_bus_errors_reg[31] **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_en_re_reg **SEQGEN**           0.000000  n, u
chip_core/soc/core/mgmtsoc_en_storage_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/mgmtsoc_enable_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_enable_storage_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_burst_cs_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_count_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_re_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/mgmtsoc_litespimmap_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_storage_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_storage_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_storage_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_storage_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_storage_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespimmap_storage_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_clk_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_count_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_count_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_count_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_count_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_dq_i_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_posedge_reg2_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_posedge_reg_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_re_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_storage_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_storage_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_storage_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_storage_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_storage_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_litespisdrphycore_storage_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_re_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[4] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[5] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[6] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[7] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[8] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[9] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_load_storage_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_cs_re_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/mgmtsoc_master_cs_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_re_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_phyconfig_storage_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_first_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_last_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_rx_fifo_source_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_status_re_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_first_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_last_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_data_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_len_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_len_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_len_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_len_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_len_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_len_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_mask_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_width_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_width_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_width_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_width_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_master_tx_fifo_source_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_pending_r_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_pending_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/mgmtsoc_reload_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reload_storage_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reset_re_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_reset_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_reset_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_scratch_storage_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_status_re_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_update_value_re_reg **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_update_value_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_re_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[10] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[11] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[12] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[13] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[14] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[15] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[16] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[17] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[18] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[19] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[20] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[21] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[22] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[23] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[24] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[25] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[26] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[27] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[28] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[29] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[30] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_reg[31] **SEQGEN**       0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[4] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[5] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[6] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[7] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[8] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[9] **SEQGEN** 0.000000  n, u
chip_core/soc/core/mgmtsoc_value_status_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_value_status_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_dbus_err_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_ack_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_debug_reset_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[17] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[18] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[19] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[20] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[21] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[22] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[23] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[24] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[25] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[26] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[27] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[28] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[29] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[30] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[31] **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_wr_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_valid_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_ibus_err_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_reset_debug_logic_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_transfer_complete_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_transfer_in_progress_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_vexriscv_transfer_wait_for_ack_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/mgmtsoc_zero_pending_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/mgmtsoc_zero_trigger_d_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/mprj_wb_iena_re_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/mprj_wb_iena_storage_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl0_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl0_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl1_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl1_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl2_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl2_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl3_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl3_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl4_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl4_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl5_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl5_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl6_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl6_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl7_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl7_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl8_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl8_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl9_regs0_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl9_regs1_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/multiregimpl10_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl10_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl11_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl11_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl12_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl12_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl13_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl13_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl14_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl14_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl15_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl15_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl16_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl16_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl17_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl17_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl18_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl18_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl19_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl19_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl20_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl20_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl21_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl21_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl22_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl22_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl23_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl23_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl24_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl24_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl25_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl25_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl26_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl26_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl27_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl27_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl28_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl28_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl29_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl29_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl30_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl30_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl31_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl31_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl32_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl32_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl33_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl33_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl34_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl34_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl35_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl35_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl36_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl36_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl37_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl37_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl38_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl38_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl39_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl39_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl40_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl40_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl41_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl41_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl42_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl42_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl43_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl43_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl44_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl44_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl45_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl45_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl46_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl46_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl47_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl47_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl48_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl48_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl49_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl49_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl50_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl50_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl51_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl51_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl52_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl52_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl53_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl53_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl54_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl54_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl55_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl55_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl56_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl56_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl57_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl57_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl58_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl58_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl59_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl59_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl60_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl60_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl61_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl61_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl62_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl62_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl63_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl63_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl64_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl64_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl65_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl65_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl66_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl66_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl67_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl67_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl68_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl68_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl69_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl69_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl70_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl70_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl71_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl71_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl72_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl72_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl73_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl73_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl74_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl74_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl75_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl75_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl76_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl76_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl77_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl77_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl78_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl78_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl79_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl79_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl80_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl80_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl81_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl81_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl82_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl82_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl83_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl83_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl84_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl84_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl85_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl85_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl86_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl86_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl87_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl87_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl88_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl88_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl89_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl89_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl90_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl90_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl91_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl91_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl92_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl92_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl93_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl93_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl94_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl94_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl95_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl95_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl96_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl96_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl97_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl97_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl98_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl98_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl99_regs0_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl99_regs1_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/multiregimpl100_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl100_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl101_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl101_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl102_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl102_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl103_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl103_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl104_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl104_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl105_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl105_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl106_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl106_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl107_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl107_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl108_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl108_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl109_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl109_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl110_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl110_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl111_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl111_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl112_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl112_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl113_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl113_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl114_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl114_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl115_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl115_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl116_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl116_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl117_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl117_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl118_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl118_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl119_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl119_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl120_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl120_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl121_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl121_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl122_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl122_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl123_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl123_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl124_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl124_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl125_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl125_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl126_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl126_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl127_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl127_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl128_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl128_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl129_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl129_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl130_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl130_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl131_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl131_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl132_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl132_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl133_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl133_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl134_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl134_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl135_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl135_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl136_regs0_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/multiregimpl136_regs1_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/rs232phy_rs232phyrx_state_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/rs232phy_rs232phytx_state_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/sla_6810 *ASH_UNS_UNS_OP_32_6_32       0.000000  s, u
chip_core/soc/core/slave_sel_r_reg[0] **SEQGEN**          0.000000  n, u
chip_core/soc/core/slave_sel_r_reg[1] **SEQGEN**          0.000000  n, u
chip_core/soc/core/slave_sel_r_reg[2] **SEQGEN**          0.000000  n, u
chip_core/soc/core/slave_sel_r_reg[3] **SEQGEN**          0.000000  n, u
chip_core/soc/core/slave_sel_r_reg[4] **SEQGEN**          0.000000  n, u
chip_core/soc/core/slave_sel_r_reg[5] **SEQGEN**          0.000000  n, u
chip_core/soc/core/slave_sel_r_reg[6] **SEQGEN**          0.000000  n, u
chip_core/soc/core/spi_clk_reg **SEQGEN**                 0.000000  n, u
chip_core/soc/core/spi_cs_n_reg **SEQGEN**                0.000000  n, u
chip_core/soc/core/spi_enabled_re_reg **SEQGEN**          0.000000  n, u
chip_core/soc/core/spi_enabled_storage_reg **SEQGEN**     0.000000  n, u
chip_core/soc/core/spi_master_clk_divider1_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_clk_divider1_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_re_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/spi_master_control_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_control_storage_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_count_reg[0] **SEQGEN**     0.000000  n, u
chip_core/soc/core/spi_master_count_reg[1] **SEQGEN**     0.000000  n, u
chip_core/soc/core/spi_master_count_reg[2] **SEQGEN**     0.000000  n, u
chip_core/soc/core/spi_master_cs_re_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/spi_master_cs_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[8] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[9] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[10] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[11] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[12] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[13] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[14] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[15] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_cs_storage_reg[16] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_loopback_re_reg **SEQGEN**  0.000000  n, u
chip_core/soc/core/spi_master_loopback_storage_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_miso_data_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_miso_data_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_miso_data_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_miso_data_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_miso_data_reg[4] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_miso_data_reg[5] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_miso_data_reg[6] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_miso_data_reg[7] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_miso_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_miso_reg[0] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_miso_reg[1] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_miso_reg[2] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_miso_reg[3] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_miso_reg[4] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_miso_reg[5] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_miso_reg[6] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_miso_reg[7] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_mosi_data_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_mosi_data_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_mosi_data_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_mosi_data_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_mosi_data_reg[4] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_mosi_data_reg[5] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_mosi_data_reg[6] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_mosi_data_reg[7] **SEQGEN** 0.000000  n, u
chip_core/soc/core/spi_master_mosi_re_reg **SEQGEN**      0.000000  n, u
chip_core/soc/core/spi_master_mosi_sel_reg[0] **SEQGEN**  0.000000  n, u
chip_core/soc/core/spi_master_mosi_sel_reg[1] **SEQGEN**  0.000000  n, u
chip_core/soc/core/spi_master_mosi_sel_reg[2] **SEQGEN**  0.000000  n, u
chip_core/soc/core/spi_master_mosi_storage_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_mosi_storage_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_mosi_storage_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_mosi_storage_reg[3] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_mosi_storage_reg[4] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_mosi_storage_reg[5] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_mosi_storage_reg[6] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_mosi_storage_reg[7] **SEQGEN** 0.000000 n, u
chip_core/soc/core/spi_master_status_re_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/spi_mosi_reg **SEQGEN**                0.000000  n, u
chip_core/soc/core/spimaster_re_reg **SEQGEN**            0.000000  n, u
chip_core/soc/core/spimaster_state_reg[0] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spimaster_state_reg[1] **SEQGEN**      0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[4] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[5] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[6] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[7] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[8] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[9] **SEQGEN**    0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[10] **SEQGEN**   0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[11] **SEQGEN**   0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[12] **SEQGEN**   0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[13] **SEQGEN**   0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[14] **SEQGEN**   0.000000  n, u
chip_core/soc/core/spimaster_storage_reg[15] **SEQGEN**   0.000000  n, u
chip_core/soc/core/state_reg **SEQGEN**                   0.000000  n, u
chip_core/soc/core/storage_1_reg[0][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[0][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[1][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[2][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[3][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[4][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[5][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[6][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[7][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[8][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][0] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][1] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][2] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][3] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][4] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][5] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][6] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][7] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][8] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[9][9] **SEQGEN**         0.000000  n, u
chip_core/soc/core/storage_1_reg[10][0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[10][9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[11][9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[12][9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[13][9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[14][9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][0] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][1] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][2] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][3] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][4] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][5] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][6] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][7] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][8] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_1_reg[15][9] **SEQGEN**        0.000000  n, u
chip_core/soc/core/storage_reg[0][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[0][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[1][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[2][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[3][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[4][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[5][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[6][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[7][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[8][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][0] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][1] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][2] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][3] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][4] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][5] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][6] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][7] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][8] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[9][9] **SEQGEN**           0.000000  n, u
chip_core/soc/core/storage_reg[10][0] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][1] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][2] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][3] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][4] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][5] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][6] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][7] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][8] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[10][9] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][0] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][1] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][2] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][3] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][4] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][5] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][6] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][7] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][8] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[11][9] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][0] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][1] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][2] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][3] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][4] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][5] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][6] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][7] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][8] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[12][9] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][0] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][1] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][2] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][3] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][4] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][5] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][6] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][7] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][8] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[13][9] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][0] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][1] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][2] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][3] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][4] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][5] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][6] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][7] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][8] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[14][9] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][0] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][1] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][2] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][3] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][4] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][5] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][6] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][7] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][8] **SEQGEN**          0.000000  n, u
chip_core/soc/core/storage_reg[15][9] **SEQGEN**          0.000000  n, u
chip_core/soc/core/sub_1977 *SUB_UNS_OP_8_4_8             0.000000  s, u
chip_core/soc/core/sub_1986 *SUB_UNS_OP_6_4_7             0.000000  s, u
chip_core/soc/core/sub_2900 *SUB_UNS_OP_15_1_16           0.000000  s, u
chip_core/soc/core/sub_2901 *SUB_UNS_OP_16_1_16           0.000000  s, u
chip_core/soc/core/sub_2914 *SUB_UNS_OP_8_1_8             0.000000  s, u
chip_core/soc/core/sub_3365_aco *SUB_UNS_OP_4_1_4         0.000000  s, u
chip_core/soc/core/sub_3395_aco *SUB_UNS_OP_4_1_4         0.000000  s, u
chip_core/soc/core/sub_3700 *SUB_UNS_OP_8_1_8             0.000000  s, u
chip_core/soc/core/sub_3715 *SUB_UNS_OP_8_1_8             0.000000  s, u
chip_core/soc/core/sub_6792 *SUB_UNS_OP_32_1_32           0.000000  s, u
chip_core/soc/core/sub_6810 *SUB_UNS_OP_6_6_6             0.000000  s, u
chip_core/soc/core/sub_6859 *SUB_UNS_OP_4_1_4             0.000000  s, u
chip_core/soc/core/sub_6886 *SUB_UNS_OP_9_1_9             0.000000  s, u
chip_core/soc/core/sub_6931 *SUB_UNS_OP_3_1_3             0.000000  s, u
chip_core/soc/core/sub_7007 *SUB_UNS_OP_5_1_5             0.000000  s, u
chip_core/soc/core/sub_7029 *SUB_UNS_OP_5_1_5             0.000000  s, u
chip_core/soc/core/sub_7086 *SUB_UNS_OP_20_1_20           0.000000  s, u
chip_core/soc/core/sub_7178 *SUB_UNS_OP_20_1_20           0.000000  s, u
chip_core/soc/core/sys_uart_tx_reg **SEQGEN**             0.000000  n, u
chip_core/soc/core/uart_enable_re_reg **SEQGEN**          0.000000  n, u
chip_core/soc/core/uart_enable_storage_reg[0] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_enable_storage_reg[1] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_enabled_re_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/uart_enabled_storage_reg **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_pending_r_reg[0] **SEQGEN**       0.000000  n, u
chip_core/soc/core/uart_pending_r_reg[1] **SEQGEN**       0.000000  n, u
chip_core/soc/core/uart_pending_re_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/uart_phy_rx_count_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_count_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_count_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_count_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_data_reg[0] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_rx_data_reg[1] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_rx_data_reg[2] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_rx_data_reg[3] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_rx_data_reg[4] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_rx_data_reg[5] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_rx_data_reg[6] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_rx_data_reg[7] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[4] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[5] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[6] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[7] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[8] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[9] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[10] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[11] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[12] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[13] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[14] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[15] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[16] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[17] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[18] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[19] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[20] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[21] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[22] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[23] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[24] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[25] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[26] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[27] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[28] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[29] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[30] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_phase_reg[31] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_rx_rx_d_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/uart_phy_rx_tick_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/uart_phy_tx_count_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_count_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_count_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_count_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_data_reg[0] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_tx_data_reg[1] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_tx_data_reg[2] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_tx_data_reg[3] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_tx_data_reg[4] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_tx_data_reg[5] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_tx_data_reg[6] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_tx_data_reg[7] **SEQGEN**     0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[0] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[1] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[2] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[3] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[4] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[5] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[6] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[7] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[8] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[9] **SEQGEN**    0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[10] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[11] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[12] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[13] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[14] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[15] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[16] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[17] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[18] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[19] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[20] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[21] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[22] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[23] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[24] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[25] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[26] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[27] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[28] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[29] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[30] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_phase_reg[31] **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_phy_tx_tick_reg **SEQGEN**        0.000000  n, u
chip_core/soc/core/uart_rx_fifo_consume_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_rx_fifo_consume_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_rx_fifo_consume_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_rx_fifo_consume_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_rx_fifo_level0_reg[0] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_rx_fifo_level0_reg[1] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_rx_fifo_level0_reg[2] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_rx_fifo_level0_reg[3] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_rx_fifo_level0_reg[4] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_rx_fifo_produce_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_rx_fifo_produce_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_rx_fifo_produce_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_rx_fifo_produce_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_rx_fifo_readable_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_rx_pending_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/uart_rx_trigger_d_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/uart_rxempty_re_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/uart_rxfull_re_reg **SEQGEN**          0.000000  n, u
chip_core/soc/core/uart_status_re_reg **SEQGEN**          0.000000  n, u
chip_core/soc/core/uart_tx_fifo_consume_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_tx_fifo_consume_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_tx_fifo_consume_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_tx_fifo_consume_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_tx_fifo_level0_reg[0] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_tx_fifo_level0_reg[1] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_tx_fifo_level0_reg[2] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_tx_fifo_level0_reg[3] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_tx_fifo_level0_reg[4] **SEQGEN**  0.000000  n, u
chip_core/soc/core/uart_tx_fifo_produce_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_tx_fifo_produce_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_tx_fifo_produce_reg[2] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_tx_fifo_produce_reg[3] **SEQGEN** 0.000000  n, u
chip_core/soc/core/uart_tx_fifo_readable_reg **SEQGEN**   0.000000  n, u
chip_core/soc/core/uart_tx_pending_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/uart_tx_trigger_d_reg **SEQGEN**       0.000000  n, u
chip_core/soc/core/uart_txempty_re_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/uart_txfull_re_reg **SEQGEN**          0.000000  n, u
chip_core/soc/core/uartwishbonebridge_rs232phyrx_state_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/uartwishbonebridge_rs232phytx_state_reg **SEQGEN** 0.000000 n, u
chip_core/soc/core/uartwishbonebridge_state_reg[0] **SEQGEN** 0.000000 n, u
chip_core/soc/core/uartwishbonebridge_state_reg[1] **SEQGEN** 0.000000 n, u
chip_core/soc/core/uartwishbonebridge_state_reg[2] **SEQGEN** 0.000000 n, u
chip_core/soc/core/user_irq_ena_re_reg **SEQGEN**         0.000000  n, u
chip_core/soc/core/user_irq_ena_storage_reg[0] **SEQGEN** 0.000000  n, u
chip_core/soc/core/user_irq_ena_storage_reg[1] **SEQGEN** 0.000000  n, u
chip_core/soc/core/user_irq_ena_storage_reg[2] **SEQGEN** 0.000000  n, u
--------------------------------------------------------------------------------
Total 25852 cells                                         0.000000
1
