\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{struct__sations}{\+\_\+sations} }{\pageref{struct__sations}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t}{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T} \\*Ethernet Control register block structure }{\pageref{struct_e_n_e_t___c_o_n_t_r_o_l___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___m_a_c___t}{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+\+T} \\*Ethernet M\+A\+C register block structure }{\pageref{struct_e_n_e_t___m_a_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___m_o_d_u_l_e___c_t_r_l___t}{E\+N\+E\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+C\+T\+R\+L\+\_\+\+T} \\*Ethernet Module Control register block structure }{\pageref{struct_e_n_e_t___m_o_d_u_l_e___c_t_r_l___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___r_x_d_e_s_c___t}{E\+N\+E\+T\+\_\+\+R\+X\+D\+E\+S\+C\+\_\+\+T} \\*R\+X Descriptor structure }{\pageref{struct_e_n_e_t___r_x_d_e_s_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___r_x_f_i_l_t_e_r___t}{E\+N\+E\+T\+\_\+\+R\+X\+F\+I\+L\+T\+E\+R\+\_\+\+T} \\*Ethernet Receive Filter register block structure }{\pageref{struct_e_n_e_t___r_x_f_i_l_t_e_r___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___r_x_s_t_a_t___t}{E\+N\+E\+T\+\_\+\+R\+X\+S\+T\+A\+T\+\_\+\+T} \\*R\+X Status structure }{\pageref{struct_e_n_e_t___r_x_s_t_a_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___t_r_a_n_s_f_e_r___i_n_f_o___t}{E\+N\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+I\+N\+F\+O\+\_\+\+T} \\*Ethernet Transfer register Block Structure }{\pageref{struct_e_n_e_t___t_r_a_n_s_f_e_r___i_n_f_o___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___t_x_d_e_s_c___t}{E\+N\+E\+T\+\_\+\+T\+X\+D\+E\+S\+C\+\_\+\+T} \\*T\+X Descriptor structure }{\pageref{struct_e_n_e_t___t_x_d_e_s_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_e_n_e_t___t_x_s_t_a_t___t}{E\+N\+E\+T\+\_\+\+T\+X\+S\+T\+A\+T\+\_\+\+T} \\*T\+X Status structure }{\pageref{struct_e_n_e_t___t_x_s_t_a_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c1769___g_p_i_o}{L\+P\+C1769\+\_\+\+G\+P\+I\+O} }{\pageref{struct_l_p_c1769___g_p_i_o}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c1769___i2_c}{L\+P\+C1769\+\_\+\+I2\+C} }{\pageref{struct_l_p_c1769___i2_c}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c1769___p_c_b}{L\+P\+C1769\+\_\+\+P\+C\+B} }{\pageref{struct_l_p_c1769___p_c_b}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c1769___p_i_n_m_o_d_e}{L\+P\+C1769\+\_\+\+P\+I\+N\+M\+O\+D\+E} }{\pageref{struct_l_p_c1769___p_i_n_m_o_d_e}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c1769___s_p_i}{L\+P\+C1769\+\_\+\+S\+P\+I} }{\pageref{struct_l_p_c1769___s_p_i}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c1769___s_y_s_t_i_c_k}{L\+P\+C1769\+\_\+\+S\+Y\+S\+T\+I\+C\+K} }{\pageref{struct_l_p_c1769___s_y_s_t_i_c_k}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___e_n_e_t___t}{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+\+T} \\*Ethernet register block structure }{\pageref{struct_l_p_c___e_n_e_t___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___i_o_c_o_n___t}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+T} \\*I\+O\+C\+O\+N register block }{\pageref{struct_l_p_c___i_o_c_o_n___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___r_e_g_f_i_l_e___t}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+\+T} \\*Register File register block structure }{\pageref{struct_l_p_c___r_e_g_f_i_l_e___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___r_o_m___a_p_i___t}{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+\+T} \\*L\+P\+C17\+X\+X/40\+X\+X High level R\+O\+M A\+P\+I structure }{\pageref{struct_l_p_c___r_o_m___a_p_i___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___r_t_c___t}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T} \\*Real Time Clock register block structure }{\pageref{struct_l_p_c___r_t_c___t}}{}
\item\contentsline{section}{\hyperlink{struct_l_p_c___s_y_s_c_t_l___t}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T} \\*L\+P\+C17\+X\+X/40\+X\+X Clock and Power register block structure }{\pageref{struct_l_p_c___s_y_s_c_t_l___t}}{}
\item\contentsline{section}{\hyperlink{struct_p_i_n_m_u_x___g_r_p___t}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+\+T} \\*Array of I\+O\+C\+O\+N pin definitions passed to \hyperlink{group___i_o_c_o_n__17_x_x__40_x_x_gad97c96e401016cf296e6d20454f1c522}{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing()} must be in this format }{\pageref{struct_p_i_n_m_u_x___g_r_p___t}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___t_i_m_e___t}{R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+T} }{\pageref{struct_r_t_c___t_i_m_e___t}}{}
\item\contentsline{section}{\hyperlink{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t}{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T} \\*L\+P\+C17\+X\+X/40\+X\+X Clock and Power P\+L\+L register block structure }{\pageref{struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t}}{}
\end{DoxyCompactList}
