<stg><name>StreamingMaxPool_Precision<52u, 2u, 32u, ap_uint<3>, 0, 96></name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %yp = alloca i32 1

]]></Node>
<StgValue><ssdm name="yp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="64">
<![CDATA[
entry:3 %buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="64">
<![CDATA[
entry:4 %buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="64">
<![CDATA[
entry:5 %buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="64">
<![CDATA[
entry:6 %buf_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="64">
<![CDATA[
entry:7 %buf_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="64">
<![CDATA[
entry:8 %buf_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="64">
<![CDATA[
entry:9 %buf_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="64">
<![CDATA[
entry:10 %buf_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="64">
<![CDATA[
entry:11 %buf_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="64">
<![CDATA[
entry:12 %buf_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="64">
<![CDATA[
entry:13 %buf_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="64">
<![CDATA[
entry:14 %buf_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="64">
<![CDATA[
entry:15 %buf_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="64">
<![CDATA[
entry:16 %buf_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="64">
<![CDATA[
entry:17 %buf_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_14"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="64">
<![CDATA[
entry:18 %buf_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_15"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="64">
<![CDATA[
entry:19 %buf_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_16"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="64">
<![CDATA[
entry:20 %buf_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_17"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="64">
<![CDATA[
entry:21 %buf_V_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_18"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="64">
<![CDATA[
entry:22 %buf_V_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_19"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="64">
<![CDATA[
entry:23 %buf_V_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_20"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="64">
<![CDATA[
entry:24 %buf_V_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_21"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64">
<![CDATA[
entry:25 %buf_V_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_22"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="64">
<![CDATA[
entry:26 %buf_V_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_23"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="64">
<![CDATA[
entry:27 %buf_V_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_24"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="64">
<![CDATA[
entry:28 %buf_V_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_25"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="64">
<![CDATA[
entry:29 %buf_V_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_26"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="64">
<![CDATA[
entry:30 %buf_V_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_27"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="64">
<![CDATA[
entry:31 %buf_V_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_28"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="64">
<![CDATA[
entry:32 %buf_V_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_29"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="64">
<![CDATA[
entry:33 %buf_V_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_30"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="64">
<![CDATA[
entry:34 %buf_V_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_31"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="3" op_22_bw="3" op_23_bw="3" op_24_bw="3" op_25_bw="3" op_26_bw="3" op_27_bw="3" op_28_bw="3" op_29_bw="3" op_30_bw="3" op_31_bw="3" op_32_bw="3">
<![CDATA[
entry:35 %call_ln0 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1, i3 %buf_V, i3 %buf_V_1, i3 %buf_V_2, i3 %buf_V_3, i3 %buf_V_4, i3 %buf_V_5, i3 %buf_V_6, i3 %buf_V_7, i3 %buf_V_8, i3 %buf_V_9, i3 %buf_V_10, i3 %buf_V_11, i3 %buf_V_12, i3 %buf_V_13, i3 %buf_V_14, i3 %buf_V_15, i3 %buf_V_16, i3 %buf_V_17, i3 %buf_V_18, i3 %buf_V_19, i3 %buf_V_20, i3 %buf_V_21, i3 %buf_V_22, i3 %buf_V_23, i3 %buf_V_24, i3 %buf_V_25, i3 %buf_V_26, i3 %buf_V_27, i3 %buf_V_28, i3 %buf_V_29, i3 %buf_V_30, i3 %buf_V_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:36 %store_ln154 = store i5 0, i5 %yp

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="3" op_22_bw="3" op_23_bw="3" op_24_bw="3" op_25_bw="3" op_26_bw="3" op_27_bw="3" op_28_bw="3" op_29_bw="3" op_30_bw="3" op_31_bw="3" op_32_bw="3">
<![CDATA[
entry:35 %call_ln0 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1, i3 %buf_V, i3 %buf_V_1, i3 %buf_V_2, i3 %buf_V_3, i3 %buf_V_4, i3 %buf_V_5, i3 %buf_V_6, i3 %buf_V_7, i3 %buf_V_8, i3 %buf_V_9, i3 %buf_V_10, i3 %buf_V_11, i3 %buf_V_12, i3 %buf_V_13, i3 %buf_V_14, i3 %buf_V_15, i3 %buf_V_16, i3 %buf_V_17, i3 %buf_V_18, i3 %buf_V_19, i3 %buf_V_20, i3 %buf_V_21, i3 %buf_V_22, i3 %buf_V_23, i3 %buf_V_24, i3 %buf_V_25, i3 %buf_V_26, i3 %buf_V_27, i3 %buf_V_28, i3 %buf_V_29, i3 %buf_V_30, i3 %buf_V_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
entry:37 %br_ln154 = br void %VITIS_LOOP_155_4

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_155_4:0 %yp_1 = load i5 %yp

]]></Node>
<StgValue><ssdm name="yp_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_155_4:1 %icmp_ln154 = icmp_eq  i5 %yp_1, i5 26

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_155_4:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26, i64 26, i64 26

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_155_4:3 %yp_2 = add i5 %yp_1, i5 1

]]></Node>
<StgValue><ssdm name="yp_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_155_4:4 %br_ln154 = br i1 %icmp_ln154, void %VITIS_LOOP_155_4.split, void %for.end95

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_155_4.split:0 %specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln154"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_155_4.split:1 %br_ln155 = br void %VITIS_LOOP_158_6

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0">
<![CDATA[
for.end95:0 %ret_ln186 = ret

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_6:0 %indvar_flatten = phi i6 0, void %VITIS_LOOP_155_4.split, i6 %add_ln155, void %for.inc59

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_158_6:1 %xp = phi i5 0, void %VITIS_LOOP_155_4.split, i5 %add_ln156, void %for.inc59

]]></Node>
<StgValue><ssdm name="xp"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_158_6:2 %icmp_ln155 = icmp_eq  i6 %indvar_flatten, i6 52

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_158_6:3 %add_ln155 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_158_6:4 %br_ln155 = br i1 %icmp_ln155, void %for.inc59, void %for.inc87.preheader

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc59:2 %icmp_ln156 = icmp_eq  i5 %xp, i5 26

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc59:3 %select_ln155 = select i1 %icmp_ln156, i5 0, i5 %xp

]]></Node>
<StgValue><ssdm name="select_ln155"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
for.inc59:4 %zext_ln156 = zext i5 %select_ln155

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:6 %buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:7 %buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:8 %buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:9 %buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:10 %buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:11 %buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_5_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:12 %buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_6_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:13 %buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_7_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:14 %buf_V_8_addr = getelementptr i3 %buf_V_8, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_8_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:15 %buf_V_9_addr = getelementptr i3 %buf_V_9, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_9_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:16 %buf_V_10_addr = getelementptr i3 %buf_V_10, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_10_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:17 %buf_V_11_addr = getelementptr i3 %buf_V_11, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_11_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:18 %buf_V_12_addr = getelementptr i3 %buf_V_12, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_12_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:19 %buf_V_13_addr = getelementptr i3 %buf_V_13, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_13_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:20 %buf_V_14_addr = getelementptr i3 %buf_V_14, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_14_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:21 %buf_V_15_addr = getelementptr i3 %buf_V_15, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_15_addr"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:22 %buf_V_16_addr = getelementptr i3 %buf_V_16, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_16_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:23 %buf_V_17_addr = getelementptr i3 %buf_V_17, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_17_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:24 %buf_V_18_addr = getelementptr i3 %buf_V_18, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_18_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:25 %buf_V_19_addr = getelementptr i3 %buf_V_19, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_19_addr"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:26 %buf_V_20_addr = getelementptr i3 %buf_V_20, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_20_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:27 %buf_V_21_addr = getelementptr i3 %buf_V_21, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_21_addr"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:28 %buf_V_22_addr = getelementptr i3 %buf_V_22, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_22_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:29 %buf_V_23_addr = getelementptr i3 %buf_V_23, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_23_addr"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:30 %buf_V_24_addr = getelementptr i3 %buf_V_24, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_24_addr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:31 %buf_V_25_addr = getelementptr i3 %buf_V_25, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_25_addr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:32 %buf_V_26_addr = getelementptr i3 %buf_V_26, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_26_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:33 %buf_V_27_addr = getelementptr i3 %buf_V_27, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_27_addr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:34 %buf_V_28_addr = getelementptr i3 %buf_V_28, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_28_addr"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:35 %buf_V_29_addr = getelementptr i3 %buf_V_29, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_29_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:36 %buf_V_30_addr = getelementptr i3 %buf_V_30, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_30_addr"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc59:37 %buf_V_31_addr = getelementptr i3 %buf_V_31, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="buf_V_31_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:38 %buf_V_load = load i5 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:39 %buf_V_1_load = load i5 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:40 %buf_V_2_load = load i5 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:41 %buf_V_3_load = load i5 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:42 %buf_V_4_load = load i5 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:43 %buf_V_5_load = load i5 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:44 %buf_V_6_load = load i5 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:45 %buf_V_7_load = load i5 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:46 %buf_V_8_load = load i5 %buf_V_8_addr

]]></Node>
<StgValue><ssdm name="buf_V_8_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:47 %buf_V_9_load = load i5 %buf_V_9_addr

]]></Node>
<StgValue><ssdm name="buf_V_9_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:48 %buf_V_10_load = load i5 %buf_V_10_addr

]]></Node>
<StgValue><ssdm name="buf_V_10_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:49 %buf_V_11_load = load i5 %buf_V_11_addr

]]></Node>
<StgValue><ssdm name="buf_V_11_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:50 %buf_V_12_load = load i5 %buf_V_12_addr

]]></Node>
<StgValue><ssdm name="buf_V_12_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:51 %buf_V_13_load = load i5 %buf_V_13_addr

]]></Node>
<StgValue><ssdm name="buf_V_13_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:52 %buf_V_14_load = load i5 %buf_V_14_addr

]]></Node>
<StgValue><ssdm name="buf_V_14_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:53 %buf_V_15_load = load i5 %buf_V_15_addr

]]></Node>
<StgValue><ssdm name="buf_V_15_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:54 %buf_V_16_load = load i5 %buf_V_16_addr

]]></Node>
<StgValue><ssdm name="buf_V_16_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:55 %buf_V_17_load = load i5 %buf_V_17_addr

]]></Node>
<StgValue><ssdm name="buf_V_17_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:56 %buf_V_18_load = load i5 %buf_V_18_addr

]]></Node>
<StgValue><ssdm name="buf_V_18_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:57 %buf_V_19_load = load i5 %buf_V_19_addr

]]></Node>
<StgValue><ssdm name="buf_V_19_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:58 %buf_V_20_load = load i5 %buf_V_20_addr

]]></Node>
<StgValue><ssdm name="buf_V_20_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:59 %buf_V_21_load = load i5 %buf_V_21_addr

]]></Node>
<StgValue><ssdm name="buf_V_21_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:60 %buf_V_22_load = load i5 %buf_V_22_addr

]]></Node>
<StgValue><ssdm name="buf_V_22_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:61 %buf_V_23_load = load i5 %buf_V_23_addr

]]></Node>
<StgValue><ssdm name="buf_V_23_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:62 %buf_V_24_load = load i5 %buf_V_24_addr

]]></Node>
<StgValue><ssdm name="buf_V_24_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:63 %buf_V_25_load = load i5 %buf_V_25_addr

]]></Node>
<StgValue><ssdm name="buf_V_25_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:64 %buf_V_26_load = load i5 %buf_V_26_addr

]]></Node>
<StgValue><ssdm name="buf_V_26_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:65 %buf_V_27_load = load i5 %buf_V_27_addr

]]></Node>
<StgValue><ssdm name="buf_V_27_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:66 %buf_V_28_load = load i5 %buf_V_28_addr

]]></Node>
<StgValue><ssdm name="buf_V_28_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:67 %buf_V_29_load = load i5 %buf_V_29_addr

]]></Node>
<StgValue><ssdm name="buf_V_29_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:68 %buf_V_30_load = load i5 %buf_V_30_addr

]]></Node>
<StgValue><ssdm name="buf_V_30_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:69 %buf_V_31_load = load i5 %buf_V_31_addr

]]></Node>
<StgValue><ssdm name="buf_V_31_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.inc59:70 %empty_140 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc59:72 %add_ln156 = add i5 %select_ln155, i5 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.inc87.preheader:0 %empty_138 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="3" op_22_bw="3" op_23_bw="3" op_24_bw="3" op_25_bw="3" op_26_bw="3" op_27_bw="3" op_28_bw="3" op_29_bw="3" op_30_bw="3" op_31_bw="3" op_32_bw="3" op_33_bw="96" op_34_bw="0" op_35_bw="0">
<![CDATA[
for.inc87.preheader:1 %call_ln0 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8, i3 %buf_V, i3 %buf_V_1, i3 %buf_V_2, i3 %buf_V_3, i3 %buf_V_4, i3 %buf_V_5, i3 %buf_V_6, i3 %buf_V_7, i3 %buf_V_8, i3 %buf_V_9, i3 %buf_V_10, i3 %buf_V_11, i3 %buf_V_12, i3 %buf_V_13, i3 %buf_V_14, i3 %buf_V_15, i3 %buf_V_16, i3 %buf_V_17, i3 %buf_V_18, i3 %buf_V_19, i3 %buf_V_20, i3 %buf_V_21, i3 %buf_V_22, i3 %buf_V_23, i3 %buf_V_24, i3 %buf_V_25, i3 %buf_V_26, i3 %buf_V_27, i3 %buf_V_28, i3 %buf_V_29, i3 %buf_V_30, i3 %buf_V_31, i96 %out_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc87.preheader:2 %store_ln154 = store i5 %yp_2, i5 %yp

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:38 %buf_V_load = load i5 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:39 %buf_V_1_load = load i5 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:40 %buf_V_2_load = load i5 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:41 %buf_V_3_load = load i5 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:42 %buf_V_4_load = load i5 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:43 %buf_V_5_load = load i5 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:44 %buf_V_6_load = load i5 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:45 %buf_V_7_load = load i5 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:46 %buf_V_8_load = load i5 %buf_V_8_addr

]]></Node>
<StgValue><ssdm name="buf_V_8_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:47 %buf_V_9_load = load i5 %buf_V_9_addr

]]></Node>
<StgValue><ssdm name="buf_V_9_load"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:48 %buf_V_10_load = load i5 %buf_V_10_addr

]]></Node>
<StgValue><ssdm name="buf_V_10_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:49 %buf_V_11_load = load i5 %buf_V_11_addr

]]></Node>
<StgValue><ssdm name="buf_V_11_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:50 %buf_V_12_load = load i5 %buf_V_12_addr

]]></Node>
<StgValue><ssdm name="buf_V_12_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:51 %buf_V_13_load = load i5 %buf_V_13_addr

]]></Node>
<StgValue><ssdm name="buf_V_13_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:52 %buf_V_14_load = load i5 %buf_V_14_addr

]]></Node>
<StgValue><ssdm name="buf_V_14_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:53 %buf_V_15_load = load i5 %buf_V_15_addr

]]></Node>
<StgValue><ssdm name="buf_V_15_load"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:54 %buf_V_16_load = load i5 %buf_V_16_addr

]]></Node>
<StgValue><ssdm name="buf_V_16_load"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:55 %buf_V_17_load = load i5 %buf_V_17_addr

]]></Node>
<StgValue><ssdm name="buf_V_17_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:56 %buf_V_18_load = load i5 %buf_V_18_addr

]]></Node>
<StgValue><ssdm name="buf_V_18_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:57 %buf_V_19_load = load i5 %buf_V_19_addr

]]></Node>
<StgValue><ssdm name="buf_V_19_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:58 %buf_V_20_load = load i5 %buf_V_20_addr

]]></Node>
<StgValue><ssdm name="buf_V_20_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:59 %buf_V_21_load = load i5 %buf_V_21_addr

]]></Node>
<StgValue><ssdm name="buf_V_21_load"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:60 %buf_V_22_load = load i5 %buf_V_22_addr

]]></Node>
<StgValue><ssdm name="buf_V_22_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:61 %buf_V_23_load = load i5 %buf_V_23_addr

]]></Node>
<StgValue><ssdm name="buf_V_23_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:62 %buf_V_24_load = load i5 %buf_V_24_addr

]]></Node>
<StgValue><ssdm name="buf_V_24_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:63 %buf_V_25_load = load i5 %buf_V_25_addr

]]></Node>
<StgValue><ssdm name="buf_V_25_load"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:64 %buf_V_26_load = load i5 %buf_V_26_addr

]]></Node>
<StgValue><ssdm name="buf_V_26_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:65 %buf_V_27_load = load i5 %buf_V_27_addr

]]></Node>
<StgValue><ssdm name="buf_V_27_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:66 %buf_V_28_load = load i5 %buf_V_28_addr

]]></Node>
<StgValue><ssdm name="buf_V_28_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:67 %buf_V_29_load = load i5 %buf_V_29_addr

]]></Node>
<StgValue><ssdm name="buf_V_29_load"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:68 %buf_V_30_load = load i5 %buf_V_30_addr

]]></Node>
<StgValue><ssdm name="buf_V_30_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="5">
<![CDATA[
for.inc59:69 %buf_V_31_load = load i5 %buf_V_31_addr

]]></Node>
<StgValue><ssdm name="buf_V_31_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="165" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="3" op_22_bw="3" op_23_bw="3" op_24_bw="3" op_25_bw="3" op_26_bw="3" op_27_bw="3" op_28_bw="3" op_29_bw="3" op_30_bw="3" op_31_bw="3" op_32_bw="3" op_33_bw="3" op_34_bw="5" op_35_bw="3" op_36_bw="3" op_37_bw="3" op_38_bw="3" op_39_bw="3" op_40_bw="3" op_41_bw="3" op_42_bw="3" op_43_bw="3" op_44_bw="3" op_45_bw="3" op_46_bw="3" op_47_bw="3" op_48_bw="3" op_49_bw="3" op_50_bw="3" op_51_bw="3" op_52_bw="3" op_53_bw="3" op_54_bw="3" op_55_bw="3" op_56_bw="3" op_57_bw="3" op_58_bw="3" op_59_bw="3" op_60_bw="3" op_61_bw="3" op_62_bw="3" op_63_bw="3" op_64_bw="3" op_65_bw="3" op_66_bw="96" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0">
<![CDATA[
for.inc59:71 %call_ln168 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6, i3 %buf_V_31_load, i3 %buf_V_30_load, i3 %buf_V_29_load, i3 %buf_V_28_load, i3 %buf_V_27_load, i3 %buf_V_26_load, i3 %buf_V_25_load, i3 %buf_V_24_load, i3 %buf_V_23_load, i3 %buf_V_22_load, i3 %buf_V_21_load, i3 %buf_V_20_load, i3 %buf_V_19_load, i3 %buf_V_18_load, i3 %buf_V_17_load, i3 %buf_V_16_load, i3 %buf_V_15_load, i3 %buf_V_14_load, i3 %buf_V_13_load, i3 %buf_V_12_load, i3 %buf_V_11_load, i3 %buf_V_10_load, i3 %buf_V_9_load, i3 %buf_V_8_load, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load, i3 %buf_V_31, i5 %select_ln155, i3 %buf_V_30, i3 %buf_V_29, i3 %buf_V_28, i3 %buf_V_27, i3 %buf_V_26, i3 %buf_V_25, i3 %buf_V_24, i3 %buf_V_23, i3 %buf_V_22, i3 %buf_V_21, i3 %buf_V_20, i3 %buf_V_19, i3 %buf_V_18, i3 %buf_V_17, i3 %buf_V_16, i3 %buf_V_15, i3 %buf_V_14, i3 %buf_V_13, i3 %buf_V_12, i3 %buf_V_11, i3 %buf_V_10, i3 %buf_V_9, i3 %buf_V_8, i3 %buf_V_7, i3 %buf_V_6, i3 %buf_V_5, i3 %buf_V_4, i3 %buf_V_3, i3 %buf_V_2, i3 %buf_V_1, i3 %buf_V, i96 %in0_V

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc59:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_155_4_VITIS_LOOP_156_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc59:1 %empty_139 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 52, i64 52, i64 52

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc59:5 %specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln156"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="3" op_22_bw="3" op_23_bw="3" op_24_bw="3" op_25_bw="3" op_26_bw="3" op_27_bw="3" op_28_bw="3" op_29_bw="3" op_30_bw="3" op_31_bw="3" op_32_bw="3" op_33_bw="3" op_34_bw="5" op_35_bw="3" op_36_bw="3" op_37_bw="3" op_38_bw="3" op_39_bw="3" op_40_bw="3" op_41_bw="3" op_42_bw="3" op_43_bw="3" op_44_bw="3" op_45_bw="3" op_46_bw="3" op_47_bw="3" op_48_bw="3" op_49_bw="3" op_50_bw="3" op_51_bw="3" op_52_bw="3" op_53_bw="3" op_54_bw="3" op_55_bw="3" op_56_bw="3" op_57_bw="3" op_58_bw="3" op_59_bw="3" op_60_bw="3" op_61_bw="3" op_62_bw="3" op_63_bw="3" op_64_bw="3" op_65_bw="3" op_66_bw="96" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0">
<![CDATA[
for.inc59:71 %call_ln168 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6, i3 %buf_V_31_load, i3 %buf_V_30_load, i3 %buf_V_29_load, i3 %buf_V_28_load, i3 %buf_V_27_load, i3 %buf_V_26_load, i3 %buf_V_25_load, i3 %buf_V_24_load, i3 %buf_V_23_load, i3 %buf_V_22_load, i3 %buf_V_21_load, i3 %buf_V_20_load, i3 %buf_V_19_load, i3 %buf_V_18_load, i3 %buf_V_17_load, i3 %buf_V_16_load, i3 %buf_V_15_load, i3 %buf_V_14_load, i3 %buf_V_13_load, i3 %buf_V_12_load, i3 %buf_V_11_load, i3 %buf_V_10_load, i3 %buf_V_9_load, i3 %buf_V_8_load, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load, i3 %buf_V_31, i5 %select_ln155, i3 %buf_V_30, i3 %buf_V_29, i3 %buf_V_28, i3 %buf_V_27, i3 %buf_V_26, i3 %buf_V_25, i3 %buf_V_24, i3 %buf_V_23, i3 %buf_V_22, i3 %buf_V_21, i3 %buf_V_20, i3 %buf_V_19, i3 %buf_V_18, i3 %buf_V_17, i3 %buf_V_16, i3 %buf_V_15, i3 %buf_V_14, i3 %buf_V_13, i3 %buf_V_12, i3 %buf_V_11, i3 %buf_V_10, i3 %buf_V_9, i3 %buf_V_8, i3 %buf_V_7, i3 %buf_V_6, i3 %buf_V_5, i3 %buf_V_4, i3 %buf_V_3, i3 %buf_V_2, i3 %buf_V_1, i3 %buf_V, i96 %in0_V

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
for.inc59:73 %br_ln156 = br void %VITIS_LOOP_158_6

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="171" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="3" op_22_bw="3" op_23_bw="3" op_24_bw="3" op_25_bw="3" op_26_bw="3" op_27_bw="3" op_28_bw="3" op_29_bw="3" op_30_bw="3" op_31_bw="3" op_32_bw="3" op_33_bw="96" op_34_bw="0" op_35_bw="0">
<![CDATA[
for.inc87.preheader:1 %call_ln0 = call void @StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8, i3 %buf_V, i3 %buf_V_1, i3 %buf_V_2, i3 %buf_V_3, i3 %buf_V_4, i3 %buf_V_5, i3 %buf_V_6, i3 %buf_V_7, i3 %buf_V_8, i3 %buf_V_9, i3 %buf_V_10, i3 %buf_V_11, i3 %buf_V_12, i3 %buf_V_13, i3 %buf_V_14, i3 %buf_V_15, i3 %buf_V_16, i3 %buf_V_17, i3 %buf_V_18, i3 %buf_V_19, i3 %buf_V_20, i3 %buf_V_21, i3 %buf_V_22, i3 %buf_V_23, i3 %buf_V_24, i3 %buf_V_25, i3 %buf_V_26, i3 %buf_V_27, i3 %buf_V_28, i3 %buf_V_29, i3 %buf_V_30, i3 %buf_V_31, i96 %out_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
for.inc87.preheader:3 %br_ln154 = br void %VITIS_LOOP_155_4

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
