# Reading C:/Microsemi/Libero_v11.6/Model/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet proasic3l C:/Microsemi/Libero_v11.6/Designer/lib/modelsim/precompiled/vlog/proasic3l 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 20:36:44 on Apr 07,2016
# vlog -reportprogress 300 -work postsynth C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Avionics_2/synthesis/full_system.v 
# -- Compiling module geig_data_handling
# -- Compiling module clock_div_1MHZ_100KHZ
# -- Compiling module read_address_traversal
# -- Compiling module write_address_traversal
# -- Compiling module clock_div_1MHZ_10HZ
# -- Compiling module spi_mode_config2
# -- Compiling module orbit_control
# -- Compiling module memory_controller
# -- Compiling module reset_pulse
# -- Compiling module timestamp
# -- Compiling module clock_div_26MHZ_1MHZ
# -- Compiling module CLK_26MHZ
# -- Compiling module spi_master
# -- Compiling module sram_interface
# -- Compiling module read_buffer
# -- Compiling module mag_test_data
# -- Compiling module full_system
# 
# Top level modules:
# 	full_system
# End time: 20:36:44 on Apr 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 20:36:44 on Apr 07,2016
# vlog -reportprogress 300 "+incdir+C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Avionics_2/stimulus" -work postsynth C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Avionics_2/stimulus/tb_full_system.v 
# -- Compiling module tb_full_system
# 
# Top level modules:
# 	tb_full_system
# End time: 20:36:44 on Apr 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "do run.do" -l tb_full_system_postsynth_simulation.log 
# Start time: 20:36:44 on Apr 07,2016
# //  ModelSim Microsemi 10.3c Jul 19 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading postsynth.tb_full_system
# Loading postsynth.full_system
# Loading proasic3l.OUTBUF
# Loading proasic3l.BIBUF
# Loading postsynth.geig_data_handling
# Loading proasic3l.DFN1E1C0
# Loading proasic3l.XA1B
# Loading proasic3l.DFN1P0
# Loading proasic3l.AND3
# Loading proasic3l.DFN1C0
# Loading proasic3l.AX1C
# Loading proasic3l.NOR2B
# Loading proasic3l.XOR2
# Loading proasic3l.NOR2A
# Loading proasic3l.INV
# Loading proasic3l.GND
# Loading proasic3l.OR2
# Loading proasic3l.NOR3C
# Loading proasic3l.AND2
# Loading proasic3l.VCC
# Loading proasic3l.NOR3A
# Loading proasic3l.NOR2
# Loading postsynth.clock_div_1MHZ_100KHZ
# Loading proasic3l.NOR3
# Loading proasic3l.AO1B
# Loading proasic3l.AOI1B
# Loading proasic3l.NOR3B
# Loading postsynth.read_address_traversal
# Loading proasic3l.OR2A
# Loading proasic3l.OR3B
# Loading proasic3l.DFN1E0C0
# Loading proasic3l.XNOR2
# Loading proasic3l.OR2B
# Loading proasic3l.OR3C
# Loading proasic3l.AX1
# Loading proasic3l.BUFF
# Loading postsynth.write_address_traversal
# Loading proasic3l.INBUF
# Loading postsynth.clock_div_1MHZ_10HZ
# Loading proasic3l.CLKINT
# Loading postsynth.spi_mode_config2
# Loading proasic3l.OA1A
# Loading proasic3l.OA1
# Loading proasic3l.DFN1E0P0
# Loading proasic3l.OR3
# Loading proasic3l.AO1
# Loading proasic3l.DFN0C0
# Loading proasic3l.AO1A
# Loading proasic3l.DFN0E1C0
# Loading proasic3l.OA1B
# Loading proasic3l.AO1D
# Loading proasic3l.MX2B
# Loading proasic3l.MX2
# Loading proasic3l.AO1C
# Loading proasic3l.OR3A
# Loading proasic3l.OA1C
# Loading proasic3l.DFN0P0
# Loading proasic3l.AXOI7
# Loading proasic3l.OAI1
# Loading proasic3l.DFN0E0P0
# Loading proasic3l.MX2C
# Loading proasic3l.MX2A
# Loading proasic3l.AX1E
# Loading proasic3l.AOI1
# Loading postsynth.orbit_control
# Loading proasic3l.XA1
# Loading proasic3l.XNOR3
# Loading proasic3l.AO13
# Loading proasic3l.AO12
# Loading proasic3l.AO18
# Loading proasic3l.XAI1
# Loading proasic3l.XOR3
# Loading proasic3l.XAI1A
# Loading postsynth.memory_controller
# Loading proasic3l.XO1
# Loading proasic3l.AND2A
# Loading proasic3l.AOI1A
# Loading postsynth.reset_pulse
# Loading postsynth.timestamp
# Loading postsynth.clock_div_26MHZ_1MHZ
# Loading postsynth.CLK_26MHZ
# Loading proasic3l.PLL
# Loading proasic3l.PLLPRIM
# Loading proasic3l.PLLINT
# Loading postsynth.spi_master
# Loading proasic3l.DLN1P1C1
# Loading proasic3l.DLN0C0
# Loading proasic3l.DLN0P0
# Loading proasic3l.AXOI5
# Loading proasic3l.DLN1
# Loading postsynth.sram_interface
# Loading proasic3l.DFN0E0C0
# Loading postsynth.read_buffer
# Loading postsynth.mag_test_data
# Loading proasic3l.DFN1E1
# Loading proasic3l.Dffpr
# Loading proasic3l.UDP_MUX2
# Loading proasic3l.UDPN_MUX2
# Loading proasic3l.Dffpf
# Loading proasic3l.DL2C_UDP
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Scott  Hostname: SCOTT-PC  ProcessID: 14132
# 
#           Attempting to use alternate WLF file "./wlft7e4czi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7e4czi
# 
#  ** Warning: FBSEL is unknown.
#  Time: 0.0 Instance: tb_full_system.full_system_0.CLK_26MHZ_0.Core.P1 
run -all
# End time: 20:37:13 on Apr 07,2016, Elapsed time: 0:00:29
# Errors: 0, Warnings: 2
