$date
	Sat Oct 22 21:12:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#516226
b10111 &
b10111 %
1$
b10111 !
1"
#516227
0"
#516230
b1000110 &
b1000110 %
#516234
b100011 &
b100011 %
#516238
b1101010 &
b1101010 %
#516242
b110101 &
b110101 %
#516246
b10100000 &
b10100000 %
#516250
b1010000 &
b1010000 %
#516254
b101000 &
b101000 %
#516258
b10100 &
b10100 %
#516262
b1010 &
b1010 %
#516266
b101 &
b101 %
#516270
b10000 &
b10000 %
#516274
b1000 &
b1000 %
#516278
b100 &
b100 %
#516282
b10 &
b10 %
#516286
b1 &
1#
b1 %
#516290
b0 &
b0 %
0#
0$
#1546882
b11100 &
b11100 %
1$
b11100 !
1"
#1546883
0"
#1546886
b1110 &
b1110 %
#1546890
b111 &
b111 %
#1546894
b10110 &
b10110 %
#1546898
b1011 &
b1011 %
#1546902
b100010 &
b100010 %
#1546906
b10001 &
b10001 %
#1546910
b110100 &
b110100 %
#1546914
b11010 &
b11010 %
#1546918
b1101 &
b1101 %
#1546922
b101000 &
b101000 %
#1546926
b10100 &
b10100 %
#1546930
b1010 &
b1010 %
#1546934
b101 &
b101 %
#1546938
b10000 &
b10000 %
#1546942
b1000 &
b1000 %
#1546946
b100 &
b100 %
#1546950
b10 &
b10 %
#1546954
b1 &
b1 %
1#
#1546958
b0 &
0#
b0 %
0$
#2540141
b1 !
1"
#2540142
b1 &
b1 %
1$
#2540143
0"
#2540146
1#
#2540150
b0 &
0#
b0 %
0$
#4500012
