(pcb "C:\Users\Anton Christensen\Desktop\controller\controller.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0-rc2-dev-374-g906b389fa)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  284722 1193.5  213523 1193.5  213523 49477.5  284722 49477.5
            284722 1193.5)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:C_Axial_L12.0mm_D6.5mm_P20.00mm_Horizontal
      (place C1 273050 24130 front 270 (PN 100nF))
    )
    (component Capacitors_THT:C_Axial_L12.0mm_D6.5mm_P20.00mm_Horizontal::1
      (place C2 264160 24130 front 270 (PN 10uF))
    )
    (component Connectors:BARREL_JACK
      (place J1 278130 29210 front 270 (PN Barrel_Jack))
    )
    (component "Connectors_IDC:IDC-Header_2x13_Pitch2.54mm_Straight"
      (place J2 220980 39370 front 0 (PN Conn_02x13_Odd_Even))
    )
    (component Pin_Headers:Pin_Header_Straight_1x15_Pitch2.54mm
      (place J3 238760 6350 front 180 (PN Conn_01x15_Female))
    )
    (component Pin_Headers:Pin_Header_Straight_1x15_Pitch2.54mm::1
      (place J4 254000 6350 front 180 (PN Conn_01x15_Female))
    )
    (component "TO_SOT_Packages_THT:TO-220-3_Horizontal"
      (place U1 261620 27940 front 0 (PN "LM1117-5.0"))
    )
  )
  (library
    (image Capacitors_THT:C_Axial_L12.0mm_D6.5mm_P20.00mm_Horizontal
      (outline (path signal 50  21050 3600  -1050 3600))
      (outline (path signal 50  21050 -3600  21050 3600))
      (outline (path signal 50  -1050 -3600  21050 -3600))
      (outline (path signal 50  -1050 3600  -1050 -3600))
      (outline (path signal 120  19020 0  16060 0))
      (outline (path signal 120  980 0  3940 0))
      (outline (path signal 120  16060 3310  3940 3310))
      (outline (path signal 120  16060 -3310  16060 3310))
      (outline (path signal 120  3940 -3310  16060 -3310))
      (outline (path signal 120  3940 3310  3940 -3310))
      (outline (path signal 100  20000 0  16000 0))
      (outline (path signal 100  0 0  4000 0))
      (outline (path signal 100  16000 3250  4000 3250))
      (outline (path signal 100  16000 -3250  16000 3250))
      (outline (path signal 100  4000 -3250  16000 -3250))
      (outline (path signal 100  4000 3250  4000 -3250))
      (pin Oval[A]Pad_1600x1600_um 2 20000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitors_THT:C_Axial_L12.0mm_D6.5mm_P20.00mm_Horizontal::1
      (outline (path signal 100  4000 3250  4000 -3250))
      (outline (path signal 100  4000 -3250  16000 -3250))
      (outline (path signal 100  16000 -3250  16000 3250))
      (outline (path signal 100  16000 3250  4000 3250))
      (outline (path signal 100  0 0  4000 0))
      (outline (path signal 100  20000 0  16000 0))
      (outline (path signal 120  3940 3310  3940 -3310))
      (outline (path signal 120  3940 -3310  16060 -3310))
      (outline (path signal 120  16060 -3310  16060 3310))
      (outline (path signal 120  16060 3310  3940 3310))
      (outline (path signal 120  980 0  3940 0))
      (outline (path signal 120  19020 0  16060 0))
      (outline (path signal 50  -1050 3600  -1050 -3600))
      (outline (path signal 50  -1050 -3600  21050 -3600))
      (outline (path signal 50  21050 -3600  21050 3600))
      (outline (path signal 50  21050 3600  -1050 3600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 20000 0)
    )
    (image Connectors:BARREL_JACK
      (outline (path signal 100  800 4500  -13700 4500))
      (outline (path signal 100  800 -4500  800 4500))
      (outline (path signal 100  -13700 -4500  800 -4500))
      (outline (path signal 100  -13700 4500  -13700 -4500))
      (outline (path signal 100  -10200 4500  -10200 -4500))
      (outline (path signal 120  900 4600  900 2000))
      (outline (path signal 120  -13800 4600  900 4600))
      (outline (path signal 120  900 -4600  -1000 -4600))
      (outline (path signal 120  900 -1900  900 -4600))
      (outline (path signal 120  -13800 -4600  -13800 4600))
      (outline (path signal 120  -5000 -4600  -13800 -4600))
      (outline (path signal 50  -14000 -4750  -14000 4750))
      (outline (path signal 50  -5000 -4750  -14000 -4750))
      (outline (path signal 50  -5000 -6750  -5000 -4750))
      (outline (path signal 50  -1000 -6750  -5000 -6750))
      (outline (path signal 50  -1000 -4750  -1000 -6750))
      (outline (path signal 50  1000 -4750  -1000 -4750))
      (outline (path signal 50  1000 -2000  1000 -4750))
      (outline (path signal 50  2000 -2000  1000 -2000))
      (outline (path signal 50  2000 2000  2000 -2000))
      (outline (path signal 50  1000 2000  2000 2000))
      (outline (path signal 50  1000 4500  1000 2000))
      (outline (path signal 50  1000 4750  -14000 4750))
      (outline (path signal 50  1000 4500  1000 4750))
      (pin Rect[A]Pad_3500x3500_um 3 -3000 -4700)
      (pin Rect[A]Pad_3500x3500_um 2 -6000 0)
      (pin Rect[A]Pad_3500x3500_um 1 0 0)
    )
    (image "Connectors_IDC:IDC-Header_2x13_Pitch2.54mm_Straight"
      (outline (path signal 120  -3655 5600  -1115 5600))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3405 -35830  -3405 5350))
      (outline (path signal 120  5945 -35830  -3405 -35830))
      (outline (path signal 120  5945 5350  5945 -35830))
      (outline (path signal 50  -3910 5850  6200 5850))
      (outline (path signal 50  -3910 -36080  -3910 5850))
      (outline (path signal 50  6200 -36080  -3910 -36080))
      (outline (path signal 50  6200 5850  6200 -36080))
      (outline (path signal 100  -3155 -35580  -2605 -35020))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  5695 -35580  5145 -35020))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5145 -35020  -2605 -35020))
      (outline (path signal 100  5695 -35580  -3155 -35580))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  -2605 -17490  -3155 -17490))
      (outline (path signal 100  -2605 -12990  -3155 -12990))
      (outline (path signal 100  -2605 -17490  -2605 -35020))
      (outline (path signal 100  -2605 4560  -2605 -12990))
      (outline (path signal 100  -3155 5100  -3155 -35580))
      (outline (path signal 100  5145 4560  5145 -35020))
      (outline (path signal 100  5695 5100  5695 -35580))
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x15_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -36830))
      (outline (path signal 100  1270 -36830  -1270 -36830))
      (outline (path signal 100  -1270 -36830  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -36890  1330 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  1330 -1270  1330 -36890))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 50  -1800 -37350  1800 -37350))
      (outline (path signal 50  1800 -37350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
    )
    (image Pin_Headers:Pin_Header_Straight_1x15_Pitch2.54mm::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -37350  1800 1800))
      (outline (path signal 50  -1800 -37350  1800 -37350))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  -1330 -36890  1330 -36890))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -36830  -1270 635))
      (outline (path signal 100  1270 -36830  -1270 -36830))
      (outline (path signal 100  1270 1270  1270 -36830))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "TO_SOT_Packages_THT:TO-220-3_Horizontal"
      (outline (path signal 100  4390 16660  4307.81 16114.7  4068.54 15617.9  3693.46 15213.6
            3215.88 14937.9  2678.25 14815.2  2128.34 14856.4  1615 15057.9
            1183.85 15401.7  873.208 15857.3  710.663 16384.3  710.663 16935.7
            873.208 17462.7  1183.85 17918.3  1615 18262.1  2128.34 18463.6
            2678.25 18504.8  3215.88 18382.1  3693.46 18106.4  4068.54 17702.1
            4307.81 17205.3  4390 16660))
      (outline (path signal 50  7790 19710  -2710 19710))
      (outline (path signal 50  7790 -1150  7790 19710))
      (outline (path signal 50  -2710 -1150  7790 -1150))
      (outline (path signal 50  -2710 19710  -2710 -1150))
      (outline (path signal 120  5080 3690  5080 1066))
      (outline (path signal 120  2540 3690  2540 1066))
      (outline (path signal 120  0 3690  0 1050))
      (outline (path signal 120  7660 19580  7660 3690))
      (outline (path signal 120  -2580 19580  -2580 3690))
      (outline (path signal 120  -2580 19580  7660 19580))
      (outline (path signal 120  -2580 3690  7660 3690))
      (outline (path signal 100  5080 3810  5080 0))
      (outline (path signal 100  2540 3810  2540 0))
      (outline (path signal 100  0 3810  0 0))
      (outline (path signal 100  7540 3810  -2460 3810))
      (outline (path signal 100  7540 13060  7540 3810))
      (outline (path signal 100  -2460 13060  7540 13060))
      (outline (path signal 100  -2460 3810  -2460 13060))
      (outline (path signal 100  7540 13060  -2460 13060))
      (outline (path signal 100  7540 19460  7540 13060))
      (outline (path signal 100  -2460 19460  7540 19460))
      (outline (path signal 100  -2460 13060  -2460 19460))
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_3500x3500_um 0 2540 16660)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3500x3500_um
      (shape (path F.Cu 3500  0 0  0 0))
      (shape (path B.Cu 3500  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_3500x3500_um
      (shape (rect F.Cu -1750 -1750 1750 1750))
      (shape (rect B.Cu -1750 -1750 1750 1750))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net Earth
      (pins C1-2 C2-2 J1-2 J2-2 J2-1 J3-2 J4-2 U1-1)
    )
    (net +12V
      (pins C1-1 J1-1 J2-25 U1-3)
    )
    (net +5V
      (pins C2-1 J2-12 J2-9 J2-4 J3-1 U1-2)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J2-Pad26)"
      (pins J2-26)
    )
    (net "Net-(J2-Pad24)"
      (pins J2-24)
    )
    (net "Net-(J2-Pad23)"
      (pins J2-23)
    )
    (net MCU_GPIO_19
      (pins J2-6 J4-10)
    )
    (net MCU_GPIO_21
      (pins J2-8 J4-11)
    )
    (net MCU_GPIO_05
      (pins J2-7 J4-8)
    )
    (net MCU_GPIO_18
      (pins J2-5 J4-9)
    )
    (net C5
      (pins J2-18 J3-5)
    )
    (net B~W~
      (pins J2-17 J4-5)
    )
    (net C3
      (pins J2-16 J3-6)
    )
    (net C4
      (pins J2-15 J4-6)
    )
    (net C1
      (pins J2-14 J3-7)
    )
    (net C2
      (pins J2-13 J4-7)
    )
    (net "Net-(J2-Pad11)"
      (pins J2-11)
    )
    (net MCU_GPIO_12
      (pins J2-20 J3-4)
    )
    (net MCU_GPIO_13
      (pins J2-22 J3-3)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10)
    )
    (net "Net-(J3-Pad11)"
      (pins J3-11)
    )
    (net "Net-(J3-Pad12)"
      (pins J3-12)
    )
    (net "Net-(J3-Pad13)"
      (pins J3-13)
    )
    (net "Net-(J3-Pad14)"
      (pins J3-14)
    )
    (net "Net-(J3-Pad15)"
      (pins J3-15)
    )
    (net "Net-(J4-Pad15)"
      (pins J4-15)
    )
    (net "Net-(J4-Pad14)"
      (pins J4-14)
    )
    (net "Net-(J4-Pad13)"
      (pins J4-13)
    )
    (net "Net-(J4-Pad12)"
      (pins J4-12)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1)
    )
    (net MCU_GPIO_15
      (pins J2-21 J4-3)
    )
    (net MCU_GPIO_02
      (pins J2-19 J4-4)
    )
    (net MCU_GPIO_25
      (pins J2-10 J3-8)
    )
    (class kicad_default "" +12V +5V B~W~ C1 C2 C3 C4 C5 Earth MCU_GPIO_02
      MCU_GPIO_05 MCU_GPIO_12 MCU_GPIO_13 MCU_GPIO_15 MCU_GPIO_18 MCU_GPIO_19
      MCU_GPIO_21 MCU_GPIO_25 "Net-(J1-Pad3)" "Net-(J2-Pad11)" "Net-(J2-Pad23)"
      "Net-(J2-Pad24)" "Net-(J2-Pad26)" "Net-(J2-Pad3)" "Net-(J3-Pad10)" "Net-(J3-Pad11)"
      "Net-(J3-Pad12)" "Net-(J3-Pad13)" "Net-(J3-Pad14)" "Net-(J3-Pad15)"
      "Net-(J3-Pad9)" "Net-(J4-Pad1)" "Net-(J4-Pad12)" "Net-(J4-Pad13)" "Net-(J4-Pad14)"
      "Net-(J4-Pad15)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 250  271919 4130  264160 4130)(net Earth)(type protect))
    (wire (path F.Cu 250  273050 4130  271919 4130)(net Earth)(type protect))
    (wire (path F.Cu 250  264160 4130  262570 4130)(net Earth)(type protect))
    (wire (path F.Cu 250  261620 5080  261620 27940)(net Earth)(type protect))
    (wire (path F.Cu 250  262570 4130  261620 5080)(net Earth)(type protect))
    (wire (path F.Cu 250  280130 35210  281940 33400)(net Earth)(type protect))
    (wire (path F.Cu 250  278130 35210  280130 35210)(net Earth)(type protect))
    (wire (path F.Cu 250  281940 13020  273050 4130)(net Earth)(type protect))
    (wire (path F.Cu 250  281940 33400  281940 13020)(net Earth)(type protect))
    (wire (path F.Cu 250  270510 24130  266700 27940)(net +12V)(type protect))
    (wire (path F.Cu 250  273050 24130  270510 24130)(net +12V)(type protect))
    (wire (path F.Cu 250  273050 24130  278130 29210)(net +12V)(type protect))
    (wire (path F.Cu 250  264160 24130  264160 27940)(net +5V)(type protect))
  )
)
