

================================================================
== Vivado HLS Report for 'QIO_accel'
================================================================
* Date:           Wed Jan 27 11:20:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4542|     4542| 45.420 us | 45.420 us |  4542|  4542|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- axis2type_loop1                  |       64|       64|         1|          1|          1|    64|    yes   |
        |- axis2type_loop2_axis2type_loop3  |     4096|     4096|         1|          1|          1|  4096|    yes   |
        |- type2axis_loop1                  |       65|       65|         3|          1|          1|    64|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_data_V), !map !105"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !111"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_data_V), !map !115"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !121"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @QIO_accel_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%init_val = alloca [64 x i32], align 16" [QIO/QIO_accel.cpp:10]   --->   Operation 16 'alloca' 'init_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%final_val = alloca [64 x i32], align 16"   --->   Operation 17 'alloca' 'final_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i1* %output_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:4]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i1* %input_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:5]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:6]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ 0, %0 ], [ %i, %axis2type_loop1 ]"   --->   Operation 22 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.48ns)   --->   "%icmp_ln105 = icmp eq i7 %i_0_i, -64" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 23 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%i = add i7 %i_0_i, 1" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %.preheader.i.preheader.preheader, label %axis2type_loop1" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:106->QIO/QIO_accel.cpp:12]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i7 %i_0_i to i64" [QIO/QIO.h:107->QIO/QIO_accel.cpp:12]   --->   Operation 30 'zext' 'zext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_9 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:3]   --->   Operation 31 'read' 'empty_9' <Predicate = (!icmp_ln105)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_data_V_val = extractvalue { i32, i1 } %empty_9, 0" [QIO/QIO_accel.cpp:3]   --->   Operation 32 'extractvalue' 'input_data_V_val' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr inbounds [64 x i32]* %init_val, i64 0, i64 %zext_ln107" [QIO/QIO.h:108->QIO/QIO_accel.cpp:12]   --->   Operation 33 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "store i32 %input_data_V_val, i32* %init_val_addr, align 4" [QIO/QIO.h:108->QIO/QIO_accel.cpp:12]   --->   Operation 34 'store' <Predicate = (!icmp_ln105)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp)" [QIO/QIO.h:109->QIO/QIO_accel.cpp:12]   --->   Operation 35 'specregionend' 'empty_10' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 36 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader.i.preheader" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %add_ln111, %axis2type_loop3 ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 38 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.09ns)   --->   "%icmp_ln111 = icmp eq i13 %indvar_flatten, -4096" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 39 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln111 = add i13 %indvar_flatten, 1" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 40 'add' 'add_ln111' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %"axis2type<int>.exit", label %axis2type_loop3" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @axis2type_loop2_axis)"   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 43 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str13) nounwind" [QIO/QIO.h:113->QIO/QIO_accel.cpp:12]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str13)" [QIO/QIO.h:113->QIO/QIO_accel.cpp:12]   --->   Operation 45 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:114->QIO/QIO_accel.cpp:12]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_12 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:3]   --->   Operation 47 'read' 'empty_12' <Predicate = (!icmp_ln111)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str13, i32 %tmp_3)" [QIO/QIO.h:118->QIO/QIO_accel.cpp:12]   --->   Operation 48 'specregionend' 'empty_13' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader.i.preheader"   --->   Operation 49 'br' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([64 x i32]* %init_val, [64 x i32]* %final_val)" [QIO/QIO_accel.cpp:13]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([64 x i32]* %init_val, [64 x i32]* %final_val)" [QIO/QIO_accel.cpp:13]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/1] (1.76ns)   --->   "br label %2" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i7 [ 0, %"axis2type<int>.exit" ], [ %i_3, %type2axis_loop1 ]"   --->   Operation 53 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.48ns)   --->   "%icmp_ln129 = icmp eq i7 %i_0_i1, -64" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 54 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 55 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_0_i1, 1" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 56 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %"type2axis<int>.exit", label %type2axis_loop1" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.48ns)   --->   "%icmp_ln133 = icmp eq i7 %i_0_i1, 63" [QIO/QIO.h:133->QIO/QIO_accel.cpp:14]   --->   Operation 58 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln129)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i7 %i_0_i1 to i64" [QIO/QIO.h:136->QIO/QIO_accel.cpp:14]   --->   Operation 59 'zext' 'zext_ln136' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr inbounds [64 x i32]* %final_val, i64 0, i64 %zext_ln136" [QIO/QIO.h:137->QIO/QIO_accel.cpp:14]   --->   Operation 60 'getelementptr' 'final_val_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:137->QIO/QIO_accel.cpp:14]   --->   Operation 61 'load' 'final_val_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 62 [1/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:137->QIO/QIO_accel.cpp:14]   --->   Operation 62 'load' 'final_val_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 63 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln133)" [QIO/QIO_accel.cpp:3]   --->   Operation 63 'write' <Predicate = (!icmp_ln129)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 65 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:130->QIO/QIO_accel.cpp:14]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_9 : Operation 67 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln133)" [QIO/QIO_accel.cpp:3]   --->   Operation 67 'write' <Predicate = (!icmp_ln129)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_2)" [QIO/QIO.h:139->QIO/QIO_accel.cpp:14]   --->   Operation 68 'specregionend' 'empty_15' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 69 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:15]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:105->QIO/QIO_accel.cpp:12) [21]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:105->QIO/QIO_accel.cpp:12) [21]  (0 ns)
	'getelementptr' operation ('init_val_addr', QIO/QIO.h:108->QIO/QIO_accel.cpp:12) [33]  (0 ns)
	'store' operation ('store_ln108', QIO/QIO.h:108->QIO/QIO_accel.cpp:12) of variable 'input_data_V_val', QIO/QIO_accel.cpp:3 on array 'init_val', QIO/QIO_accel.cpp:10 [34]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', QIO/QIO.h:111->QIO/QIO_accel.cpp:12) with incoming values : ('add_ln111', QIO/QIO.h:111->QIO/QIO_accel.cpp:12) [40]  (1.77 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', QIO/QIO.h:111->QIO/QIO_accel.cpp:12) with incoming values : ('add_ln111', QIO/QIO.h:111->QIO/QIO_accel.cpp:12) [40]  (0 ns)
	'icmp' operation ('icmp_ln111', QIO/QIO.h:111->QIO/QIO_accel.cpp:12) [41]  (2.1 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:129->QIO/QIO_accel.cpp:14) [57]  (1.77 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:129->QIO/QIO_accel.cpp:14) [57]  (0 ns)
	'getelementptr' operation ('final_val_addr', QIO/QIO.h:137->QIO/QIO_accel.cpp:14) [68]  (0 ns)
	'load' operation ('val', QIO/QIO.h:137->QIO/QIO_accel.cpp:14) on array 'final_val' [69]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('val', QIO/QIO.h:137->QIO/QIO_accel.cpp:14) on array 'final_val' [69]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
