xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_12MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/clk_wiz_12MHz/clk_wiz_12MHz_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_12MHz.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/clk_wiz_12MHz/clk_wiz_12MHz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
