{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:25:28 2010 " "Info: Processing started: Mon Nov 15 11:25:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 22 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pixel_clock " "Info: Detected ripple clock \"pixel_clock\" as buffer" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register horizontal_citac\[4\] register h_sync_b 144.13 MHz 6.938 ns Internal " "Info: Clock \"clock\" has Internal fmax of 144.13 MHz between source register \"horizontal_citac\[4\]\" and destination register \"h_sync_b\" (period= 6.938 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.411 ns + Longest register register " "Info: + Longest register to register delay is 3.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns horizontal_citac\[4\] 1 REG LCFF_X25_Y15_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y15_N9; Fanout = 5; REG Node = 'horizontal_citac\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { horizontal_citac[4] } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.461 ns) 1.413 ns Equal0~137 2 COMB LCCOMB_X24_Y14_N0 2 " "Info: 2: + IC(0.952 ns) + CELL(0.461 ns) = 1.413 ns; Loc. = LCCOMB_X24_Y14_N0; Fanout = 2; COMB Node = 'Equal0~137'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { horizontal_citac[4] Equal0~137 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.491 ns) 2.476 ns Equal0~138 3 COMB LCCOMB_X24_Y15_N26 3 " "Info: 3: + IC(0.572 ns) + CELL(0.491 ns) = 2.476 ns; Loc. = LCCOMB_X24_Y15_N26; Fanout = 3; COMB Node = 'Equal0~138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { Equal0~137 Equal0~138 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.521 ns) 3.315 ns Selector0~136 4 COMB LCCOMB_X24_Y15_N18 1 " "Info: 4: + IC(0.318 ns) + CELL(0.521 ns) = 3.315 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 1; COMB Node = 'Selector0~136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Equal0~138 Selector0~136 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.411 ns h_sync_b 5 REG LCFF_X24_Y15_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.411 ns; Loc. = LCFF_X24_Y15_N19; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector0~136 h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.569 ns ( 46.00 % ) " "Info: Total cell delay = 1.569 ns ( 46.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.842 ns ( 54.00 % ) " "Info: Total interconnect delay = 1.842 ns ( 54.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { horizontal_citac[4] Equal0~137 Equal0~138 Selector0~136 h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { horizontal_citac[4] Equal0~137 Equal0~138 Selector0~136 h_sync_b } { 0.000ns 0.952ns 0.572ns 0.318ns 0.000ns } { 0.000ns 0.461ns 0.491ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.288 ns - Smallest " "Info: - Smallest clock skew is -3.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.585 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.879 ns) 3.755 ns pixel_clock 2 REG LCFF_X26_Y17_N15 4 " "Info: 2: + IC(1.850 ns) + CELL(0.879 ns) = 3.755 ns; Loc. = LCFF_X26_Y17_N15; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.602 ns) 5.585 ns h_sync_b 3 REG LCFF_X24_Y15_N19 3 " "Info: 3: + IC(1.228 ns) + CELL(0.602 ns) = 5.585 ns; Loc. = LCFF_X24_Y15_N19; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { pixel_clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 44.89 % ) " "Info: Total cell delay = 2.507 ns ( 44.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.078 ns ( 55.11 % ) " "Info: Total interconnect delay = 3.078 ns ( 55.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.585 ns" { clock pixel_clock h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.585 ns" { clock clock~combout pixel_clock h_sync_b } { 0.000ns 0.000ns 1.850ns 1.228ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.873 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.879 ns) 3.755 ns pixel_clock 2 REG LCFF_X26_Y17_N15 4 " "Info: 2: + IC(1.850 ns) + CELL(0.879 ns) = 3.755 ns; Loc. = LCFF_X26_Y17_N15; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.528 ns) + CELL(0.000 ns) 7.283 ns pixel_clock~clkctrl 3 COMB CLKCTRL_G11 17 " "Info: 3: + IC(3.528 ns) + CELL(0.000 ns) = 7.283 ns; Loc. = CLKCTRL_G11; Fanout = 17; COMB Node = 'pixel_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { pixel_clock pixel_clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 8.873 ns horizontal_citac\[4\] 4 REG LCFF_X25_Y15_N9 5 " "Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 8.873 ns; Loc. = LCFF_X25_Y15_N9; Fanout = 5; REG Node = 'horizontal_citac\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { pixel_clock~clkctrl horizontal_citac[4] } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 28.25 % ) " "Info: Total cell delay = 2.507 ns ( 28.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.366 ns ( 71.75 % ) " "Info: Total interconnect delay = 6.366 ns ( 71.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { clock pixel_clock pixel_clock~clkctrl horizontal_citac[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { clock clock~combout pixel_clock pixel_clock~clkctrl horizontal_citac[4] } { 0.000ns 0.000ns 1.850ns 3.528ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.585 ns" { clock pixel_clock h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.585 ns" { clock clock~combout pixel_clock h_sync_b } { 0.000ns 0.000ns 1.850ns 1.228ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { clock pixel_clock pixel_clock~clkctrl horizontal_citac[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { clock clock~combout pixel_clock pixel_clock~clkctrl horizontal_citac[4] } { 0.000ns 0.000ns 1.850ns 3.528ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { horizontal_citac[4] Equal0~137 Equal0~138 Selector0~136 h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { horizontal_citac[4] Equal0~137 Equal0~138 Selector0~136 h_sync_b } { 0.000ns 0.952ns 0.572ns 0.318ns 0.000ns } { 0.000ns 0.461ns 0.491ns 0.521ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.585 ns" { clock pixel_clock h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.585 ns" { clock clock~combout pixel_clock h_sync_b } { 0.000ns 0.000ns 1.850ns 1.228ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { clock pixel_clock pixel_clock~clkctrl horizontal_citac[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { clock clock~combout pixel_clock pixel_clock~clkctrl horizontal_citac[4] } { 0.000ns 0.000ns 1.850ns 3.528ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_b\[6\] v_enable 17.204 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_b\[6\]\" through register \"v_enable\" is 17.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.107 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 9.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.879 ns) 3.755 ns pixel_clock 2 REG LCFF_X26_Y17_N15 4 " "Info: 2: + IC(1.850 ns) + CELL(0.879 ns) = 3.755 ns; Loc. = LCFF_X26_Y17_N15; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.879 ns) 5.862 ns h_sync_b 3 REG LCFF_X24_Y15_N19 3 " "Info: 3: + IC(1.228 ns) + CELL(0.879 ns) = 5.862 ns; Loc. = LCFF_X24_Y15_N19; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { pixel_clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.000 ns) 7.530 ns h_sync_b~clkctrl 4 COMB CLKCTRL_G10 50 " "Info: 4: + IC(1.668 ns) + CELL(0.000 ns) = 7.530 ns; Loc. = CLKCTRL_G10; Fanout = 50; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 9.107 ns v_enable 5 REG LCFF_X33_Y19_N25 10 " "Info: 5: + IC(0.975 ns) + CELL(0.602 ns) = 9.107 ns; Loc. = LCFF_X33_Y19_N25; Fanout = 10; REG Node = 'v_enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 37.18 % ) " "Info: Total cell delay = 3.386 ns ( 37.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.721 ns ( 62.82 % ) " "Info: Total interconnect delay = 5.721 ns ( 62.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { clock clock~combout pixel_clock h_sync_b h_sync_b~clkctrl v_enable } { 0.000ns 0.000ns 1.850ns 1.228ns 1.668ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.820 ns + Longest register pin " "Info: + Longest register to pin delay is 7.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v_enable 1 REG LCFF_X33_Y19_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N25; Fanout = 10; REG Node = 'v_enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_enable } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.322 ns) 1.843 ns signal_b~110 2 COMB LCCOMB_X26_Y17_N8 1 " "Info: 2: + IC(1.521 ns) + CELL(0.322 ns) = 1.843 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 1; COMB Node = 'signal_b~110'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { v_enable signal_b~110 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.971 ns) + CELL(3.006 ns) 7.820 ns signal_b\[6\] 3 PIN PIN_AB11 0 " "Info: 3: + IC(2.971 ns) + CELL(3.006 ns) = 7.820 ns; Loc. = PIN_AB11; Fanout = 0; PIN Node = 'signal_b\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { signal_b~110 signal_b[6] } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 42.56 % ) " "Info: Total cell delay = 3.328 ns ( 42.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.492 ns ( 57.44 % ) " "Info: Total interconnect delay = 4.492 ns ( 57.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { v_enable signal_b~110 signal_b[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { v_enable signal_b~110 signal_b[6] } { 0.000ns 1.521ns 2.971ns } { 0.000ns 0.322ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { clock clock~combout pixel_clock h_sync_b h_sync_b~clkctrl v_enable } { 0.000ns 0.000ns 1.850ns 1.228ns 1.668ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { v_enable signal_b~110 signal_b[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { v_enable signal_b~110 signal_b[6] } { 0.000ns 1.521ns 2.971ns } { 0.000ns 0.322ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Allocated 120 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:25:29 2010 " "Info: Processing ended: Mon Nov 15 11:25:29 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
