
AVRASM ver. 2.1.51  C:\Users\Rasmus Strong Jensen\.ssh\Pole-position\Pole-position\Pole-position.asm Tue Apr 24 01:40:43 2012

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\AVR Studio 5.1\extensions\Atmel\AVRAssembler\2.1.51.17\AvrAssembler/Include\m32adef.inc'
C:\Users\Rasmus Strong Jensen\.ssh\Pole-position\Pole-position\Pole-position.asm(13): Including file 'C:\Program Files (x86)\Atmel\AVR Studio 5.1\extensions\Atmel\AVRAssembler\2.1.51.17\AvrAssembler/Include\M32ADEF.INC'
C:\Users\Rasmus Strong Jensen\.ssh\Pole-position\Pole-position\Pole-position.asm(14): Including file 'C:\Users\Rasmus Strong Jensen\.ssh\Pole-position\Pole-position\slotcar.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32A.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m32Adef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega32A
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega32A
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M32ADEF_INC_
                 #define _M32ADEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega32A
                 #pragma AVRPART ADMIN PART_NAME ATmega32A
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x95
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	OCR0	= 0x3c
                 .equ	GICR	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK	= 0x39
                 .equ	TIFR	= 0x38
                 .equ	SPMCR	= 0x37
                 .equ	TWCR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	OCDR	= 0x31
                 .equ	SFIOR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	ASSR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	UBRRH	= 0x20
                 .equ	UCSRC	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR	= 0x0c
                 .equ	UCSRA	= 0x0b
                 .equ	UCSRB	= 0x0a
                 .equ	UBRRL	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	TWDR	= 0x03
                 .equ	TWAR	= 0x02
                 .equ	TWSR	= 0x01
                 .equ	TWBR	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDTOE	= 4	; RW
                 .equ	WDDE	= WDTOE	; For compatibility
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; GICR - General Interrupt Control Register
                 .equ	GIMSK	= GICR	; For compatibility
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                 
                 ; GIFR - General Interrupt Flag Register
                 .equ	INTF2	= 5	; External Interrupt Flag 2
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 .equ	INTF1	= 7	; External Interrupt Flag 1
                 
                 ; MCUCR - General Interrupt Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 1
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 ; TCCR2 - Timer/Counter2 Control Register
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM21	= 3	; Clear Timer/Counter2 on Compare Match
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Output Mode bit 0
                 .equ	COM21	= 5	; Compare Output Mode bit 1
                 .equ	WGM20	= 6	; Pulse Width Modulator Enable
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2 - Timer/Counter2 Output Compare Register
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	FOC1B	= 2	; Force Output Compare 1B
                 .equ	FOC1A	= 3	; Force Output Compare 1A
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** USART ************************
                 ; UDR - USART I/O Data Register
                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSRA - USART Control and Status Register A
                 .equ	USR	= UCSRA	; For compatibility
                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                 .equ	U2X	= 1	; Double the USART transmission speed
                 .equ	UPE	= 2	; Parity Error
                 .equ	PE	= UPE	; For compatibility
                 .equ	DOR	= 3	; Data overRun
                 .equ	FE	= 4	; Framing Error
                 .equ	UDRE	= 5	; USART Data Register Empty
                 .equ	TXC	= 6	; USART Transmitt Complete
                 .equ	RXC	= 7	; USART Receive Complete
                 
                 ; UCSRB - USART Control and Status Register B
                 .equ	UCR	= UCSRB	; For compatibility
                 .equ	TXB8	= 0	; Transmit Data Bit 8
                 .equ	RXB8	= 1	; Receive Data Bit 8
                 .equ	UCSZ2	= 2	; Character Size
                 .equ	CHR9	= UCSZ2	; For compatibility
                 .equ	TXEN	= 3	; Transmitter Enable
                 .equ	RXEN	= 4	; Receiver Enable
                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSRC - USART Control and Status Register C
                 .equ	UCPOL	= 0	; Clock Polarity
                 .equ	UCSZ0	= 1	; Character Size
                 .equ	UCSZ1	= 2	; Character Size
                 .equ	USBS	= 3	; Stop Bit Select
                 .equ	UPM0	= 4	; Parity Mode Bit 0
                 .equ	UPM1	= 5	; Parity Mode Bit 1
                 .equ	UMSEL	= 6	; USART Mode Select
                 .equ	URSEL	= 7	; Register Select
                 
                 .equ	UBRRHI	= UBRRH	; For compatibility
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                 .equ	ADFR	= ADATE	; For compatibility
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; SFIOR - Special Function IO Register
                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 .equ	SM0	= 4	; Sleep Mode Select
                 .equ	SM1	= 5	; Sleep Mode Select
                 .equ	SM2	= 6	; Sleep Mode Select
                 .equ	SE	= 7	; Sleep Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	MCUSR	= MCUCSR	; For compatibility
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1&0
                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PUD	= 2	; Pull-up Disable
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCR - Store Program Memory Control Register
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write secion read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler bits
                 .equ	TWPS1	= 1	; TWI Prescaler bits
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 2048
                 .equ	RAMEND	= 0x085f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x03ff
                 .equ	EEPROMEND	= 0x03ff
                 .equ	EEADRBITS	= 10
                 #pragma AVRPART MEMORY PROG_FLASH 32768
                 #pragma AVRPART MEMORY EEPROM 1024
                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x3800
                 .equ	NRWW_STOP_ADDR	= 0x3fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x37ff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x3f00
                 .equ	SECONDBOOTSTART	= 0x3e00
                 .equ	THIRDBOOTSTART	= 0x3c00
                 .equ	FOURTHBOOTSTART	= 0x3800
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	OC2addr	= 0x0008	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x000a	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000c	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000e	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0010	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x0012	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x0014	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0016	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0018	; Serial Transfer Complete
                 .equ	URXCaddr	= 0x001a	; USART, Rx Complete
                 .equ	UDREaddr	= 0x001c	; USART Data Register Empty
                 .equ	UTXCaddr	= 0x001e	; USART, Tx Complete
                 .equ	ADCCaddr	= 0x0020	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0022	; EEPROM Ready
                 .equ	ACIaddr	= 0x0024	; Analog Comparator
                 .equ	TWIaddr	= 0x0026	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                 
                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                 
                 #endif  /* _M32ADEF_INC_ */
                 
                 
                  * Pole_position.asm
                  *
                  *  Created: 06-04-2012 19:30:57
                  *  Author:
                  *			Anders Oestergaard Hansen, 
                  *			Andreas Baldur Hansen,
                  *			Morten Markmann,  
                  *			Rasmus Strong Jensen,
                  *			Yonas Moa Alizadeh
                  */ 
                 
                  .include "M32ADEF.INC"
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32A.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m32Adef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega32A
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega32A
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M32ADEF_INC_
                 
                 #endif  /* _M32ADEF_INC_ */
                 
                  .include "slotcar.inc"		
                 
                 ;***** Created: 2011-04-14 19:00 *****************************************
                 ;*************************************************************************
                 ;* Library for the SlotCar project
                 ;* 
                 ;* Author	     : RobTek gruppe 2
                 ;* File Name         : "slotcar.inc"
                 ;* Title             : SlotCar library
                 ;* Date              : 2011-02-09
                 ;* Version           : 1.1
                 ;* Target MCU        : ATmega32
                 ;* 
                 ;*************************************************************************
                 
                 #ifndef _slotcar_INC_
                 #define _slotcar_INC_
                 
                 //----------------------------------------------------------------------------------------------------------------------------
                 //
                 //	Start custom registers configuration
                 //
                 //	NOTICE:
                 //	The CBI and SBI instructions work with registers $00 to $1F only
                 //
                 	
                 	/*
                 		Register definitions
                 	*/
                 	.equ	PRGSR	= 0x99 	; Program Status Register
                 	.equ	COMSR	= 0x98	; Communication Status Register
                 	.equ	DCYCLE	= 0x97	; Dutycycle Register	
                 	.equ	NUM		= 0x96	; Numerator - Tæller
                 	.equ	DNOM	= 0x95	; Denominator - Nævner
                 	.equ	RESULT	= 0x94	; Result of 8bit division
                 	.equ	INDRL	= 0x93	; Input delay low byte
                 	.equ	INDRH	= 0x92	; Input delay high byte
                 	.equ	TMPL	= 0x91	; Temporary low byte holder for allowed next input delay
                 	.equ	TMPH	= 0x90	; Temproary high byte holder for allowed next input delay
                 
                 
                 	/*
                 		PRGSR - Program Status Register
                 	*/
                 	.equ	AUTO	= 0	; Auto Mode
                 	.equ	TLM		= 1	; Track Learning Mode
                 	.equ	IND		= 2	; Waiting for a new byte to arrive within a fixed time periode
                 	;.equ	-		= 3	; 
                 	;.equ	-		= 4	; 
                 	;.equ	-		= 5	; 
                 	;.equ	-		= 6	; 
                 	;.equ	-		= 7	; 
                 
                 
                 	/* 
                 		COMSR - Communication Status Register
                 	*/
                 	.equ	TYP0	= 0	; Type0
                 	.equ	TYP1	= 1	; Type1
                 	.equ	CMD0	= 2	; Command0
                 	.equ	CMD1	= 3	; Command1
                 	.equ	PAR0	= 4	; Parameter0
                 	.equ	PAR1	= 5	; Parameter1
                 	.equ	PAR2	= 6	; Parameter2
                 	;.equ	-		= 7	;
                 
                 //
                 //	End custom registers configuration
                 //
                 //----------------------------------------------------------------------------------------------------------------------------
                 
                 #endif  /* _M32DEF_INC_ */
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start custom definitions
                 //
                 
                 	.def 	temp = R17					; temporary register
                 	.def 	temp2 = R18					; temporary register 2
                 	.def	MDCYCLE = R19				; Motor PWM dutycycle register
                 	.def	EDCYCLE = R20				; Electromagnet PWM dutycycle register
                 	.def 	HallCounter1 = R21			; Hall Sensor Counter1 register
                 	.def	HallCounter2 = R22			; Hall Sensor Counter2 register
                 	.def	TXreg = R23					; Transmit USART register
                 
                 
                 //
                 // End custom definitions
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start interupt vector configuration
                 //
                 
                 	/* 
                 		Interupt vector address for Reset 
                 	*/
                 	.org 0x00
000000 c0ff      		RJMP INIT
                 
                 	/* 
                 		Interupt vector address for UART Receiver 
                 	*/
                 	.org URXCaddr		
00001a c129      		RJMP SERIAL_DATA_RECEIVED_HANDELER	
                 
                 	/* 
                 		Interupt vector address for INT0 - Accelerometer 
                 	*/
                 	.org INT0addr	 
000002 c1ce      		RJMP INTERRUPT0_HANDELER			
                 
                 	/* 
                 		Interupt vector address for INT0 - Opto sensor 1 and 2 
                 	*/
                 	.org INT1addr	 
000004 c1ce      		RJMP INTERRUPT1_HANDELER			
                 
                 	/* 
                 		Interupt vector address for INT0 - Hall sensor 
                 	*/
                 	.org INT2addr	 
000006 c1d7      		RJMP INTERRUPT2_HANDELER			
                 		
                 	/*
                 		Timer 1 Output Compare Match A
                 	*/
                 	.org OC1Aaddr
00000e 940c 01ec 		JMP OC1A_INTERRUPT_HANDLER						
                 
                 //
                 // End interupt vector configuration
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 /*********************************************** INITIALSING MACROS ******************************************/
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start INIT routine
                 //
                 
                 	.ORG 0x100	; The INIT routines originates at address: 0x100, please be aware that this might chance
                 				; due to the number of interupt vectors in use
                 
                 	INIT:
                 		
                 		//-------------------------------------------------------------------------------------------------------------
                 		//
                 		// Start initialising stack
                 		//
                 
000100 e008      			LDI 	R16, HIGH(RAMEND)			; Initialize stack		
000101 bf0e      			OUT 	SPH, R16
000102 e50f      			LDI 	R16, LOW(RAMEND)
000103 bf0d      			OUT 	SPL, R16
                 
                 		//
                 		// End initialising stack
                 		//
                 		//-------------------------------------------------------------------------------------------------------------
                 
                 		//-------------------------------------------------------------------------------------------------------------
                 		//
                 		// Start initialising core system elements:
                 		//		- Serial communication
                 		//		- Motor PWM
                 		//		- Electromagnet PWM
                 		//		- Timer1
                 		//		- External interrupts
                 		//		- Accelerometer 
                 		//		- Hall sensor
                 		//
                 		
000104 940e 011c 			CALL	INITIALIZE_SERIAL_COMMUNICATION	; Initialize Serial Communication
000106 940e 0137 			CALL	INITIALIZE_MOTOR_PWM			; Initialize MOTOR PWM
000108 940e 012d 			CALL 	INITIALIZE_TIMER1				; Initialize Timer1
00010a 940e 0127 			CALL	INITIALIZE_ELECTRO_MAGNET_PWM	; Initialize ELECTROMAGNET PWM
00010c 940e 013d 			CALL	INITIALIZE_EXTERNAL_INTERRUPTS	; Initialize INT0 + INT1 + INT2
                 
00010e 2755      			CLR		HallCounter1					; Clear Hall Counter1 Register
00010f 2766      			CLR		HallCounter2					; Clear Hall Counter2 Register
000110 e010      			LDI		temp, 0x00
000111 9310 0099 			STS		PRGSR, temp						; Clear Program Status register
000113 9310 0098 			STS		COMSR, temp						; Clear Communication Status register
                 			
000115 9a8e      			SBI		DDRD, 6							; PD6 Input - Opto 1/2
000116 9aa1      			SBI		DDRC, 1							; PC1 Output - Red LED
000117 9ad5      			SBI		DDRA, 5							; PA5 Output - Blue LED
000118 9ad6      			SBI		DDRA, 6							; PA6 Output - Blue LED - Ground
000119 98de      			CBI 	PORTA, 6						; PA6 - Ground
                 
                 		//
                 		// End initialising core system elements:
                 		//	
                 		//-------------------------------------------------------------------------------------------------------------
                 
00011a 9478      		SEI										; Enable global interrupt
                 
                 
                 //
                 // End INIT routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start MAIN routine
                 //
                 	MAIN:
00011b cfff      		RJMP MAIN
                 //
                 // End MAIN routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 
                 /*********************************************** INITIALSING ROUTINES ****************************************/
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start initialising serial communication
                 //
                 
                 	INITIALIZE_SERIAL_COMMUNICATION:
00011c e010              LDI 	temp, 0x00								; Clear all error flags
00011d b91b              OUT		UCSRA, temp
                 
00011e e918      		LDI 	temp, (1<<RXEN)|(1<<RXCIE)|(1<<TXEN)	; Enable receive, receive interrupt and transmit
00011f b91a      		OUT		UCSRB, temp
                 		
000120 e816      		LDI		temp, (1<<UCSZ0)|(1<<UCSZ1)|(1<<URSEL)	; 8bit data, asynchronous, no parity, one stop bit.		
000121 bd10      		OUT 	UCSRC, temp								; URSEL: 1 to reach UCSRC register
                 
000122 e617      		LDI		temp, 0x67								; Configuring baudrate to 9600 bps.					
000123 b919      		OUT		UBRRL, temp	
000124 e010      		LDI 	temp, 0x00		
000125 bd10      		OUT		UBRRH, temp		
                 
000126 9508      		RET												; Return to caller 
                 
                 //
                 // End initialising serial communication
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start initialising electro magnet PWM 
                 //
                 		
                 	INITIALIZE_ELECTRO_MAGNET_PWM:
000127 9abb      		SBI 	DDRB, 3									; OC0 (PB3) Output - Electromagnet
                 					
000128 e040      		LDI		EDCYCLE, 0x00							; Load startvalue of dcycle 
000129 bf4c      		OUT 	OCR0, EDCYCLE
                  		
00012a e611      		LDI 	temp, (1<<CS00)|(1<<COM01)|(1<<WGM00)	; No prescaler. Phase correct PWM mode. Non-inverted PWM.
00012b bf13      		OUT 	TCCR0, temp
                 		
00012c 9508      		RET												; Return to caller 
                 //
                 // End initialising electro magnet PWM 
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start initialising Timer1 
                 //
                 
                 	INITIALIZE_TIMER1:
00012d ef1f      		LDI		temp, 0xFF								; Compare match occours when TCNT1 reaches 0xFFFF
00012e bd1b      		OUT		OCR1AH, temp
00012f bd1a      		OUT		OCR1AL, temp
                 
                 		// MISSING CONFIGURATION OF INDRL AND INDRH WHICH HOLDS THE NEXT INPUT BYTE DELAY VALUE
                 		//LDI	R16, 0x0
                 		//STS	INDRL, R16
                 		//LDI	R16, 0x0
                 		//STS	INDRH, R16
                 
000130 e010      		LDI		temp, 0x00								; Compare match mode, 1024 prescaller. If no prescaller: CS12 = 0
000131 bd1f      		OUT		TCCR1A, temp
000132 e01d      		LDI		temp, (1<<WGM12)|(1<<CS12)|(1<<CS10)
000133 bd1e      		OUT		TCCR1B, temp
                 		
000134 e110      		LDI		temp, (1<<OCIE1A)						; Timer 1 Output Compare A Match Interrupt Enable
000135 bf19      		OUT		TIMSK, temp
                 
000136 9508      		RET												; Return to caller
                 
                 //
                 // End initialising Timer1 
                 //
                 //-------------------------------------------------------------------------------------------------------------	
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start initialising Motor PWM 
                 //
                 		
                 	INITIALIZE_MOTOR_PWM:
000137 9a8f      		SBI 	DDRD, 7									; OC2 (PD7) Output - Motor
                 		
000138 e030      		LDI		MDCYCLE, 0x00							; Load startvalue of dcycle
000139 bd33      		OUT 	OCR2, MDCYCLE			
                  		
00013a e611      		LDI 	temp, (1<<CS20)|(1<<COM21)|(1<<WGM20)	; No prescaler. Phase correct PWM mode. Non-inverted PWM.
00013b bd15      		OUT 	TCCR2, temp
                 		
00013c 9508      		RET												; Return to caller
                 
                 //
                 // End initialising Motor PWM 
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start initialising External Interrupt 
                 //
                 
                 	INITIALIZE_EXTERNAL_INTERRUPTS:
00013d e01f      		LDI		temp, (1<<ISC00)|(1<<ISC01)|(1<<ISC10)|(1<<ISC11)	; Enable rising edge of INT0 and INT1
00013e bf15      		OUT		MCUCR, temp									
                 	
00013f e410      		LDI 	temp, (1<<ISC2)										; Enable rising edge of INT2
000140 bf14      		OUT 	MCUCSR, temp				
                 
000141 ee10      		LDI 	temp, (1<<INT0)|(1<<INT1)|(1<<INT2)					; Enable INT0, INT1 & INT2
000142 bf1b      		OUT 	GICR, temp					
                 
000143 9508      		RET															; Return to caller
                 
                 //
                 // End initialising External Interrupt 
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 
                 /*********************************************** INTERRUPT HANDELERS *****************************************/
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start USART data received interrupt handeler 
                 //
                 
                 	SERIAL_DATA_RECEIVED_HANDELER:	
000144 9aa9      		SBI		PortC, 1								; PC1 LED blink
000145 9ade      		SBI		PortA, 6
000146 940e 0238 		CALL	DELAY
000148 98a9      		CBI		PortC, 1
000149 98de      		CBI		PortA, 6		
                 		
                 		SDRH_STEP1:
00014a 9110 0098 			LDS		temp, COMSR							; Check if IND is flagged in
00014c 2f01      			MOV		R16, temp 							; COMSR
00014d 7004      			ANDI	R16,(1 << IND)						; 			
                 		
00014e f419      			BRNE SDRH_STEP2								; If IND is flagged in COMSR
                 			SDRH_STEP1_1:								; unflagged it, if not
00014f e000      				LDI R16, (0 << IND)						; jump to SDRH_STEP2
000150 9300 0098 				STS COMSR, R16							;
                 
                 		SDRH_STEP2:
000152 b11c      			IN		temp, UDR							; Read byte from UDR
000153 5310      			SUBI	temp, 0x30							; Convert from Ascii to HEX
                 		
                 		SDRH_STEP3:
000154 9100 0098 			LDS		R16, COMSR							; Check if TYP0 or TYP1 is
000156 7003      			ANDI	R16, ((1 << TYP0) | (1 << TYP1))	; flagged in COMSR
                 			
000157 f4aa      			BRPL	SDRH_STEP4							; If they are set jump to SDRH_STEP4
                 			SDRH_STEP3_1:								; if they ae not set flag them
000158 2f01      				MOV		R16, temp 						; based on the byte just read in UDR
000159 3505      				CPI		R16, 0x55						; 
00015a f431      				BRNE	SDRH_STEP3_2					; If read udr is 0x55, type is of SET
00015b e001      				LDI		R16, ((1 << TYP0) | (0 << TYP1)); Set the TYP flags to the correct combination
00015c 9300 0098 				STS		COMSR, R16						; and update COMSR
00015e 940e 024f 				CALL	WAIT_FOR_INPUT					; Start the input delay for next control byte
000160 9518      				RETI									; Return from where we were interruptet and enable interrupts
                 
                 			SDRH_STEP3_2:								; Check if type is 0xAA (GET)
000161 2f01      				MOV		R16, temp 						; 
000162 3a0a      				CPI		R16, 0xAA						; 
000163 f431      				BRNE	SDRH_STEP3_3					; If read udr is 0xAA, type is of GET
000164 e002      				LDI		R16, ((0 << TYP0) | (1 << TYP1)); Set the TYP flags to the correct combination
000165 9300 0098 				STS		COMSR, R16						; and update COMSR
000167 940e 024f 				CALL	WAIT_FOR_INPUT					; Start the input delay for next control byte
000169 9518      				RETI									; Return from where we were interruptet and enable interrupts
                 
                 			SDRH_STEP3_3:								; Command is not recognized												
00016a 940e 0245 				CALL	CLRCOMSR						; Clear COMSR
00016c 9518      				RETI									; Return from where we were interruptet and enable interrupts
                 					
                 		SDRH_STEP4:
00016d 9100 0098 			LDS		R16, COMSR							; Check if CMD0 or CMD1 is
00016f 700c      			ANDI	R16, ((1 << CMD0) | (1 << CMD1))	; flagged in COMSR
                 
000170 f4ea      			BRPL	SDRH_STEP5							; If they are set jump to SDRH_STEP5
                 			SDRH_STEP4_1:								; if they ae not set flag them
000171 2f01      				MOV		R16, temp 						; based on the byte just read in UDR
000172 3100      				CPI		R16, 0x10						; 
000173 f431      				BRNE	SDRH_STEP4_2					; If read udr is 0x10, command is START
000174 e004      				LDI		R16, ((1 << CMD0) | (0 << CMD1)); Set the CMD flags to the correct combination
000175 9300 0098 				STS		COMSR, R16						; and update COMSR
000177 940e 024f 				CALL	WAIT_FOR_INPUT					; Start the input delay for next control byte
000179 9518      				RETI									; Return from where we were interruptet and enable interrupts
                 			SDRH_STEP4_2:	
00017a 2f01      				MOV		R16, temp 						; based on the byte just read in UDR
00017b 3101      				CPI		R16, 0x11						; 
00017c f431      				BRNE	SDRH_STEP4_3					; If read udr is 0x11, type is of STOP
00017d e030      				LDI		MDCYCLE, 0x0					; Set MDCYCLE to 0%
00017e 940e 0206 				CALL	UPDATE_DUTYCYCLE				; and call UPDATE_DUTYCYCLE
000180 940e 0245 				CALL	CLRCOMSR						; Clear COMSR
000182 9518      				RETI									; Return and enable interrupts
                 			SDRH_STEP4_3:
000183 2f01      				MOV		R16, temp 						; based on the byte just read in UDR
000184 3102      				CPI		R16, 0x12						; 
000185 f429      				BRNE	SDRH_STEP4_4					; If read udr is 0x12, command is AUTOMODE
000186 940e 01fa 				CALL	AUTOMODE						; and afterwards call CLRSOMR which clears
000188 940e 0245 				CALL	CLRCOMSR						; COMSR.
00018a 9518      				RETI									; And finally return to from where we interruptet and
                 														; enable interrupts
                 
                 			SDRH_STEP4_4:								; Command is not recognized												
00018b 940e 0245 				CALL	CLRCOMSR						; Clear COMSR
00018d 9518      				RETI									; Return from where we were interruptet
                 														; and enable interrupts
                 		SDRH_STEP5:
00018e 9100 0098 			LDS		R16, COMSR							; Check if command is START COMSR
000190 700c      			ANDI	R16, ((1 << CMD0) | (1 << CMD1))	;
000191 3004      			CPI		R16, (1 << CMD0)					;
                 
000192 f5e9      			BRNE	SDRH_STEP6							; If command is not START in COMSR
                 			SDRH_STEP5_1:								; Jump to SDRH_STEP6, if command is START
000193 9100 0098 				LDS		R16, COMSR						; in COMSR, start checking parameters
000195 7100      				ANDI	R16, (1 << PAR0)
                 				
000196 f492      				BRPL	SDRH_STEP5_2					; If PAR0 is flagged jump to SDRH_STEP5_2
                 				SDRH_STEP5_1_1:							; Else get parameter byte
000197 2f01      					MOV		R16, temp					; Reading parameter byte from UDR
000198 3000      					CPI		R16, 0x0					; Checking if parameter byte is 0
                 					
000199 f431      					BRNE	SDRH_STEP5_1_2				; If parameter byte is not 0 jump to SDRH_STEP5_1_2
00019a e030      					LDI		MDCYCLE, 0x0				; Else parameter byte is 0 and MDCYCLE is set to 0
00019b 940e 0206 					CALL 	UPDATE_DUTYCYCLE			; and motor PWM is updated with value in MDCYCLE
00019d 940e 0245 					CALL	CLRCOMSR					; Clear COMSR
00019f 9518      					RETI								; Return to where we were interrupted and enable interrupts
                 				
                 				SDRH_STEP5_1_2:							; Parameter byte is greater than 0
0001a0 2f31      					MOV		MDCYCLE, temp				; Copy parameter byte into MDCYCLE
0001a1 9110 0098 					LDS		R17, COMSR					; Updating COMSR with the added PAR0 flagged
0001a3 6110      					ORI		R17, (1 << PAR0)			;
0001a4 9310 0098 					STS		COMSR, R17					;
                 
0001a6 940e 024f 					CALL	WAIT_FOR_INPUT				; Start next input byte delay 
0001a8 9518      					RETI								; Return to where we were interrupted and enable interrupts
                 
                 			SDRH_STEP5_2:
0001a9 9100 0098 				LDS		R16, COMSR						; Check if PAR1 is flagged in COMSR
0001ab 7200      				ANDI	R16, (1 << PAR1)				;
                 
0001ac f4d2      				BRPL	SDRH_STEP5_3
                 				SDRH_STEP5_2_1:							; If PAR1 is flagged jump to SDRH_STEP5_3
0001ad 2f01      					MOV		R16, temp					; Reading parameter byte from UDR
0001ae 3000      					CPI		R16, 0x0					; Checking if parameter byte is 0
                 					
0001af f459      					BRNE	SDRH_STEP5_2_2				; If parameter byte is not 0 jump to SDRH_STEP5_2_2
0001b0 e00a      					LDI		R16, 0xA
0001b1 9f30      					MUL		MDCYCLE, R16				; Else parameter byte is 0 and MDCYCLE multiplied with 10
0001b2 2d31      					MOV		MDCYCLE, R1					; Moving the multiplied result from R1 to MDCYCLE
0001b3 9110 0098 					LDS		R17, COMSR					; Updating COMSR with the added PAR1 flagged
0001b5 6210      					ORI		R17, (1 << PAR1)			;
0001b6 9310 0098 					STS		COMSR, R17					;
0001b8 940e 024f 					CALL	WAIT_FOR_INPUT				; Start next input byte delay
0001ba 9518      					RETI								; Return to where we were interrupted and enable interrupts
                 				
                 				SDRH_STEP5_2_2:							; Parameter byte is greater than 0
0001bb e00a      					LDI		R16, 0xA
0001bc 9f30      					MUL		MDCYCLE, R16				; Multiply MDCYCLE with 10
0001bd 2d31      					MOV		MDCYCLE, R1					; Copy result to MDCYCLE
0001be 0f31      					ADD		MDCYCLE, temp				; Add parameter byte just read from UDR
0001bf 9110 0098 					LDS		R17, COMSR					; Updating COMSR with the added PAR1 flagged
0001c1 6210      					ORI		R17, (1 << PAR1)			;
0001c2 9310 0098 					STS		COMSR, R17					;
0001c4 940e 024f 					CALL	WAIT_FOR_INPUT				; Start next input byte delay 
0001c6 9518      					RETI								; Return to where we were interrupted and enable interrupts
                 
                 			SDRH_STEP5_3:
0001c7 2f01      				MOV		R16, temp
0001c8 3000      				CPI		R16, 0x0
                 
0001c9 f431      				BRNE	SDRH_STEP6						; If the third parameter bute is not zero jump to SDRH_STEP6
0001ca e634      				LDI		MDCYCLE, 0x64					; Set MDCYCLE to 100% dutycycle
0001cb 940e 0206 				CALL 	UPDATE_DUTYCYCLE				; Update dutycycle with value in MDCYCLE 
0001cd 940e 0245 				CALL	CLRCOMSR						; Return to where we were interrupted and enable interrupts
0001cf 9518      				RETI									
                 		
                 		SDRH_STEP6:
0001d0 9518      			RETI								; Return and enable global interrupt
                 
                 //
                 // End USART data received interrupt handeler 
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start External interrupt0 handeler 
                 //
                 
                 	INTERRUPT0_HANDELER:	
0001d1 0000      		NOP
0001d2 9518      		RETI								; Return and enable global interrupt
                 
                 //
                 // End External interrupt0 handeler 
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start External interrupt1 handeler 
                 //
                 
                 	INTERRUPT1_HANDELER:	
0001d3 9986      		SBIC	PinD, 6			; Opto2 = PD3, Opto1 = PD6
0001d4 c001      		RJMP	OptoON2
0001d5 9518      		RETI					; Return and enable global interrupt
                 
                 		OptoON2:
0001d6 9aa9      			SBI		PortC, 1	; PC1 LED blink
0001d7 940e 0238 			CALL	DELAY
0001d9 98a9      			CBI		PortC, 1
                 				
0001da e372      			LDI		TXreg, '2'	; Transmit '2'
0001db 940e 024b 			CALL 	TRNSMT
                 
0001dd 9518      		RETI					; Return and enable global interrupt
                 
                 //
                 // End External interrupt1 handeler 
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start External interrupt2 handeler 
                 //
                 
                 	INTERRUPT2_HANDELER:	
0001de 931f      		PUSH	temp						; Push temp to Stack
0001df b71f      		IN		temp, SREG					; Push SREG to Stack
0001e0 931f      		PUSH	temp	
                 			
0001e1 9553      		INC		HallCounter1				; Increase HallCounter
0001e2 ff13      		SBRS	temp, SREG_V				; Test for overflow in HallCounter1
0001e3 c004      		RJMP	DONE						; If no overflow, jump to DONE, pop SREG and return
0001e4 9563      		INC		HallCounter2				; If yes, increase HallCounter2 
0001e5 2f76      		MOV		TXreg, HallCounter2			; Transmit HallCounter2
0001e6 940e 024b 		CALL 	TRNSMT
                 
0001e8 911f      		DONE:	POP		temp				; Pop SREG from Stack
0001e9 bf1f      				OUT		SREG, temp	
0001ea 911f      				POP		temp				; Pop temp from Stack	
0001eb 9518      				RETI						; Return and enable global interrupt
                 
                 //
                 // End External interrupt2 handeler 
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start Timer1 Compare match A interrupt handeler 
                 //
                 
                 	OC1A_INTERRUPT_HANDLER:
0001ec 931f      		PUSH	temp						; Push temp to Stack		
                 
0001ed e110      		LDI		temp, (1<<OCF1A)
0001ee bf18      		OUT		TIFR, temp				
                 		
0001ef 9100 0098 		LDS		R16, COMSR					; Check if next byte input delay flasg IND is set
0001f1 7004      		ANDI	R16, (1 << IND)
0001f2 3004      		CPI		R16, (1 << IND)
                 			
0001f3 f421      		BRNE	IND_OFF						; If IND is set, clear COMSR 
                 		IND_ON:								; and disable Compare Match interrupt on timer 1
0001f4 940e 0245 			CALL	CLRCOMSR
0001f6 e100      			LDI		R16, (1 << OCIE1A)
0001f7 bf09      			OUT		TIMSK, R16
                 
                 		IND_OFF:
0001f8 911f      		POP		temp						; Pop temp from Stack
0001f9 9518      		RETI								; Return and enable global interrupt
                 
                 //
                 // End Timer1 Compare match A interrupt handeler 
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 
                 /*********************************************** COURE ROUTINES **********************************************/
                 
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start AUTOMODE routine
                 //
                 
                 	AUTOMODE:	
0001fa 0000      		NOP
                 
0001fb 9508      		RET									; Return
                 
                 //
                 // End AUTOMODE routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 	
                 /*********************************************** SERVICE ROUTINES ********************************************/
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start Motor PWM Dutycycle activator
                 //
                 
                 	M_PWM:	
0001fc bd33      		OUT 	OCR2, MDCYCLE				; Loading value from DCYCLE to OCR2
0001fd 2f73      		MOV		TXreg, MDCYCLE				; Transmit DCYCLE
0001fe 940e 024b 		CALL	TRNSMT 
000200 9508      		RET									; Return
                 
                 //
                 // End Motor PWM Dutycycle activator
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start Electromagnet PWM Dutycycle activator routine
                 //
                 
                 	E_PWM:	
000201 bf4c      		OUT 	OCR0, EDCYCLE				; Loading value from EDCYCLE to OCR0
000202 2f74      		MOV		TXreg, EDCYCLE				; Transmit ELECTRODUTYCYCLE
000203 940e 024b 		CALL	TRNSMT 
000205 9508      		RET									; Return
                 
                 //
                 // End Electromagnet PWM Dutycycle activator routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start Update dutycycle routine
                 //
                 //	Description:
                 //	Sets OCR2 register for Motor PWM with value from MDCYCLE (MDCYCLE = in percent)
                 //
                 
                 	UPDATE_DUTYCYCLE:
000206 931f      		PUSH	temp						; Push temp to Stack
000207 932f      		PUSH	temp2						; Push temp2 to Stack
                 
000208 e012      		LDI		temp, 2						; Multiply DCYCLE with 2
000209 9f31      		MUL 	MDCYCLE, temp			
                 		
00020a 2d20      		MOV		temp2, R0					; Store result in temp2
                 		
00020b 9330 0096 		STS		NUM, MDCYCLE				; Divide DCYCLE with 2
00020d e012      		LDI		temp, 2
00020e 9310 0095 		STS		DNOM, temp
000210 940e 021b 		CALL	DIVISION
                 	
000212 9110 0094 		LDS		temp, RESULT				; Add result in temp2 and move to DCYCLE
000214 0f21      		ADD		temp2, temp
000215 2f32      		MOV		MDCYCLE, temp2
                 
000216 940e 01fc 		CALL	M_PWM						; DCYCLE is now updated and is sent to M_PWM (Motor)
                 
000218 912f      		POP		temp2						; Push temp2 from Stack
000219 911f      		POP		temp						; Push temp from Stack
00021a 9508      		RET									; Return 
                 
                 //
                 // End Update dutycycle routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start Division routine
                 //
                 
                 	DIVISION:					
00021b 935f      		PUSH	R21							; 8bit division
00021c 934f      		PUSH	R20
00021d 931f      		PUSH	temp
00021e 932f      		PUSH	temp2	
                 
00021f 9150 0096 		LDS		R21, NUM
000221 9140 0095 		LDS		R20, DNOM
                 
000223 e011      		LDI		temp, 0x01					
000224 e020      		LDI		temp2, 0x00	
                 						
                 		DIV:	
000225 0f55      			LSL		R21							
000226 1f22      			ROL		temp2						
000227 1724      			CP		temp2, R20					
000228 f418      			BRSH	subtr						
000229 0f11      			LSL		temp						
00022a f7d0      			BRCC	DIV							
00022b c005      			RJMP	RETURN						
                 											
                 		subtr:	
00022c 1b24      			SUB		temp2, R20					
00022d 0f11      			LSL		temp						
00022e 9513      			INC		temp						
00022f f7a8      			BRCC	DIV							
000230 c000      			RJMP	RETURN						
                 
                 		RETURN:
000231 9310 0094 			STS		RESULT, temp
000233 912f      			POP		temp2
000234 911f      			POP		temp
000235 914f      			POP		R20
000236 915f      			POP		R21
000237 9508      			RET									; Return
                 //
                 // End Division routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start Delay routine
                 //
                 
                 	DELAY:	
000238 931f      		PUSH	temp						; Push temp from Stack
000239 932f      		PUSH	temp2						; Push temp2 from Stack
00023a ef1f      		LDI		temp, 0xFF
00023b ef2f      		LDI		temp2, 0xFF
                 
                 	D1:		
00023c 951a      		DEC		temp
00023d 0000      		NOP	
00023e f7e9      		BRNE	D1
                 				
00023f 952a      		DEC		temp2
000240 0000      		NOP
000241 f7d1      		BRNE	D1
                 
000242 912f      		POP		temp2						; Pop temp2 from Stack
000243 911f      		POP		temp						; Pop temp from Stack
000244 9508      		RET									; Return
                 //
                 // End Delay routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start Clear communication status register routine
                 //
                 
                 	CLRCOMSR:	
000245 931f      		PUSH	temp						; Push temp to Stack
                 		
000246 e010      		LDI 	temp, 0x00					; Clear Communication Status Register
000247 9310 0098 		STS		COMSR, temp
                 		
000249 911f      		POP		temp						; Pop temp from Stack
00024a 9508      		RET									; Return
                 
                 //
                 // End Clear communication status register routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 
                 
                 //-------------------------------------------------------------------------------------------------------------
                 //
                 // Start Transmit routine
                 //
                 
                 	TRNSMT:	
00024b 9b5d      		SBIS	UCSRA, UDRE					; Wait for UDRE to be ready
00024c cffe      		RJMP	TRNSMT						
00024d b97c      		OUT		UDR, TXreg					; Transmit TXreg
                 		
00024e 9508      		RET									; Return
                 
                 //
                 // End Transmit routine
                 //
                 //-------------------------------------------------------------------------------------------------------------
                 
                 //----------------------------------------------------------------------------------------------------------------------------
                 //
                 //	Start WAIT_FOR_INPUT subroutine 
                 //
                 	
                 	WAIT_FOR_INPUT:
                 
00024f c003      		RJMP CALC_COMPARE_MATCH_LOW_BYTE
000250 c015      		RJMP CALC_COMPARE_MATCH_HIGH_BYTE
                 		 	
                 
000251 e100      		LDI R16, (1 << OCIE1A)	; Enabling compare match interrupts on Timer1
000252 bf09      		OUT TIMSK, R16
                 
                 //
                 //	End WAIT_FOR_INPUT subroutine  
                 //
                 //----------------------------------------------------------------------------------------------------------------------------
                 
                 //----------------------------------------------------------------------------------------------------------------------------
                 //
                 //	Start CALC_COMPARE_MATCH_LOW_BYTE subroutine 
                 //
                 	
                 	CALC_COMPARE_MATCH_LOW_BYTE:
                 
000253 9100 002c 		LDS R16, TCNT1L	; Getting Timer1 low byte count value
                 
                 		/* 
                 			Calculate the clock offset until overflow is reached on TCNT1L
                 		 */
000255 2f20      		MOV R18, R16	; Load an ekstra copy of TCNT1L value into R18 
000256 ef3f      		LDI R19, 255	; TCNT1L can go to a maximum value of 255, so this is the value we calculate the offset against 
000257 1b32      		SUB R19, R18	; Subtracting TCNT1L maximum value from the current count value of TCNT1L 
                 		
000258 9120 0093 		LDS R18, INDRL			; Load the value of the input delay low byte register into R18
00025a 1732      		CP R19, R18				; If R19 < R18 or said in another way, if INDRL can be added to TCNT1L 
00025b f010      		BRLO INDRL_NO_OVERFLOW	; without calling overflow, then jump to the subroutine INDRL_NO_OVERFLOW
00025c 940c 0262 		JMP INDRL_OVERFLOW
                 
                 		INDRL_NO_OVERFLOW:
00025e 0f20      			ADD R18, R16		; Add the value of INDRL to the value of TCNT1L and load it into R18
00025f 9320 0091 			STS TMPL, R18		; Load the new calculated compare match low value into out temporary storage TMPL		
000261 9508      			RET
                 
                 		INDRL_OVERFLOW:
000262 1b23      			SUB R18, R19		; Subtract the offset value up to TCNT1L maximum from INDRL 
000263 9320 0091 			STS TMPL, R18		; Load the new found value in R18 into TMPL 
000265 9508      			RET
                 
                 //
                 //	End CALC_COMPARE_MATCH_LOW_BYTE subroutine 
                 //
                 //----------------------------------------------------------------------------------------------------------------------------
                 
                 //----------------------------------------------------------------------------------------------------------------------------
                 //
                 //	Start CALC_COMPARE_MATCH_LOW_BYTE subroutine 
                 //
                 	CALC_COMPARE_MATCH_HIGH_BYTE:
                 
000266 9100 002d 		LDS R16, TCNT1H	; Getting Timer1 high byte count value
                 
                 		/* 
                 			Calculate the clock offset until overflow is reached on TCNT1H
                 		 */
000268 2f20      		MOV R18, R16	; Load an ekstra copy of TCNT1H value into R18 
000269 ef3f      		LDI R19, 255	; TCNT1H can go to a maximum value of 255, so this is the value we calculate the offset against 
00026a 1b32      		SUB R19, R18	; Subtracting TCNT1H maximum value from the current count value of TCNT1H 
                 		
00026b 9120 0092 		LDS R18, INDRH			; Load the value of the input delay high byte register into R18
00026d 1732      		CP R19, R18				; If R19 < R18 or said in another way, if INDRH can be added to TCNT1H 
00026e f010      		BRLO INDRH_NO_OVERFLOW	; without calling overflow, then jump to the subroutine INDRH_NO_OVERFLOW	
00026f 940c 0262 		JMP INDRL_OVERFLOW
                 
                 		INDRH_NO_OVERFLOW:
000271 0f20      			ADD R18, R16
000272 9320 0090 			STS TMPH, R18
000274 9508      			RET
                 
                 		INDRH_OVERFLOW:
000275 1b23      			SUB R18, R19
000276 9320 0090 			STS TMPH, R18 
000278 9508      			RET	
                 
                 //
                 //	End CALC_COMPARE_MATCH_LOW_BYTE subroutine 
                 //


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega32A" register use summary:
r0 :   1 r1 :   2 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:  58 r17:  89 r18:  31 r19:  24 r20:   9 r21:   6 r22:   3 r23:   5 
r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 r29:   0 r30:   0 r31:   0 
x  :   0 y  :   0 z  :   0 
Registers used: 10 out of 35 (28.6%)

"ATmega32A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   0 
andi  :   7 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   2 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 
brne  :  13 brpl  :   4 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  30 cbi   :   4 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :  10 cpse  :   0 dec   :   2 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 inc   :   3 jmp   :   3 
ld    :   0 ldd   :   0 ldi   :  41 lds   :  17 lpm   :   0 lsl   :   3 
lsr   :   0 mov   :  19 movw  :   0 mul   :   3 muls  :   0 mulsu :   0 
neg   :   0 nop   :   4 or    :   0 ori   :   3 out   :  26 pop   :  12 
push  :  12 rcall :   0 ret   :  17 reti  :  18 rjmp  :  13 rol   :   1 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   9 sbic  :   1 sbis  :   1 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  17 
sub   :   5 subi  :   1 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 38 out of 113 (33.6%)

"ATmega32A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004f2    768      0    768   32768   2.3%
[.dseg] 0x000060 0x000060      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
