<stg><name>frame_decoder</name>


<trans_list>

<trans id="185" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2">
<![CDATA[
entry:11 %ps_load = load i2 %ps

]]></Node>
<StgValue><ssdm name="ps_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:14 %switch_ln33 = switch i2 %ps_load, void %sw.bb.i, i2 3, void %sw.bb104.i, i2 1, void %sw.bb20.i, i2 2, void %sw.bb59.i

]]></Node>
<StgValue><ssdm name="switch_ln33"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
sw.bb59.i:0 %tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb59.i:1 %br_ln84 = br i1 %tmp_2_i, void %sw.epilog.i, void %if.then61.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4">
<![CDATA[
if.then61.i_ifconv:0 %apv_id_load = load i4 %apv_id

]]></Node>
<StgValue><ssdm name="apv_id_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6">
<![CDATA[
if.then61.i_ifconv:1 %adc_word_cnt_load = load i6 %adc_word_cnt

]]></Node>
<StgValue><ssdm name="adc_word_cnt_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
if.then61.i_ifconv:2 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %apv_id_load, i6 %adc_word_cnt_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="10">
<![CDATA[
if.then61.i_ifconv:3 %zext_ln87 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then61.i_ifconv:4 %m_offset_addr = getelementptr i26 %m_offset, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="m_offset_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="10">
<![CDATA[
if.then61.i_ifconv:5 %offset_data = load i10 %m_offset_addr

]]></Node>
<StgValue><ssdm name="offset_data"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then61.i_ifconv:58 %icmp_ln111 = icmp_eq  i6 %adc_word_cnt_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then61.i_ifconv:59 %br_ln111 = br i1 %icmp_ln111, void %if.end101.i, void %if.then100.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
sw.bb20.i:0 %tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb20.i:1 %br_ln48 = br i1 %tmp_1_i, void %if.end58.i, void %if.then22.i

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %s_evIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln36 = br i1 %tmp_i, void %if.end19.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="10">
<![CDATA[
if.then61.i_ifconv:5 %offset_data = load i10 %m_offset_addr

]]></Node>
<StgValue><ssdm name="offset_data"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then61.i_ifconv:6 %s_evIn_read_2 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn

]]></Node>
<StgValue><ssdm name="s_evIn_read_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="33">
<![CDATA[
if.then61.i_ifconv:7 %trunc_ln92 = trunc i33 %s_evIn_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="26">
<![CDATA[
if.then61.i_ifconv:8 %trunc_ln92_1 = trunc i26 %offset_data

]]></Node>
<StgValue><ssdm name="trunc_ln92_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="13">
<![CDATA[
if.then61.i_ifconv:9 %sext_ln92 = sext i13 %trunc_ln92

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="13">
<![CDATA[
if.then61.i_ifconv:10 %sext_ln92_1 = sext i13 %trunc_ln92_1

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then61.i_ifconv:11 %sub_ln92 = sub i14 %sext_ln92, i14 %sext_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then61.i_ifconv:12 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln92, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="14">
<![CDATA[
if.then61.i_ifconv:13 %trunc_ln92_2 = trunc i14 %sub_ln92

]]></Node>
<StgValue><ssdm name="trunc_ln92_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then61.i_ifconv:14 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln92, i32 12

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:15 %xor_ln92 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:16 %and_ln92 = and i1 %tmp_4, i1 %xor_ln92

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:17 %xor_ln92_1 = xor i1 %tmp_3, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then61.i_ifconv:18 %select_ln92 = select i1 %and_ln92, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then61.i_ifconv:19 %adc = select i1 %xor_ln92_1, i13 %select_ln92, i13 %trunc_ln92_2

]]></Node>
<StgValue><ssdm name="adc"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then61.i_ifconv:33 %tmp_i_33 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %s_evIn_read_2, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="tmp_i_33"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then61.i_ifconv:34 %tmp_7_i = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %offset_data, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="13">
<![CDATA[
if.then61.i_ifconv:35 %sext_ln102 = sext i13 %tmp_i_33

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="13">
<![CDATA[
if.then61.i_ifconv:36 %sext_ln102_1 = sext i13 %tmp_7_i

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then61.i_ifconv:37 %sub_ln102 = sub i14 %sext_ln102, i14 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="sub_ln102"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then61.i_ifconv:38 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln102, i32 13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="14">
<![CDATA[
if.then61.i_ifconv:39 %trunc_ln102 = trunc i14 %sub_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then61.i_ifconv:40 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln102, i32 12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:41 %xor_ln102 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln102"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:42 %and_ln102 = and i1 %tmp_6, i1 %xor_ln102

]]></Node>
<StgValue><ssdm name="and_ln102"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:43 %xor_ln102_1 = xor i1 %tmp_5, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln102_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then61.i_ifconv:44 %select_ln102 = select i1 %and_ln102, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln102"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then61.i_ifconv:45 %adc_1 = select i1 %xor_ln102_1, i13 %select_ln102, i13 %trunc_ln102

]]></Node>
<StgValue><ssdm name="adc_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then100.i:0 %store_ln112 = store i2 3, i2 %ps

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.then100.i:1 %br_ln112 = br void %if.end101.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end101.i:0 %add_ln114 = add i6 %adc_word_cnt_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.end101.i:1 %store_ln114 = store i6 %add_ln114, i6 %adc_word_cnt

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then22.i:0 %s_evIn_read_1 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn

]]></Node>
<StgValue><ssdm name="s_evIn_read_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
if.then22.i:1 %val_end = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %s_evIn_read_1, i32 32

]]></Node>
<StgValue><ssdm name="val_end"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then22.i:2 %br_ln51 = br i1 %val_end, void %if.else.i, void %if.then25.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else.i:0 %tmp_9_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read_1, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else.i:1 %icmp_ln59 = icmp_eq  i5 %tmp_9_i, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:2 %br_ln59 = br i1 %icmp_ln59, void %if.end58.i, void %if.then33.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then33.i:0 %tmp_10_i = partselect i4 @_ssdm_op_PartSelect.i4.i33.i32.i32, i33 %s_evIn_read_1, i32 23, i32 26

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then33.i:1 %store_ln61 = store i4 %tmp_10_i, i4 %apv_id

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then33.i:8 %store_ln69 = store i6 0, i6 %adc_word_cnt

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then33.i:9 %store_ln73 = store i1 0, i1 %avg_pre_header_tag

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
if.then33.i:10 %tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 4, i4 %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="7">
<![CDATA[
if.then33.i:11 %sext_ln75 = sext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
if.then33.i:12 %zext_ln75 = zext i10 %sext_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then33.i:13 %m_offset_addr_1 = getelementptr i26 %m_offset, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="m_offset_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="26" op_0_bw="10">
<![CDATA[
if.then33.i:14 %offset_data_1 = load i10 %m_offset_addr_1

]]></Node>
<StgValue><ssdm name="offset_data_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then33.i:19 %store_ln78 = store i2 2, i2 %ps

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then33.i:20 %br_ln79 = br void %if.end58.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then25.i:0 %store_ln55 = store i1 1, i1 %avg_pre_header_tag

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then25.i:6 %store_ln57 = store i2 0, i2 %ps

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
if.then25.i:7 %br_ln58 = br void %if.end58.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb104.i:4 %store_ln120 = store i2 1, i2 %ps

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
sw.bb104.i:5 %br_ln121 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then.i:0 %s_evIn_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %s_evIn

]]></Node>
<StgValue><ssdm name="s_evIn_read"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:1 %tmp_3_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then.i:2 %icmp_ln39 = icmp_eq  i5 %tmp_3_i, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:3 %br_ln39 = br i1 %icmp_ln39, void %if.end.i, void %if.then15.i

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then15.i:0 %tmp_8_i = partselect i5 @_ssdm_op_PartSelect.i5.i33.i32.i32, i33 %s_evIn_read, i32 16, i32 20

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then15.i:1 %store_ln41 = store i5 %tmp_8_i, i5 %mpd_id

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then15.i:2 %store_ln42 = store i2 1, i2 %ps

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
if.then15.i:3 %br_ln43 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %m_offset, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:10 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="20">
<![CDATA[
entry:12 %avg_pre_header_sum_load = load i20 %avg_pre_header_sum

]]></Node>
<StgValue><ssdm name="avg_pre_header_sum_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
entry:13 %avg_pre_header_cnt_load = load i8 %avg_pre_header_cnt

]]></Node>
<StgValue><ssdm name="avg_pre_header_cnt_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then61.i_ifconv:20 %write_ln94 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgASamples, i13 %adc

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13">
<![CDATA[
if.then61.i_ifconv:21 %minmax_min_load = load i13 %minmax_min

]]></Node>
<StgValue><ssdm name="minmax_min_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then61.i_ifconv:22 %icmp_ln95 = icmp_slt  i13 %adc, i13 %minmax_min_load

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:23 %xor_ln95 = xor i1 %icmp_ln95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13">
<![CDATA[
if.then61.i_ifconv:24 %minmax_max_load = load i13 %minmax_max

]]></Node>
<StgValue><ssdm name="minmax_max_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then61.i_ifconv:25 %icmp_ln95_1 = icmp_slt  i13 %minmax_max_load, i13 %adc

]]></Node>
<StgValue><ssdm name="icmp_ln95_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:26 %xor_ln95_1 = xor i1 %icmp_ln95_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:27 %and_ln95 = and i1 %xor_ln95, i1 %xor_ln95_1

]]></Node>
<StgValue><ssdm name="and_ln95"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="13">
<![CDATA[
if.then61.i_ifconv:28 %sext_ln97 = sext i13 %adc

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then61.i_ifconv:29 %add_ln97 = add i20 %avg_pre_header_sum_load, i20 %sext_ln97

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then61.i_ifconv:30 %add_ln98 = add i8 %avg_pre_header_cnt_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
if.then61.i_ifconv:31 %select_ln95 = select i1 %and_ln95, i20 %add_ln97, i20 %avg_pre_header_sum_load

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then61.i_ifconv:32 %select_ln95_1 = select i1 %and_ln95, i8 %add_ln98, i8 %avg_pre_header_cnt_load

]]></Node>
<StgValue><ssdm name="select_ln95_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then61.i_ifconv:47 %icmp_ln105 = icmp_slt  i13 %adc_1, i13 %minmax_min_load

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:48 %xor_ln105 = xor i1 %icmp_ln105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then61.i_ifconv:49 %icmp_ln105_1 = icmp_slt  i13 %minmax_max_load, i13 %adc_1

]]></Node>
<StgValue><ssdm name="icmp_ln105_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:50 %xor_ln105_1 = xor i1 %icmp_ln105_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:51 %and_ln105 = and i1 %xor_ln105, i1 %xor_ln105_1

]]></Node>
<StgValue><ssdm name="and_ln105"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="20" op_0_bw="13">
<![CDATA[
if.then61.i_ifconv:52 %sext_ln107 = sext i13 %adc_1

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then61.i_ifconv:53 %add_ln107 = add i20 %select_ln95, i20 %sext_ln107

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then61.i_ifconv:54 %add_ln108 = add i8 %select_ln95_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then61.i_ifconv:55 %or_ln105 = or i1 %and_ln105, i1 %and_ln95

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
if.then61.i_ifconv:56 %select_ln105 = select i1 %and_ln105, i20 %add_ln107, i20 %select_ln95

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then61.i_ifconv:57 %select_ln105_1 = select i1 %and_ln105, i8 %add_ln108, i8 %select_ln95_1

]]></Node>
<StgValue><ssdm name="select_ln105_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.end101.i:2 %br_ln115 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5">
<![CDATA[
if.then33.i:2 %mpd_id_load = load i5 %mpd_id

]]></Node>
<StgValue><ssdm name="mpd_id_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="4" op_3_bw="2">
<![CDATA[
if.then33.i:3 %tmp_11_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 %mpd_id_load, i4 %tmp_10_i, i2 1

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then33.i:4 %tmp_12_i = partset i20 @_ssdm_op_PartSet.i20.i20.i11.i32.i32, i20 %avg_pre_header_sum_load, i11 %tmp_11_i, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="41" op_0_bw="41" op_1_bw="1" op_2_bw="8" op_3_bw="12" op_4_bw="20">
<![CDATA[
if.then33.i:5 %zext_ln67_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_load, i12 0, i20 %tmp_12_i

]]></Node>
<StgValue><ssdm name="zext_ln67_cast"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="41">
<![CDATA[
if.then33.i:6 %zext_ln67 = zext i41 %zext_ln67_cast

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then33.i:7 %write_ln67 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="write_ln67"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="26" op_0_bw="10">
<![CDATA[
if.then33.i:14 %offset_data_1 = load i10 %m_offset_addr_1

]]></Node>
<StgValue><ssdm name="offset_data_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="26">
<![CDATA[
if.then33.i:15 %trunc_ln76 = trunc i26 %offset_data_1

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then33.i:16 %store_ln76 = store i13 %trunc_ln76, i13 %minmax_min

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then33.i:17 %tmp_15_i = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %offset_data_1, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then33.i:18 %store_ln77 = store i13 %tmp_15_i, i13 %minmax_max

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.then25.i:1 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %avg_pre_header_cnt_load, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
if.then25.i:2 %or_ln56 = or i40 %shl_ln, i40 2

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="41" op_0_bw="41" op_1_bw="1" op_2_bw="40">
<![CDATA[
if.then25.i:3 %zext_ln56_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %or_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_cast"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="41">
<![CDATA[
if.then25.i:4 %zext_ln56 = zext i41 %zext_ln56_cast

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
<literal name="val_end" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then25.i:5 %write_ln56 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
if.end58.i:0 %avg_pre_header_sum_flag_2_i = phi i1 0, void %sw.bb20.i, i1 1, void %if.then25.i, i1 1, void %if.then33.i, i1 0, void %if.else.i

]]></Node>
<StgValue><ssdm name="avg_pre_header_sum_flag_2_i"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end58.i:1 %avg_pre_header_sum_new_2_i = phi i2 0, void %sw.bb20.i, i2 2, void %if.then25.i, i2 0, void %if.then33.i, i2 0, void %if.else.i

]]></Node>
<StgValue><ssdm name="avg_pre_header_sum_new_2_i"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
if.end58.i:2 %avg_pre_header_cnt_flag_2_i = phi i1 0, void %sw.bb20.i, i1 0, void %if.then25.i, i1 1, void %if.then33.i, i1 0, void %if.else.i

]]></Node>
<StgValue><ssdm name="avg_pre_header_cnt_flag_2_i"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="2">
<![CDATA[
if.end58.i:3 %zext_ln81 = zext i2 %avg_pre_header_sum_new_2_i

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.end58.i:4 %br_ln81 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1">
<![CDATA[
sw.bb104.i:0 %avg_pre_header_tag_load = load i1 %avg_pre_header_tag

]]></Node>
<StgValue><ssdm name="avg_pre_header_tag_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="41" op_0_bw="41" op_1_bw="1" op_2_bw="8" op_3_bw="12" op_4_bw="20">
<![CDATA[
sw.bb104.i:1 %tmp_4_i = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 %avg_pre_header_tag_load, i8 %avg_pre_header_cnt_load, i12 0, i20 %avg_pre_header_sum_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="41">
<![CDATA[
sw.bb104.i:2 %zext_ln119 = zext i41 %tmp_4_i

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb104.i:3 %write_ln119 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgAPreHeader, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="write_ln119"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
if.end19.i:0 %br_ln45 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="147" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13" op_3_bw="0">
<![CDATA[
if.then61.i_ifconv:46 %write_ln104 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgASamples, i13 %adc_1

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln44 = br void %if.end19.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
sw.epilog.i:0 %avg_pre_header_sum_flag_6_i = phi i1 0, void %if.end19.i, i1 %avg_pre_header_sum_flag_2_i, void %if.end58.i, i1 0, void %sw.bb104.i, i1 %or_ln105, void %if.end101.i, i1 0, void %sw.bb59.i

]]></Node>
<StgValue><ssdm name="avg_pre_header_sum_flag_6_i"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0" op_6_bw="20" op_7_bw="0" op_8_bw="20" op_9_bw="0">
<![CDATA[
sw.epilog.i:1 %avg_pre_header_sum_new_6_i = phi i20 0, void %if.end19.i, i20 %zext_ln81, void %if.end58.i, i20 0, void %sw.bb104.i, i20 %select_ln105, void %if.end101.i, i20 0, void %sw.bb59.i

]]></Node>
<StgValue><ssdm name="avg_pre_header_sum_new_6_i"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
sw.epilog.i:2 %avg_pre_header_cnt_flag_6_i = phi i1 0, void %if.end19.i, i1 %avg_pre_header_cnt_flag_2_i, void %if.end58.i, i1 0, void %sw.bb104.i, i1 %or_ln105, void %if.end101.i, i1 0, void %sw.bb59.i

]]></Node>
<StgValue><ssdm name="avg_pre_header_cnt_flag_6_i"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
sw.epilog.i:3 %avg_pre_header_cnt_new_6_i = phi i8 0, void %if.end19.i, i8 0, void %if.end58.i, i8 0, void %sw.bb104.i, i8 %select_ln105_1, void %if.end101.i, i8 0, void %sw.bb59.i

]]></Node>
<StgValue><ssdm name="avg_pre_header_cnt_new_6_i"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.i:4 %br_ln105 = br i1 %avg_pre_header_cnt_flag_6_i, void %sw.epilog.new2.i, void %mergeST1.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="avg_pre_header_cnt_flag_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST1.i:0 %store_ln72 = store i8 %avg_pre_header_cnt_new_6_i, i8 %avg_pre_header_cnt

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="avg_pre_header_cnt_flag_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
mergeST1.i:1 %br_ln0 = br void %sw.epilog.new2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.new2.i:0 %br_ln105 = br i1 %avg_pre_header_sum_flag_6_i, void %frame_decoder.exit, void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="avg_pre_header_sum_flag_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
mergeST.i:0 %store_ln54 = store i20 %avg_pre_header_sum_new_6_i, i20 %avg_pre_header_sum

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="avg_pre_header_sum_flag_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1 %br_ln0 = br void %frame_decoder.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0">
<![CDATA[
frame_decoder.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
