module EX_MEM_pipeline
(
	input clk,
	input logic is_j_in,
	input logic is_br_in,
	input logic branch_enable_in,
	input lc3b_word alu_out_in,
	input lc3b_word addr_adder_out_in,
	output logic is_j_out,
	output logic is_br_in,
	output logic branch_enable_out,
	output lc3b_word alu_out_out,
	output lc3b_word addr_adder_out_out
);

logic is_j;
logic is_br;
logic branch_enable;
lc3b_word alu_out;
lc3b_word addr_adder_out;

always_ff @(posedge clk)
begin
	is_j <= is_j_in;
	is_br <= is_br_in;
	branch_enable <= branch_enable_in;
	alu_out <= alu_out_in;
	addr_adder_out <= addr_adder_out_in;
end

always_comb
begin
	is_j_out = is_j;
	is_br_out = is_br;
	branch_enable_out = branch_enable;
	alu_out_out = alu_out;
	addr_adder_out_out = addr_adder_out;
end
endmodule : EX_MEM_pipeline