$date
	Thu Sep 22 09:37:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! xlty $end
$var wire 1 " xgty $end
$var wire 1 # xeqy $end
$var reg 5 $ x [4:0] $end
$var reg 5 % y [4:0] $end
$scope module q1 $end
$var wire 5 & k [4:0] $end
$var wire 5 ' x [4:0] $end
$var wire 1 # xeqy $end
$var wire 1 " xgty $end
$var wire 1 ! xlty $end
$var wire 5 ( y [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 (
b10110 '
b101 &
b1100 %
b10110 $
0#
1"
0!
$end
#20
b1000 &
b10 %
b10 (
b10101 $
b10101 '
#40
1!
0"
b10101 &
b11000 %
b11000 (
b10010 $
b10010 '
#60
0!
1#
b11111 &
b1 %
b1 (
b1 $
b1 '
#80
