# Set project root and directories
set project_root [file normalize [file dirname [info script]]/..]
set src_dir "$project_root/src"
set include_dir "$project_root/include"

# ğŸ” Load package files first (packages should be loaded before other modules)
set pkg_files [glob -nocomplain "$include_dir/*.svh" "$include_dir/*.sv"]
if {$pkg_files ne ""} {
    puts "ğŸ“¦ Loading package files first: $pkg_files"
    read_verilog -sv -incdir $include_dir $pkg_files
} else {
    puts "âš ï¸ Warning: No package files found in $include_dir!"
}

# ğŸ” Load all other SystemVerilog files (excluding package files)
set other_files [glob -nocomplain "$src_dir/*.sv"]
if {$other_files ne ""} {
    puts "âœ… Loading design files: $other_files"
    read_verilog -sv -incdir $include_dir $other_files
} else {
    puts "âŒ Error: No design files found in $src_dir!"
    exit 1
}
