{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 13:26:57 2020 " "Info: Processing started: Sat Sep 05 13:26:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off P_C -c P_C --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off P_C -c P_C --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register c_state.E0 c_state.E1 420.17 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 420.17 MHz between source register \"c_state.E0\" and destination register \"c_state.E1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.682 ns + Longest register register " "Info: + Longest register to register delay is 0.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c_state.E0 1 REG LCFF_X94_Y8_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y8_N25; Fanout = 4; REG Node = 'c_state.E0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_state.E0 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.275 ns) 0.598 ns n_state.E1~0 2 COMB LCCOMB_X94_Y8_N0 1 " "Info: 2: + IC(0.323 ns) + CELL(0.275 ns) = 0.598 ns; Loc. = LCCOMB_X94_Y8_N0; Fanout = 1; COMB Node = 'n_state.E1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { c_state.E0 n_state.E1~0 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.682 ns c_state.E1 3 REG LCFF_X94_Y8_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.682 ns; Loc. = LCFF_X94_Y8_N1; Fanout = 1; REG Node = 'c_state.E1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { n_state.E1~0 c_state.E1 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 52.64 % ) " "Info: Total cell delay = 0.359 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.323 ns ( 47.36 % ) " "Info: Total interconnect delay = 0.323 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { c_state.E0 n_state.E1~0 c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.682 ns" { c_state.E0 {} n_state.E1~0 {} c_state.E1 {} } { 0.000ns 0.323ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.868 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns CLK~clkctrl 2 COMB CLKCTRL_G10 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.537 ns) 2.868 ns c_state.E1 3 REG LCFF_X94_Y8_N1 1 " "Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N1; Fanout = 1; REG Node = 'c_state.E1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { CLK~clkctrl c_state.E1 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.86 % ) " "Info: Total cell delay = 1.516 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.352 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E1 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.868 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns CLK~clkctrl 2 COMB CLKCTRL_G10 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.537 ns) 2.868 ns c_state.E0 3 REG LCFF_X94_Y8_N25 4 " "Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N25; Fanout = 4; REG Node = 'c_state.E0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { CLK~clkctrl c_state.E0 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.86 % ) " "Info: Total cell delay = 1.516 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.352 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E0 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E1 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E0 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { c_state.E0 n_state.E1~0 c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.682 ns" { c_state.E0 {} n_state.E1~0 {} c_state.E1 {} } { 0.000ns 0.323ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E1 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E0 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { c_state.E1 {} } {  } {  } "" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "c_state.E1 START CLK 4.202 ns register " "Info: tsu for register \"c_state.E1\" (data pin = \"START\", clock pin = \"CLK\") is 4.202 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.106 ns + Longest pin register " "Info: + Longest pin to register delay is 7.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns START 1 PIN PIN_T28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 2; PIN Node = 'START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.760 ns) + CELL(0.420 ns) 7.022 ns n_state.E1~0 2 COMB LCCOMB_X94_Y8_N0 1 " "Info: 2: + IC(5.760 ns) + CELL(0.420 ns) = 7.022 ns; Loc. = LCCOMB_X94_Y8_N0; Fanout = 1; COMB Node = 'n_state.E1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { START n_state.E1~0 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.106 ns c_state.E1 3 REG LCFF_X94_Y8_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.106 ns; Loc. = LCFF_X94_Y8_N1; Fanout = 1; REG Node = 'c_state.E1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { n_state.E1~0 c_state.E1 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 18.94 % ) " "Info: Total cell delay = 1.346 ns ( 18.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.760 ns ( 81.06 % ) " "Info: Total interconnect delay = 5.760 ns ( 81.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { START n_state.E1~0 c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { START {} START~combout {} n_state.E1~0 {} c_state.E1 {} } { 0.000ns 0.000ns 5.760ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.868 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns CLK~clkctrl 2 COMB CLKCTRL_G10 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.537 ns) 2.868 ns c_state.E1 3 REG LCFF_X94_Y8_N1 1 " "Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N1; Fanout = 1; REG Node = 'c_state.E1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { CLK~clkctrl c_state.E1 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.86 % ) " "Info: Total cell delay = 1.516 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.352 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E1 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { START n_state.E1~0 c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { START {} START~combout {} n_state.E1~0 {} c_state.E1 {} } { 0.000ns 0.000ns 5.760ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E1 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Rdy c_state.E0 9.743 ns register " "Info: tco from clock \"CLK\" to destination pin \"Rdy\" through register \"c_state.E0\" is 9.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.868 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns CLK~clkctrl 2 COMB CLKCTRL_G10 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.537 ns) 2.868 ns c_state.E0 3 REG LCFF_X94_Y8_N25 4 " "Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N25; Fanout = 4; REG Node = 'c_state.E0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { CLK~clkctrl c_state.E0 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.86 % ) " "Info: Total cell delay = 1.516 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.352 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E0 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.625 ns + Longest register pin " "Info: + Longest register to pin delay is 6.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c_state.E0 1 REG LCFF_X94_Y8_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y8_N25; Fanout = 4; REG Node = 'c_state.E0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_state.E0 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.807 ns) + CELL(2.818 ns) 6.625 ns Rdy 2 PIN PIN_AJ6 0 " "Info: 2: + IC(3.807 ns) + CELL(2.818 ns) = 6.625 ns; Loc. = PIN_AJ6; Fanout = 0; PIN Node = 'Rdy'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { c_state.E0 Rdy } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 42.54 % ) " "Info: Total cell delay = 2.818 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.807 ns ( 57.46 % ) " "Info: Total interconnect delay = 3.807 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { c_state.E0 Rdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.625 ns" { c_state.E0 {} Rdy {} } { 0.000ns 3.807ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E0 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { c_state.E0 Rdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.625 ns" { c_state.E0 {} Rdy {} } { 0.000ns 3.807ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "c_state.E3 Comp CLK -2.673 ns register " "Info: th for register \"c_state.E3\" (data pin = \"Comp\", clock pin = \"CLK\") is -2.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.868 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns CLK~clkctrl 2 COMB CLKCTRL_G10 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.537 ns) 2.868 ns c_state.E3 3 REG LCFF_X94_Y8_N13 2 " "Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X94_Y8_N13; Fanout = 2; REG Node = 'c_state.E3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { CLK~clkctrl c_state.E3 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 52.86 % ) " "Info: Total cell delay = 1.516 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.352 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E3 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.807 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns Comp 1 PIN PIN_AA23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 2; PIN Node = 'Comp'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Comp } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.503 ns) + CELL(0.398 ns) 5.723 ns n_state.E3~0 2 COMB LCCOMB_X94_Y8_N12 1 " "Info: 2: + IC(4.503 ns) + CELL(0.398 ns) = 5.723 ns; Loc. = LCCOMB_X94_Y8_N12; Fanout = 1; COMB Node = 'n_state.E3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.901 ns" { Comp n_state.E3~0 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.807 ns c_state.E3 3 REG LCFF_X94_Y8_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.807 ns; Loc. = LCFF_X94_Y8_N13; Fanout = 2; REG Node = 'c_state.E3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { n_state.E3~0 c_state.E3 } "NODE_NAME" } } { "../src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.304 ns ( 22.46 % ) " "Info: Total cell delay = 1.304 ns ( 22.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.503 ns ( 77.54 % ) " "Info: Total interconnect delay = 4.503 ns ( 77.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { Comp n_state.E3~0 c_state.E3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.807 ns" { Comp {} Comp~combout {} n_state.E3~0 {} c_state.E3 {} } { 0.000ns 0.000ns 4.503ns 0.000ns } { 0.000ns 0.822ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl c_state.E3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_state.E3 {} } { 0.000ns 0.000ns 0.114ns 1.238ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { Comp n_state.E3~0 c_state.E3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.807 ns" { Comp {} Comp~combout {} n_state.E3~0 {} c_state.E3 {} } { 0.000ns 0.000ns 4.503ns 0.000ns } { 0.000ns 0.822ns 0.398ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 13:26:58 2020 " "Info: Processing ended: Sat Sep 05 13:26:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
