$date
	Sat Jan 07 17:35:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module next_state_tb $end
$var wire 1 ! s2_n $end
$var wire 1 " s1_n $end
$var wire 1 # s0_n $end
$var reg 1 $ alu $end
$var reg 1 % be $end
$var reg 1 & jump $end
$var reg 1 ' ld $end
$var reg 1 ( pop $end
$var reg 1 ) push $end
$var reg 1 * s0 $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$var reg 1 - st $end
$scope module next $end
$var wire 1 $ alu $end
$var wire 1 % be $end
$var wire 1 & jump $end
$var wire 1 ' ld $end
$var wire 1 ( pop $end
$var wire 1 ) push $end
$var wire 1 * s0 $end
$var wire 1 # s0_n $end
$var wire 1 + s1 $end
$var wire 1 " s1_n $end
$var wire 1 , s2 $end
$var wire 1 ! s2_n $end
$var wire 1 - st $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
1#
0"
0!
$end
#5
1$
#10
1'
0$
#15
1-
0'
#20
1)
0-
#25
1(
0)
#30
1&
0(
#35
1%
0&
#40
0#
1"
1*
#45
1&
0%
#50
1(
0&
#55
1)
0(
#60
1-
0)
#65
1'
0-
#70
1$
0'
#75
1#
1"
1+
0*
#80
1!
0#
0"
1'
0$
#85
1-
0'
#90
1)
0-
#95
1(
0)
#100
1#
1"
0!
1&
0(
#105
1%
0&
#110
0"
0#
1!
1*
#115
1&
0%
#120
1(
0&
#125
1)
0(
#130
1-
0)
#135
1'
0-
#140
1$
0'
#145
0!
1,
0+
0*
#150
1'
0$
#155
1-
0'
#160
1)
0-
#165
1(
0)
#170
1&
0(
#175
1%
0&
#180
