<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn231030130756"></A><B><U><big>pn231030130756</big></U></B>
#Start recording tcl command: 10/30/2023 13:07:11
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
#Stop recording: 10/30/2023 13:07:56



<A name="pn231030132215"></A><B><U><big>pn231030132215</big></U></B>
#Start recording tcl command: 10/30/2023 13:10:19
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_impl active "impl1"
prj_impl active "aluGroupDecoder"
prj_impl active "registerFile"
#Stop recording: 10/30/2023 13:22:15



<A name="pn231030133035"></A><B><U><big>pn231030133035</big></U></B>
#Start recording tcl command: 10/30/2023 13:28:52
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project new -name "ForthCPU" -impl "impl1" -dev LCMXO3L-6900C-5BG256C -synthesis "synplify"
prj_project save
#Stop recording: 10/30/2023 13:30:35



<A name="pn231030134436"></A><B><U><big>pn231030134436</big></U></B>
#Start recording tcl command: 10/30/2023 13:34:01
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
#Stop recording: 10/30/2023 13:44:36



<A name="pn231112181413"></A><B><U><big>pn231112181413</big></U></B>
#Start recording tcl command: 11/10/2023 17:42:03
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_impl active "processorCore"
prj_impl active "impl1"
prj_impl active "processorCore"
prj_impl new "registerSequencer" -dir "registerSequencer" -strategy "Area" -synthesis "synplify"
prj_impl active "registerSequencer"
prj_src add "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTestbench/registerSequencerTestbench.spf"
prj_impl active "processorCore"
prj_impl active "instructionPhaseDecoder"
prj_impl active "opxMultiplexer"
prj_impl active "processorCore"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_impl active "loadStoreGroupDecoder"
prj_impl active "processorCore"
prj_impl active "registerSequencer"
prj_impl active "processorCore"
prj_impl active "aluGroupDecoder"
prj_impl active "registerSequencer"
prj_impl active "processorCore"
prj_src remove "C:/Users/Duncan/git/ForthCPU/core_tf.v"
prj_impl active "interruptLogic"
prj_impl active "processorCore"
prj_impl active "aluB"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_impl active "processorCore"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_impl active "impl1"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_impl active "mcuTestbench"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_impl active "RAM"
prj_src add "C:/Users/Duncan/git/ForthCPU/RAM/test/ramTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/RAM/test/ramTestbench/ramTestbench.spf"
prj_impl active "mcuTestbench"
prj_impl active "impl1"
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_impl active "registerSequencer"
prj_impl active "impl1"
prj_impl active "bootROM"
prj_impl active "impl1"
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program set -cable 
pgr_program set -port FTUSB-0
pgr_program run
pgr_program run
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_project save
prj_project close
#Stop recording: 11/12/2023 18:14:13



<A name="pn231114171549"></A><B><U><big>pn231114171549</big></U></B>
#Start recording tcl command: 11/12/2023 18:44:44
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
prj_impl active "RAM"
pgr_project close
prj_impl active "registerFileB"
prj_impl active "registerSequencer"
prj_impl active "mcuTestbench"
prj_impl active "impl1"
prj_impl active "processorCore"
prj_impl active "impl1"
prj_impl active "bootROM"
prj_impl active "aluGroupDecoder"
prj_impl active "registerSequencer"
prj_impl active "bootROM"
prj_impl active "impl1"
prj_impl active "processorCore"
prj_src remove "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv"
prj_src add "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstTests/processorCoreInstTests.spf"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/testSetup.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv"
prj_impl active "impl1"
prj_impl active "processorCore"
#Stop recording: 11/14/2023 17:15:49



<A name="pn231119180726"></A><B><U><big>pn231119180726</big></U></B>
#Start recording tcl command: 11/19/2023 17:08:16
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_impl active "bootROM"
prj_src remove "C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.lpc"
prj_impl active "impl1"
prj_impl active "processorCore"
prj_impl active "mcuTestbench"
prj_impl active "impl1"
prj_run Export -impl impl1
#Stop recording: 11/19/2023 18:07:26



<A name="pn231212184407"></A><B><U><big>pn231212184407</big></U></B>
#Start recording tcl command: 12/3/2023 17:15:14
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_impl active "mcuTestbench"
prj_impl active "impl1"
prj_src add "C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Map -impl impl1
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program set -port FTUSB-0
pgr_program set -port FTUSB-1
pgr_program run
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program run
pgr_program set -port FTUSB-0
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program set -port FTUSB-1
pgr_program run
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
prj_impl active "debugPort"
pgr_project close
prj_impl active "instructionPhaseDecoder"
prj_impl active "impl1"
prj_impl active "debugPort"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/synchronizerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/synchronizerTestbench/synchronizerTestbench.spf"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/synchronizedRegisterTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPort/tests/synchronizedRegisterTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/synchronizedCounterTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/synchronizedCounterTestbench/synchronizedCounterTestbench.spf"
prj_impl active "processorCore"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v"
prj_impl active "instructionPhaseDecoder"
prj_impl active "debugPort"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v" "C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v" "C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/debugSequencerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/debugSequencerTestbench/debugSequencerTestbench.spf"
prj_impl active "processorCore"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v"
prj_impl new "instructionLatch" -dir "instructionLatch" -strategy "Area" -synthesis "synplify"
prj_impl active "instructionLatch"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatch/test/instructionLatchTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/debugPortTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPort/tests/debugPortTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/requestGeneratorTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPort/tests/requestGeneratorTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/tests/debugSequencerTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v" "C:/Users/Duncan/git/ForthCPU/debugPort/tests/debugSequencerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatch/test/instructionLatchTestbench/instructionLatchTestbench.spf"
prj_impl active "instructionPhaseDecoder"
prj_impl active "processorCore"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
prj_impl active "instructionLatch"
prj_impl active "processorCore"
prj_impl active "mcuTestbench"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v"
prj_impl active "impl1"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench/blinkTestbench.spf"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench/blinkTestbench.spf"
prj_impl active "devBoard"
prj_impl active "impl1"
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_impl active "bootROM"
prj_impl active "impl1"
prj_run Export -impl impl1
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Map -impl impl1
prj_run PAR -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
prj_run Synthesis -impl impl1
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
prj_impl active "processorCore"
prj_impl active "impl1"
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run Export -impl impl1
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_src remove "C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v"
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_src add "C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v"
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v"
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program set -cable 
pgr_program set -port FTUSB-0
pgr_program set -port FTUSB-1
pgr_program run
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_project close
#Stop recording: 12/12/2023 18:44:07



<A name="pn231215181207"></A><B><U><big>pn231215181207</big></U></B>
#Start recording tcl command: 12/15/2023 17:34:21
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program run
prj_run Export -impl impl1 -task Jedecgen
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program set -port FTUSB-1
pgr_program run
pgr_program set -port FTUSB-0
pgr_program set -cable USB
pgr_program set -port EzUSB-0
pgr_program set -cable 
pgr_program set -cable USB2
pgr_program set -port FTUSB-0
pgr_program run
pgr_program set -cable 
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
prj_project save
prj_project close
#Stop recording: 12/15/2023 18:12:07



<A name="pn240108183800"></A><B><U><big>pn240108183800</big></U></B>
#Start recording tcl command: 12/23/2023 14:40:33
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_impl active "debugPort"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfSixteenDecoder.v"
prj_impl new "generics" -dir "generics" -strategy "Area" -synthesis "synplify"
prj_impl active "generics"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfSixteenDecoder.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfEightDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfSixteenDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/register.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source/upCounter.v"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/debugPort/tests/synchronizedCounterTests.v" "C:/Users/Duncan/git/ForthCPU/debugPort/tests/synchronizerTests.v" "C:/Users/Duncan/git/ForthCPU/debugPort/tests/upCounterTest.v" "C:/Users/Duncan/git/ForthCPU/generics/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounterTests.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizerTests.v" "C:/Users/Duncan/git/ForthCPU/generics/source/upCounterTest.v"
prj_impl new "debugPortV2" -dir "debugPortV2" -strategy "Area" -synthesis "synplify"
prj_impl active "debugPortV2"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v" "C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugDecoder.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugPort.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugSequencer.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/requestGenerator.v"
prj_impl active "generics"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/wordRegister.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/test/wordRegisterTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/test/wordRegisterTestbench/wordRegisterTestbench.spf"
prj_impl active "debugPortV2"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfEightDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfSixteenDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/register.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounterTests.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizerTests.v" "C:/Users/Duncan/git/ForthCPU/generics/source/upCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/upCounterTest.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordRegister.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/oneOfEightDecoder.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/oneOfSixteenDecoder.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/register.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/synchronizedCounterTests.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/synchronizer.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/synchronizerTests.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/upCounter.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/upCounterTest.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/wordRegister.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/oneOfEightDecoder.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/oneOfSixteenDecoder.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/register.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/synchronizedCounter.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/synchronizedCounterTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/synchronizer.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/synchronizerTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/upCounterTest.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/upCounter.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/wordRegister.v"
prj_impl active "generics"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/wordSynchronizer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/test/wordSynchronizerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/test/wordSynchronizerTestbench/wordSynchronizerTestbench.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/wordToByteRegister.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/test/wordToByteRegisterTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/test/wordToByteRegisterTestbench/wordToByteRegisterTestbench.spf"
prj_impl active "debugPortV2"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/wordToByteRegister.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordRegister.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordSynchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source/upCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfEightDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfSixteenDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/register.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/snooper.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/snooperTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/snooperTestbench/snooperTestbench.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcher.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/watcherTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/watcherTestbench/watcherTestbench.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcherBlock.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/testSetup.v"
prj_impl active "processorCore"
prj_impl new "masterSequencer" -dir "masterSequencer" -strategy "Area" -synthesis "synplify"
prj_impl active "masterSequencer"
prj_src add "C:/Users/Duncan/git/ForthCPU/masterSequencer/source/masterSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
prj_impl active "processorCore"
prj_impl active "masterSequencer"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/masterSequencer/test/masterSequencerTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/masterSequencer/test/masterSequencerTestbench/masterSequencerTestbench.spf"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v" "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/testSetup.v"
prj_impl active "addressBusController"
prj_impl active "processorCore"
prj_impl active "masterSequencer"
prj_impl new "instructionLatchV2" -dir "instructionLatchV2" -strategy "Area" -synthesis "synplify"
prj_impl active "instructionLatchV2"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatchV2/source/instructionLatch.v"
prj_impl new "busInterface" -dir "busInterface" -strategy "Area" -synthesis "synplify"
prj_impl active "busInterface"
prj_src add "C:/Users/Duncan/git/ForthCPU/busInterface/source/busInterface.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busInterface/test/busInterfaceTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busInterface/test/busInterfaceTestbench/busInterfaceTestbench.spf"
prj_impl active "processorCore"
prj_impl new "core" -dir "core" -strategy "Area" -synthesis "synplify"
prj_impl active "core"
prj_src add "C:/Users/Duncan/git/ForthCPU/core/source/core.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/masterSequencer/source/masterSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/masterSequencer/test/masterSequencerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatchV2/source/instructionLatch.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/test/jumpGroupDecoderTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/test/loadStoreGroupDecoderTests/loadStoreGroupDecoderTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/test/jumpGroupDecoderTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/masterSequencer/test/masterSequencerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busInterface/source/busInterface.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busInterface/test/busInterfaceTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v" "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerFileB/test/registerFileTests.v"
prj_impl active "processorCore"
prj_impl active "core"
prj_src remove "C:/Users/Duncan/git/ForthCPU/registerFileB/test/registerFileTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v" "C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v" "C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v" "C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v" "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/programCounter/test/programCounterTestbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/programCounter/test/programCounterTestbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v" "C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/interruptLogic/test/interruptStateMachineTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/core/test/coreTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv"
prj_src remove "C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/core/test/coreTestbench/coreTestbench.spf"
prj_impl active "busInterface"
prj_src remove "C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v"
prj_impl active "core"
prj_impl active "instructionLatchV2"
prj_impl active "core"
prj_src add "C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v"
prj_impl active "programCounterTestbench"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv"
prj_impl active "programCounter"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv"
prj_src remove "C:/Users/Duncan/git/ForthCPU/programCounter/test/programCounterTestbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/programCounter/test/programCounterTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/programCounter/test/programCounterTestbench/programCounterTestbench.spf"
prj_src remove "C:/Users/Duncan/git/ForthCPU/programCounter/test/programCounterTests/programCounterTests.spf"
prj_impl active "core"
prj_src add "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/interruptLogic/test/interruptStateMachineTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/busInterface/test/busInterfaceTests.v"
prj_impl new "coreWithDebug" -dir "coreWithDebug" -strategy "Area" -synthesis "synplify"
prj_impl active "coreWithDebug"
prj_src add "C:/Users/Duncan/git/ForthCPU/coreWithDebug/source/coreWithDebug.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v" "C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv"
prj_src add "C:/Users/Duncan/git/ForthCPU/masterSequencer/source/masterSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionLatchV2/source/instructionLatch.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busInterface/source/busInterface.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v" "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v" "C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v" "C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v" "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v" "C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v" "C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugDecoder.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugPort.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/debugSequencer.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/requestGenerator.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/snooper.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcher.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcherBlock.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/wordToByteRegister.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordRegister.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordSynchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source/upCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfEightDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfSixteenDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/register.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/core/source/core.v"
prj_impl active "debugPortV2"
prj_src add "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/masterSequencer/source/masterSequencer.v"
prj_impl active "aluB"
prj_impl active "core"
prj_impl active "masterSequencer"
prj_impl active "debugPortV2"
prj_src add "C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busController/source/busController.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/busController/source/busController.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busInterface/source/busInterface.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/busInterface/source/busInterface.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/testSetup.v"
prj_impl active "coreWithDebug"
prj_impl active "debugPortV2"
prj_impl delete "debugPort"
prj_impl active "addressMonitors"
prj_impl active "debugPortV2"
prj_impl new "debugSnooper" -dir "debugSnooper" -strategy "Area" -synthesis "synplify"
prj_impl active "debugSnooper"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugSnooper/source/snooper.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugSnooper/test/snooperTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugSnooper/test/snooperTestbench/snooperTestbench.spf"
prj_impl new "debugWatcher" -dir "debugWatcher" -strategy "Area" -synthesis "synplify"
prj_impl active "debugWatcher"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcher.v" "C:/Users/Duncan/git/ForthCPU/debugWatcher/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcher.v"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/watcherTests.v" "C:/Users/Duncan/git/ForthCPU/debugWatcher/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcherTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcherTests.v"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/debugWatcher/test/watcherTests.v" "C:/Users/Duncan/git/ForthCPU/debugWatcher/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcherTests.v"
prj_impl delete "addressMonitors"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/test/watcherTestbench/watcherTestbench.spf"
prj_impl active "debugPortV2"
prj_impl active "debugWatcher"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcherBlock.v" "C:/Users/Duncan/git/ForthCPU/debugWatcher/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcherBlock.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcher.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcherTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugWatcher/test/watcherTestbench/watcherTestbench.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/addressWatcher.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/test/addressWatcherTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcherBlock.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcher.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/test/watcherTestbench/watcherTestbench.spf"
prj_impl active "debugPortV2"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcherBlock.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcher.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/snooper.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/snooperTests.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/watcherTests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v" "C:/Users/Duncan/git/ForthCPU/masterSequencer/source/masterSequencer.v" "C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v" "C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/generics/source/wordRegister.v" "C:/Users/Duncan/git/ForthCPU/generics/source/register.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordToByteRegister.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordSynchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source/upCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfEightDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfSixteenDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounter.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugSnooper/source/snooper.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcher.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/addressWatcher.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/snooperTestbench/snooperTestbench.spf" "C:/Users/Duncan/git/ForthCPU/debugPortV2/test/watcherTestbench/watcherTestbench.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
prj_impl active "coreWithDebug"
prj_impl active "debugSnooper"
prj_impl active "debugWatcher"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/wordRegister.v"
prj_impl active "debugSnooper"
prj_impl active "debugPortV2"
prj_src add "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfSixteenDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordSynchronizer.v" "C:/Users/Duncan/git/ForthCPU/generics/source/wordRegister.v"
prj_impl active "coreWithDebug"
prj_impl delete "busController"
prj_impl delete "alu"
prj_impl delete "addressBusController"
prj_impl active "busInterface"
prj_src add "C:/Users/Duncan/git/ForthCPU/testSetup.v"
prj_impl active "core"
prj_impl active "coreWithDebug"
prj_impl active "debugPortV2"
prj_impl active "coreWithDebug"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/snooper.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcher.v" "C:/Users/Duncan/git/ForthCPU/debugPortV2/source/watcherBlock.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/generics/source/wordToByteRegister.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/generics/source/upCounter.v" "C:/Users/Duncan/git/ForthCPU/generics/source/oneOfEightDecoder.v" "C:/Users/Duncan/git/ForthCPU/generics/source/register.v" "C:/Users/Duncan/git/ForthCPU/generics/source/synchronizedCounter.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugSnooper/source/snooper.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/watcher.v" "C:/Users/Duncan/git/ForthCPU/debugWatcher/source/addressWatcher.v"
prj_impl active "debuggerTests"
prj_impl active "debugPortV2"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
#Stop recording: 1/8/2024 18:38:00



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
