const FLASHMEM_BASE: usize = 0x00000000;    // FLASHMEM
const BROM_BASE: usize = 0x10000000;        // BROM
const GPRAM_BASE: usize = 0x11000000;       // GPRAM
const SRAM_BASE: usize = 0x20000000;        // SRAM
const RFC_RAM_BASE: usize = 0x21000000;     // RFC_RAM
const RFC_ULLRAM_BASE: usize = 0x21004000;  // RFC_ULLRAM
const SSI0_BASE: usize = 0x40000000;        // SSI
const UART0_BASE: usize = 0x40001000;       // UART
const I2C0_BASE: usize = 0x40002000;        // I2C
const SSI1_BASE: usize = 0x40008000;        // SSI
const UART1_BASE: usize = 0x4000B000;       // UART
const GPT0_BASE: usize = 0x40010000;        // GPT
const GPT1_BASE: usize = 0x40011000;        // GPT
const GPT2_BASE: usize = 0x40012000;        // GPT
const GPT3_BASE: usize = 0x40013000;        // GPT
const UDMA0_BASE: usize = 0x40020000;       // UDMA
const I2S0_BASE: usize = 0x40021000;        // I2S
const GPIO_BASE: usize = 0x40022000;        // GPIO
const CRYPTO_BASE: usize = 0x40024000;      // CRYPTO
const PKA_BASE: usize = 0x40025000;         // PKA
const PKA_RAM_BASE: usize = 0x40026000;     // PKA_RAM
const PKA_INT_BASE: usize = 0x40027000;     // PKA_INT
const TRNG_BASE: usize = 0x40028000;        // TRNG
const FLASH_BASE: usize = 0x40030000;       // FLASH
const VIMS_BASE: usize = 0x40034000;        // VIMS
const SRAM_MMR_BASE: usize = 0x40035000;    // SRAM_MMR
const RFC_PWR_BASE: usize = 0x40040000;     // RFC_PWR
const RFC_DBELL_BASE: usize = 0x40041000;   // RFC_DBELL
const RFC_RAT_BASE: usize = 0x40043000;     // RFC_RAT
const RFC_FSCA_BASE: usize = 0x40044000;    // RFC_FSCA
const WDT_BASE: usize = 0x40080000;         // WDT
const IOC_BASE: usize = 0x40081000;         // IOC
const PRCM_BASE: usize = 0x40082000;        // PRCM
const EVENT_BASE: usize = 0x40083000;       // EVENT
const SMPH_BASE: usize = 0x40084000;        // SMPH
const ADI2_BASE: usize = 0x40086000;        // ADI
const ADI3_BASE: usize = 0x40086200;        // ADI
const AON_PMCTL_BASE: usize = 0x40090000;   // AON_PMCTL
const AON_RTC_BASE: usize = 0x40092000;     // AON_RTC
const AON_EVENT_BASE: usize = 0x40093000;   // AON_EVENT
const AON_IOC_BASE: usize = 0x40094000;     // AON_IOC
const AON_BATMON_BASE: usize = 0x40095000;  // AON_BATMON
const AUX_SPIM_BASE: usize = 0x400C1000;    // AUX_SPIM
const AUX_MAC_BASE: usize = 0x400C2000;     // AUX_MAC
const AUX_TIMER2_BASE: usize = 0x400C3000;  // AUX_TIMER2
const AUX_TDC_BASE: usize = 0x400C4000;     // AUX_TDC
const AUX_EVCTL_BASE: usize = 0x400C5000;   // AUX_EVCTL
const AUX_SYSIF_BASE: usize = 0x400C6000;   // AUX_SYSIF
const AUX_TIMER01_BASE: usize = 0x400C7000; // AUX_TIMER01
const AUX_SMPH_BASE: usize = 0x400C8000;    // AUX_SMPH
const AUX_ANAIF_BASE: usize = 0x400C9000;   // AUX_ANAIF
const AUX_DDI0_OSC_BASE: usize = 0x400CA000;// DDI
const AUX_ADI4_BASE: usize = 0x400CB000;    // ADI
const AUX_AIODIO0_BASE: usize = 0x400CC000; // AUX_AIODIO
const AUX_AIODIO1_BASE: usize = 0x400CD000; // AUX_AIODIO
const AUX_AIODIO2_BASE: usize = 0x400CE000; // AUX_AIODIO
const AUX_AIODIO3_BASE: usize = 0x400CF000; // AUX_AIODIO
const AUX_RAM_BASE: usize = 0x400E0000;     // AUX_RAM
const AUX_SCE_BASE: usize = 0x400E1000;     // AUX_SCE
const FLASH_CFG_BASE: usize = 0x50000000;   // CC26_DUMMY_COMP
const FCFG1_BASE: usize = 0x50001000;       // FCFG1
const FCFG2_BASE: usize = 0x50002000;       // FCFG2
const CCFG_BASE: usize = 0x50003000;        // CCFG
const SSI0_NONBUF_BASE: usize = 0x60000000; // SSI CPU nonbuf base
const UART0_NONBUF_BASE: usize = 0x60001000;// UART CPU nonbuf base
const I2C0_NONBUF_BASE: usize = 0x60002000; // I2C CPU nonbuf base
const SSI1_NONBUF_BASE: usize = 0x60008000; // SSI CPU nonbuf base
const UART1_NONBUF_BASE: usize = 0x6000B000;// UART CPU nonbuf base
const GPT0_NONBUF_BASE: usize = 0x60010000; // GPT CPU nonbuf base
const GPT1_NONBUF_BASE: usize = 0x60011000; // GPT CPU nonbuf base
const GPT2_NONBUF_BASE: usize = 0x60012000; // GPT CPU nonbuf base
const GPT3_NONBUF_BASE: usize = 0x60013000; // GPT CPU nonbuf base
const UDMA0_NONBUF_BASE: usize = 0x60020000;// UDMA CPU nonbuf base
const I2S0_NONBUF_BASE: usize = 0x60021000; // I2S CPU nonbuf base
const GPIO_NONBUF_BASE: usize = 0x60022000; // GPIO CPU nonbuf base
const CRYPTO_NONBUF_BASE: usize = 0x60024000;   // CRYPTO CPU nonbuf base
const PKA_NONBUF_BASE: usize = 0x60025000;      // PKA CPU nonbuf base
const PKA_RAM_NONBUF_BASE: usize = 0x60026000;  // PKA_RAM CPU nonbuf base
const PKA_INT_NONBUF_BASE: usize = 0x60027000;  // PKA_INT CPU nonbuf base
const TRNG_NONBUF_BASE: usize = 0x60028000;     // TRNG CPU nonbuf base
const FLASH_NONBUF_BASE: usize = 0x60030000;    // FLASH CPU nonbuf base
const VIMS_NONBUF_BASE: usize = 0x60034000;     // VIMS CPU nonbuf base
const SRAM_MMR_NONBUF_BASE: usize = 0x60035000; // SRAM_MMR CPU nonbuf base
const RFC_PWR_NONBUF_BASE: usize = 0x60040000;  // RFC_PWR CPU nonbuf base
const RFC_DBELL_NONBUF_BASE: usize = 0x60041000;// RFC_DBELL CPU nonbuf base
const RFC_RAT_NONBUF_BASE: usize = 0x60043000;  // RFC_RAT CPU nonbuf base
const RFC_FSCA_NONBUF_BASE: usize = 0x60044000; // RFC_FSCA CPU nonbuf base
const WDT_NONBUF_BASE: usize = 0x60080000;      // WDT CPU nonbuf base
const IOC_NONBUF_BASE: usize = 0x60081000;      // IOC CPU nonbuf base
const PRCM_NONBUF_BASE: usize = 0x60082000;     // PRCM CPU nonbuf base
const EVENT_NONBUF_BASE: usize = 0x60083000;    // EVENT CPU nonbuf base
const SMPH_NONBUF_BASE: usize = 0x60084000;     // SMPH CPU nonbuf base
const ADI2_NONBUF_BASE: usize = 0x60086000;     // ADI CPU nonbuf base
const ADI3_NONBUF_BASE: usize = 0x60086200;     // ADI CPU nonbuf base
const AON_PMCTL_NONBUF_BASE: usize = 0x60090000;// AON_PMCTL CPU nonbuf base
const AON_RTC_NONBUF_BASE: usize = 0x60092000;  // AON_RTC CPU nonbuf base
const AON_EVENT_NONBUF_BASE: usize = 0x60093000;// AON_EVENT CPU nonbuf base
const AON_IOC_NONBUF_BASE: usize = 0x60094000;  // AON_IOC CPU nonbuf base
const AON_BATMON_NONBUF_BASE: usize = 0x60095000;   // AON_BATMON CPU nonbuf base
const AUX_SPIM_NONBUF_BASE: usize = 0x600C1000;     // AUX_SPIM CPU nonbuf base
const AUX_MAC_NONBUF_BASE: usize = 0x600C2000;      // AUX_MAC CPU nonbuf base
const AUX_TIMER2_NONBUF_BASE: usize = 0x600C3000;   // AUX_TIMER2 CPU nonbuf base
const AUX_TDC_NONBUF_BASE: usize = 0x600C4000;      // AUX_TDC CPU nonbuf base
const AUX_EVCTL_NONBUF_BASE: usize = 0x600C5000;    // AUX_EVCTL CPU nonbuf base
const AUX_SYSIF_NONBUF_BASE: usize = 0x600C6000;    // AUX_SYSIF CPU nonbuf base
const AUX_TIMER01_NONBUF_BASE: usize = 0x600C7000;  // AUX_TIMER01 CPU nonbuf base
const AUX_SMPH_NONBUF_BASE: usize = 0x600C8000;     // AUX_SMPH CPU nonbuf base
const AUX_ANAIF_NONBUF_BASE: usize = 0x600C9000;    // AUX_ANAIF CPU nonbuf base
const AUX_DDI0_OSC_NONBUF_BASE: usize = 0x600CA000  // DDI CPU nonbuf base
const AUX_ADI4_NONBUF_BASE: usize = 0x600CB000;     // ADI CPU nonbuf base
const AUX_AIODIO0_NONBUF_BASE: usize = 0x600CC000;  // AUX_AIODIO CPU nonbuf base
const AUX_AIODIO1_NONBUF_BASE: usize = 0x600CD000;  // AUX_AIODIO CPU nonbuf base
const AUX_AIODIO2_NONBUF_BASE: usize = 0x600CE000;  // AUX_AIODIO CPU nonbuf base
const AUX_AIODIO3_NONBUF_BASE: usize = 0x600CF000;  // AUX_AIODIO CPU nonbuf base
const AUX_RAM_NONBUF_BASE: usize = 0x600E0000;      // AUX_RAM CPU nonbuf base
const AUX_SCE_NONBUF_BASE: usize = 0x600E1000;      // AUX_SCE CPU nonbuf base
const FLASHMEM_ALIAS_BASE: usize = 0xA0000000;      // FLASHMEM Alias base
const CPU_ITM_BASE: usize = 0xE0000000;             // CPU_ITM
const CPU_DWT_BASE: usize = 0xE0001000;             // CPU_DWT
const CPU_FPB_BASE: usize = 0xE0002000;             // CPU_FPB
const CPU_SCS_BASE: usize = 0xE000E000;             // CPU_SCS
const CPU_TPIU_BASE: usize = 0xE0040000;            // CPU_TPIU
const CPU_TIPROP_BASE: usize = 0xE00FE000;          // CPU_TIPROP
const CPU_ROM_TABLE_BASE: usize = 0xE00FF000;       // CPU_ROM_TABLE