Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/f/Desktop/rojina/madar Manteghi/p5/project5/tb_function4x1_isim_translate.exe -prj C:/Users/f/Desktop/rojina/madar Manteghi/p5/project5/tb_function4x1_translate.prj work.tb_function4x1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/f/Desktop/rojina/madar Manteghi/p5/project5/netgen/translate/function4x1_translate.v" into library work
Analyzing Verilog file "C:/Users/f/Desktop/rojina/madar Manteghi/p5/project5/tb_function4x1.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_LUT4(INIT=16'b010101110001000)
Compiling module X_BUF
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module function4x1
Compiling module tb_function4x1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/f/Desktop/rojina/madar Manteghi/p5/project5/tb_function4x1_isim_translate.exe
Fuse Memory Usage: 28656 KB
Fuse CPU Usage: 734 ms
