/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue May  3 15:23:06 2016
 *                 Full Compile MD5 Checksum  1da1c3226a9ac5d06cc27c06c1aefe52
 *                     (minus title and desc)
 *                 MD5 Checksum               a58ec1309d39852a0c8fb54050da5f77
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     930
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
********************************************************************************/

#ifndef BCHP_T2_BICM_INTR2_0_0_H__
#define BCHP_T2_BICM_INTR2_0_0_H__

/***************************************************************************
 *T2_BICM_INTR2_0_0 - BICM L2 Interrupt Controller Registers - Set 0
 ***************************************************************************/
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS        0x04400200 /* [RO] CPU interrupt Status Register */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET           0x04400204 /* [WO] CPU interrupt Set Register */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR         0x04400208 /* [WO] CPU interrupt Clear Register */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS   0x0440020c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET      0x04400210 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR    0x04400214 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS        0x04400218 /* [RO] PCI interrupt Status Register */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET           0x0440021c /* [WO] PCI interrupt Set Register */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR         0x04400220 /* [WO] PCI interrupt Clear Register */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS   0x04400224 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET      0x04400228 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR    0x0440022c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_reserved0_MASK           0xff800000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_reserved0_SHIFT          23

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_BICM_DATA_FAIL_MASK 0x00200000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_STALL_MASK          0x00100000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_STALL_SHIFT         20
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_RCVR_STALL_DEFAULT       0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_EDGE_FIFO_OF_MASK        0x00080000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_EDGE_FIFO_OF_SHIFT       19
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_EDGE_FIFO_OF_DEFAULT     0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BIST_DONE_MASK           0x00040000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BIST_DONE_SHIFT          18
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BIST_DONE_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_READ_DONE_MASK       0x00020000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_READ_DONE_SHIFT      17
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_READ_DONE_DEFAULT    0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_READ_RDY_MASK        0x00010000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_READ_RDY_SHIFT       16
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_READ_RDY_DEFAULT     0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_POST_MASK  0x00008000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_POST_SHIFT 15
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_POST_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_POST_MASK  0x00004000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_POST_SHIFT 14
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_POST_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PRE_MASK   0x00002000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PRE_SHIFT  13
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PRE_MASK   0x00001000
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PRE_SHIFT  12
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PLP1_MASK  0x00000800
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PLP1_SHIFT 11
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PLP1_MASK  0x00000400
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PLP1_SHIFT 10
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PLP0_MASK  0x00000200
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PLP0_SHIFT 9
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PLP0_MASK  0x00000100
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PLP0_SHIFT 8
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_LDPC_LOSS_LOCK_MASK      0x00000080
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_LDPC_LOSS_LOCK_SHIFT     7
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_LDPC_LOSS_LOCK_DEFAULT   0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_LDPC_GAIN_LOCK_MASK      0x00000040
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_LDPC_GAIN_LOCK_SHIFT     6
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_LDPC_GAIN_LOCK_DEFAULT   0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_XCS_MASK             0x00000020
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_XCS_SHIFT            5
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_XCS_DEFAULT          0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_ON2_MASK             0x00000010
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_ON2_SHIFT            4
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_ON2_DEFAULT          0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_ON1_MASK             0x00000008
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_ON1_SHIFT            3
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_PSL_ON1_DEFAULT          0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BMET_MISALGN_MASK        0x00000004
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BMET_MISALGN_SHIFT       2
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_BMET_MISALGN_DEFAULT     0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_BAD_IDX_MASK         0x00000002
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_BAD_IDX_SHIFT        1
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_BAD_IDX_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_STATUS :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_MISALGN_MASK         0x00000001
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_MISALGN_SHIFT        0
#define BCHP_T2_BICM_INTR2_0_0_CPU_STATUS_CDI_MISALGN_DEFAULT      0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: CPU_SET :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_reserved0_MASK              0xff800000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_reserved0_SHIFT             23

/* T2_BICM_INTR2_0_0 :: CPU_SET :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_BICM_PARAM_FAIL_MASK   0x00400000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_BICM_PARAM_FAIL_SHIFT  22
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_BICM_DATA_FAIL_MASK    0x00200000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_BICM_DATA_FAIL_SHIFT   21
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_STALL_MASK             0x00100000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_STALL_SHIFT            20
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_RCVR_STALL_DEFAULT          0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_EDGE_FIFO_OF_MASK           0x00080000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_EDGE_FIFO_OF_SHIFT          19
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_EDGE_FIFO_OF_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BIST_DONE_MASK              0x00040000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BIST_DONE_SHIFT             18
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BIST_DONE_DEFAULT           0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_READ_DONE_MASK          0x00020000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_READ_DONE_SHIFT         17
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_READ_DONE_DEFAULT       0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_READ_RDY_MASK           0x00010000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_READ_RDY_SHIFT          16
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_READ_RDY_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_POST_MASK     0x00008000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_POST_SHIFT    15
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_POST_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_POST_MASK     0x00004000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_POST_SHIFT    14
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_POST_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PRE_MASK      0x00002000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PRE_SHIFT     13
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PRE_DEFAULT   0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PRE_MASK      0x00001000
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PRE_SHIFT     12
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PRE_DEFAULT   0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PLP1_MASK     0x00000800
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PLP1_SHIFT    11
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PLP1_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PLP1_MASK     0x00000400
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PLP1_SHIFT    10
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PLP1_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PLP0_MASK     0x00000200
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PLP0_SHIFT    9
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_LOSS_LOCK_PLP0_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PLP0_MASK     0x00000100
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PLP0_SHIFT    8
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BCH_GAIN_LOCK_PLP0_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_LDPC_LOSS_LOCK_MASK         0x00000080
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_LDPC_LOSS_LOCK_SHIFT        7
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_LDPC_LOSS_LOCK_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_LDPC_GAIN_LOCK_MASK         0x00000040
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_LDPC_GAIN_LOCK_SHIFT        6
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_LDPC_GAIN_LOCK_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_XCS_MASK                0x00000020
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_XCS_SHIFT               5
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_XCS_DEFAULT             0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_ON2_MASK                0x00000010
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_ON2_SHIFT               4
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_ON2_DEFAULT             0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_ON1_MASK                0x00000008
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_ON1_SHIFT               3
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_PSL_ON1_DEFAULT             0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BMET_MISALGN_MASK           0x00000004
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BMET_MISALGN_SHIFT          2
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_BMET_MISALGN_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_BAD_IDX_MASK            0x00000002
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_BAD_IDX_SHIFT           1
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_BAD_IDX_DEFAULT         0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_SET :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_MISALGN_MASK            0x00000001
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_MISALGN_SHIFT           0
#define BCHP_T2_BICM_INTR2_0_0_CPU_SET_CDI_MISALGN_DEFAULT         0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_reserved0_MASK            0xff800000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_reserved0_SHIFT           23

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_BICM_DATA_FAIL_MASK  0x00200000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_STALL_MASK           0x00100000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_STALL_SHIFT          20
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_RCVR_STALL_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_EDGE_FIFO_OF_MASK         0x00080000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_EDGE_FIFO_OF_SHIFT        19
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_EDGE_FIFO_OF_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BIST_DONE_MASK            0x00040000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BIST_DONE_SHIFT           18
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BIST_DONE_DEFAULT         0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_READ_DONE_MASK        0x00020000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_READ_DONE_SHIFT       17
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_READ_DONE_DEFAULT     0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_READ_RDY_MASK         0x00010000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_READ_RDY_SHIFT        16
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_READ_RDY_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_POST_MASK   0x00008000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_POST_SHIFT  15
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_POST_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_POST_MASK   0x00004000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_POST_SHIFT  14
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_POST_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PRE_MASK    0x00002000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PRE_SHIFT   13
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PRE_MASK    0x00001000
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PRE_SHIFT   12
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP1_MASK   0x00000800
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP1_SHIFT  11
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP1_MASK   0x00000400
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP1_SHIFT  10
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP0_MASK   0x00000200
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP0_SHIFT  9
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP0_MASK   0x00000100
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP0_SHIFT  8
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_LDPC_LOSS_LOCK_MASK       0x00000080
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_LDPC_LOSS_LOCK_SHIFT      7
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_LDPC_LOSS_LOCK_DEFAULT    0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_LDPC_GAIN_LOCK_MASK       0x00000040
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_LDPC_GAIN_LOCK_SHIFT      6
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_LDPC_GAIN_LOCK_DEFAULT    0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_XCS_MASK              0x00000020
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_XCS_SHIFT             5
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_XCS_DEFAULT           0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_ON2_MASK              0x00000010
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_ON2_SHIFT             4
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_ON2_DEFAULT           0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_ON1_MASK              0x00000008
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_ON1_SHIFT             3
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_PSL_ON1_DEFAULT           0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BMET_MISALGN_MASK         0x00000004
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BMET_MISALGN_SHIFT        2
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_BMET_MISALGN_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_BAD_IDX_MASK          0x00000002
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_BAD_IDX_SHIFT         1
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_BAD_IDX_DEFAULT       0x00000000

/* T2_BICM_INTR2_0_0 :: CPU_CLEAR :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_MISALGN_MASK          0x00000001
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_MISALGN_SHIFT         0
#define BCHP_T2_BICM_INTR2_0_0_CPU_CLEAR_CDI_MISALGN_DEFAULT       0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_reserved0_MASK      0xff800000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_reserved0_SHIFT     23

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_BICM_DATA_FAIL_MASK 0x00200000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_STALL_MASK     0x00100000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_STALL_SHIFT    20
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_RCVR_STALL_DEFAULT  0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_EDGE_FIFO_OF_MASK   0x00080000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_EDGE_FIFO_OF_SHIFT  19
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_EDGE_FIFO_OF_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BIST_DONE_MASK      0x00040000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BIST_DONE_SHIFT     18
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BIST_DONE_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_READ_DONE_MASK  0x00020000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_READ_DONE_SHIFT 17
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_READ_DONE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_READ_RDY_MASK   0x00010000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_READ_RDY_SHIFT  16
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_READ_RDY_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_POST_SHIFT 15
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_POST_SHIFT 14
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PRE_SHIFT 13
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PRE_SHIFT 12
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP1_SHIFT 11
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP1_SHIFT 10
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP0_SHIFT 9
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP0_SHIFT 8
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_LDPC_LOSS_LOCK_MASK 0x00000080
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_LDPC_LOSS_LOCK_SHIFT 7
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_LDPC_LOSS_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_LDPC_GAIN_LOCK_MASK 0x00000040
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_LDPC_GAIN_LOCK_SHIFT 6
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_LDPC_GAIN_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_XCS_MASK        0x00000020
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_XCS_SHIFT       5
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_XCS_DEFAULT     0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_ON2_MASK        0x00000010
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_ON2_SHIFT       4
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_ON2_DEFAULT     0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_ON1_MASK        0x00000008
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_ON1_SHIFT       3
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_PSL_ON1_DEFAULT     0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BMET_MISALGN_MASK   0x00000004
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BMET_MISALGN_SHIFT  2
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_BMET_MISALGN_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_BAD_IDX_MASK    0x00000002
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_BAD_IDX_SHIFT   1
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_BAD_IDX_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_STATUS :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_MISALGN_MASK    0x00000001
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_MISALGN_SHIFT   0
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS_CDI_MISALGN_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_reserved0_MASK         0xff800000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_reserved0_SHIFT        23

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_BICM_DATA_FAIL_MASK 0x00200000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_STALL_MASK        0x00100000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_STALL_SHIFT       20
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_RCVR_STALL_DEFAULT     0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_EDGE_FIFO_OF_MASK      0x00080000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_EDGE_FIFO_OF_SHIFT     19
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_EDGE_FIFO_OF_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BIST_DONE_MASK         0x00040000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BIST_DONE_SHIFT        18
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BIST_DONE_DEFAULT      0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_READ_DONE_MASK     0x00020000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_READ_DONE_SHIFT    17
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_READ_DONE_DEFAULT  0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_READ_RDY_MASK      0x00010000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_READ_RDY_SHIFT     16
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_READ_RDY_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_POST_SHIFT 15
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_POST_SHIFT 14
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PRE_SHIFT 13
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PRE_SHIFT 12
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP1_SHIFT 11
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP1_SHIFT 10
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP0_SHIFT 9
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP0_SHIFT 8
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_LDPC_LOSS_LOCK_MASK    0x00000080
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_LDPC_LOSS_LOCK_SHIFT   7
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_LDPC_LOSS_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_LDPC_GAIN_LOCK_MASK    0x00000040
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_LDPC_GAIN_LOCK_SHIFT   6
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_LDPC_GAIN_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_XCS_MASK           0x00000020
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_XCS_SHIFT          5
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_XCS_DEFAULT        0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_ON2_MASK           0x00000010
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_ON2_SHIFT          4
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_ON2_DEFAULT        0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_ON1_MASK           0x00000008
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_ON1_SHIFT          3
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_PSL_ON1_DEFAULT        0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BMET_MISALGN_MASK      0x00000004
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BMET_MISALGN_SHIFT     2
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_BMET_MISALGN_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_BAD_IDX_MASK       0x00000002
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_BAD_IDX_SHIFT      1
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_BAD_IDX_DEFAULT    0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_SET :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_MISALGN_MASK       0x00000001
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_MISALGN_SHIFT      0
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_SET_CDI_MISALGN_DEFAULT    0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_reserved0_MASK       0xff800000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_reserved0_SHIFT      23

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_BICM_DATA_FAIL_MASK 0x00200000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_STALL_MASK      0x00100000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_STALL_SHIFT     20
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_RCVR_STALL_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_EDGE_FIFO_OF_MASK    0x00080000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_EDGE_FIFO_OF_SHIFT   19
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_EDGE_FIFO_OF_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BIST_DONE_MASK       0x00040000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BIST_DONE_SHIFT      18
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BIST_DONE_DEFAULT    0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_READ_DONE_MASK   0x00020000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_READ_DONE_SHIFT  17
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_READ_DONE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_READ_RDY_MASK    0x00010000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_READ_RDY_SHIFT   16
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_READ_RDY_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_POST_SHIFT 15
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_POST_SHIFT 14
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PRE_SHIFT 13
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PRE_SHIFT 12
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_SHIFT 11
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_SHIFT 10
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_SHIFT 9
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_SHIFT 8
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_LDPC_LOSS_LOCK_MASK  0x00000080
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_LDPC_LOSS_LOCK_SHIFT 7
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_LDPC_LOSS_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_LDPC_GAIN_LOCK_MASK  0x00000040
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_LDPC_GAIN_LOCK_SHIFT 6
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_LDPC_GAIN_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_XCS_MASK         0x00000020
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_XCS_SHIFT        5
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_XCS_DEFAULT      0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_ON2_MASK         0x00000010
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_ON2_SHIFT        4
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_ON2_DEFAULT      0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_ON1_MASK         0x00000008
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_ON1_SHIFT        3
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_PSL_ON1_DEFAULT      0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BMET_MISALGN_MASK    0x00000004
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BMET_MISALGN_SHIFT   2
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_BMET_MISALGN_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_BAD_IDX_MASK     0x00000002
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_BAD_IDX_SHIFT    1
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_BAD_IDX_DEFAULT  0x00000001

/* T2_BICM_INTR2_0_0 :: CPU_MASK_CLEAR :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_MISALGN_MASK     0x00000001
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_MISALGN_SHIFT    0
#define BCHP_T2_BICM_INTR2_0_0_CPU_MASK_CLEAR_CDI_MISALGN_DEFAULT  0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_reserved0_MASK           0xff800000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_reserved0_SHIFT          23

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_BICM_DATA_FAIL_MASK 0x00200000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_STALL_MASK          0x00100000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_STALL_SHIFT         20
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_RCVR_STALL_DEFAULT       0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_EDGE_FIFO_OF_MASK        0x00080000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_EDGE_FIFO_OF_SHIFT       19
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_EDGE_FIFO_OF_DEFAULT     0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BIST_DONE_MASK           0x00040000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BIST_DONE_SHIFT          18
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BIST_DONE_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_READ_DONE_MASK       0x00020000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_READ_DONE_SHIFT      17
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_READ_DONE_DEFAULT    0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_READ_RDY_MASK        0x00010000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_READ_RDY_SHIFT       16
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_READ_RDY_DEFAULT     0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_POST_MASK  0x00008000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_POST_SHIFT 15
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_POST_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_POST_MASK  0x00004000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_POST_SHIFT 14
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_POST_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PRE_MASK   0x00002000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PRE_SHIFT  13
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PRE_MASK   0x00001000
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PRE_SHIFT  12
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PLP1_MASK  0x00000800
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PLP1_SHIFT 11
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PLP1_MASK  0x00000400
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PLP1_SHIFT 10
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PLP0_MASK  0x00000200
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PLP0_SHIFT 9
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PLP0_MASK  0x00000100
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PLP0_SHIFT 8
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_LDPC_LOSS_LOCK_MASK      0x00000080
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_LDPC_LOSS_LOCK_SHIFT     7
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_LDPC_LOSS_LOCK_DEFAULT   0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_LDPC_GAIN_LOCK_MASK      0x00000040
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_LDPC_GAIN_LOCK_SHIFT     6
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_LDPC_GAIN_LOCK_DEFAULT   0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_XCS_MASK             0x00000020
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_XCS_SHIFT            5
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_XCS_DEFAULT          0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_ON2_MASK             0x00000010
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_ON2_SHIFT            4
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_ON2_DEFAULT          0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_ON1_MASK             0x00000008
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_ON1_SHIFT            3
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_PSL_ON1_DEFAULT          0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BMET_MISALGN_MASK        0x00000004
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BMET_MISALGN_SHIFT       2
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_BMET_MISALGN_DEFAULT     0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_BAD_IDX_MASK         0x00000002
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_BAD_IDX_SHIFT        1
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_BAD_IDX_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_STATUS :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_MISALGN_MASK         0x00000001
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_MISALGN_SHIFT        0
#define BCHP_T2_BICM_INTR2_0_0_PCI_STATUS_CDI_MISALGN_DEFAULT      0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: PCI_SET :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_reserved0_MASK              0xff800000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_reserved0_SHIFT             23

/* T2_BICM_INTR2_0_0 :: PCI_SET :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_BICM_PARAM_FAIL_MASK   0x00400000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_BICM_PARAM_FAIL_SHIFT  22
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_BICM_DATA_FAIL_MASK    0x00200000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_BICM_DATA_FAIL_SHIFT   21
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_STALL_MASK             0x00100000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_STALL_SHIFT            20
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_RCVR_STALL_DEFAULT          0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_EDGE_FIFO_OF_MASK           0x00080000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_EDGE_FIFO_OF_SHIFT          19
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_EDGE_FIFO_OF_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BIST_DONE_MASK              0x00040000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BIST_DONE_SHIFT             18
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BIST_DONE_DEFAULT           0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_READ_DONE_MASK          0x00020000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_READ_DONE_SHIFT         17
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_READ_DONE_DEFAULT       0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_READ_RDY_MASK           0x00010000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_READ_RDY_SHIFT          16
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_READ_RDY_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_POST_MASK     0x00008000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_POST_SHIFT    15
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_POST_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_POST_MASK     0x00004000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_POST_SHIFT    14
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_POST_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PRE_MASK      0x00002000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PRE_SHIFT     13
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PRE_DEFAULT   0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PRE_MASK      0x00001000
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PRE_SHIFT     12
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PRE_DEFAULT   0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PLP1_MASK     0x00000800
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PLP1_SHIFT    11
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PLP1_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PLP1_MASK     0x00000400
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PLP1_SHIFT    10
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PLP1_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PLP0_MASK     0x00000200
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PLP0_SHIFT    9
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_LOSS_LOCK_PLP0_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PLP0_MASK     0x00000100
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PLP0_SHIFT    8
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BCH_GAIN_LOCK_PLP0_DEFAULT  0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_LDPC_LOSS_LOCK_MASK         0x00000080
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_LDPC_LOSS_LOCK_SHIFT        7
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_LDPC_LOSS_LOCK_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_LDPC_GAIN_LOCK_MASK         0x00000040
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_LDPC_GAIN_LOCK_SHIFT        6
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_LDPC_GAIN_LOCK_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_XCS_MASK                0x00000020
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_XCS_SHIFT               5
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_XCS_DEFAULT             0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_ON2_MASK                0x00000010
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_ON2_SHIFT               4
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_ON2_DEFAULT             0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_ON1_MASK                0x00000008
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_ON1_SHIFT               3
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_PSL_ON1_DEFAULT             0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BMET_MISALGN_MASK           0x00000004
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BMET_MISALGN_SHIFT          2
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_BMET_MISALGN_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_BAD_IDX_MASK            0x00000002
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_BAD_IDX_SHIFT           1
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_BAD_IDX_DEFAULT         0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_SET :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_MISALGN_MASK            0x00000001
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_MISALGN_SHIFT           0
#define BCHP_T2_BICM_INTR2_0_0_PCI_SET_CDI_MISALGN_DEFAULT         0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_reserved0_MASK            0xff800000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_reserved0_SHIFT           23

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_BICM_DATA_FAIL_MASK  0x00200000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_STALL_MASK           0x00100000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_STALL_SHIFT          20
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_RCVR_STALL_DEFAULT        0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_EDGE_FIFO_OF_MASK         0x00080000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_EDGE_FIFO_OF_SHIFT        19
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_EDGE_FIFO_OF_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BIST_DONE_MASK            0x00040000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BIST_DONE_SHIFT           18
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BIST_DONE_DEFAULT         0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_READ_DONE_MASK        0x00020000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_READ_DONE_SHIFT       17
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_READ_DONE_DEFAULT     0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_READ_RDY_MASK         0x00010000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_READ_RDY_SHIFT        16
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_READ_RDY_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_POST_MASK   0x00008000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_POST_SHIFT  15
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_POST_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_POST_MASK   0x00004000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_POST_SHIFT  14
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_POST_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PRE_MASK    0x00002000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PRE_SHIFT   13
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PRE_MASK    0x00001000
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PRE_SHIFT   12
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP1_MASK   0x00000800
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP1_SHIFT  11
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP1_MASK   0x00000400
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP1_SHIFT  10
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP0_MASK   0x00000200
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP0_SHIFT  9
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP0_MASK   0x00000100
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP0_SHIFT  8
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_LDPC_LOSS_LOCK_MASK       0x00000080
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_LDPC_LOSS_LOCK_SHIFT      7
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_LDPC_LOSS_LOCK_DEFAULT    0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_LDPC_GAIN_LOCK_MASK       0x00000040
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_LDPC_GAIN_LOCK_SHIFT      6
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_LDPC_GAIN_LOCK_DEFAULT    0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_XCS_MASK              0x00000020
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_XCS_SHIFT             5
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_XCS_DEFAULT           0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_ON2_MASK              0x00000010
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_ON2_SHIFT             4
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_ON2_DEFAULT           0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_ON1_MASK              0x00000008
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_ON1_SHIFT             3
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_PSL_ON1_DEFAULT           0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BMET_MISALGN_MASK         0x00000004
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BMET_MISALGN_SHIFT        2
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_BMET_MISALGN_DEFAULT      0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_BAD_IDX_MASK          0x00000002
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_BAD_IDX_SHIFT         1
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_BAD_IDX_DEFAULT       0x00000000

/* T2_BICM_INTR2_0_0 :: PCI_CLEAR :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_MISALGN_MASK          0x00000001
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_MISALGN_SHIFT         0
#define BCHP_T2_BICM_INTR2_0_0_PCI_CLEAR_CDI_MISALGN_DEFAULT       0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_reserved0_MASK      0xff800000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_reserved0_SHIFT     23

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_BICM_DATA_FAIL_MASK 0x00200000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_STALL_MASK     0x00100000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_STALL_SHIFT    20
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_RCVR_STALL_DEFAULT  0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_EDGE_FIFO_OF_MASK   0x00080000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_EDGE_FIFO_OF_SHIFT  19
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_EDGE_FIFO_OF_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BIST_DONE_MASK      0x00040000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BIST_DONE_SHIFT     18
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BIST_DONE_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_READ_DONE_MASK  0x00020000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_READ_DONE_SHIFT 17
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_READ_DONE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_READ_RDY_MASK   0x00010000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_READ_RDY_SHIFT  16
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_READ_RDY_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_POST_SHIFT 15
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_POST_SHIFT 14
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PRE_SHIFT 13
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PRE_SHIFT 12
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP1_SHIFT 11
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP1_SHIFT 10
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP0_SHIFT 9
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP0_SHIFT 8
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_LDPC_LOSS_LOCK_MASK 0x00000080
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_LDPC_LOSS_LOCK_SHIFT 7
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_LDPC_LOSS_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_LDPC_GAIN_LOCK_MASK 0x00000040
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_LDPC_GAIN_LOCK_SHIFT 6
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_LDPC_GAIN_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_XCS_MASK        0x00000020
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_XCS_SHIFT       5
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_XCS_DEFAULT     0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_ON2_MASK        0x00000010
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_ON2_SHIFT       4
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_ON2_DEFAULT     0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_ON1_MASK        0x00000008
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_ON1_SHIFT       3
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_PSL_ON1_DEFAULT     0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BMET_MISALGN_MASK   0x00000004
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BMET_MISALGN_SHIFT  2
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_BMET_MISALGN_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_BAD_IDX_MASK    0x00000002
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_BAD_IDX_SHIFT   1
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_BAD_IDX_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_STATUS :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_MISALGN_MASK    0x00000001
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_MISALGN_SHIFT   0
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS_CDI_MISALGN_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_reserved0_MASK         0xff800000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_reserved0_SHIFT        23

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_BICM_DATA_FAIL_MASK 0x00200000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_STALL_MASK        0x00100000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_STALL_SHIFT       20
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_RCVR_STALL_DEFAULT     0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_EDGE_FIFO_OF_MASK      0x00080000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_EDGE_FIFO_OF_SHIFT     19
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_EDGE_FIFO_OF_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BIST_DONE_MASK         0x00040000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BIST_DONE_SHIFT        18
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BIST_DONE_DEFAULT      0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_READ_DONE_MASK     0x00020000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_READ_DONE_SHIFT    17
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_READ_DONE_DEFAULT  0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_READ_RDY_MASK      0x00010000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_READ_RDY_SHIFT     16
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_READ_RDY_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_POST_SHIFT 15
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_POST_SHIFT 14
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PRE_SHIFT 13
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PRE_SHIFT 12
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP1_SHIFT 11
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP1_SHIFT 10
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP0_SHIFT 9
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP0_SHIFT 8
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_LDPC_LOSS_LOCK_MASK    0x00000080
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_LDPC_LOSS_LOCK_SHIFT   7
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_LDPC_LOSS_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_LDPC_GAIN_LOCK_MASK    0x00000040
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_LDPC_GAIN_LOCK_SHIFT   6
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_LDPC_GAIN_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_XCS_MASK           0x00000020
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_XCS_SHIFT          5
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_XCS_DEFAULT        0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_ON2_MASK           0x00000010
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_ON2_SHIFT          4
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_ON2_DEFAULT        0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_ON1_MASK           0x00000008
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_ON1_SHIFT          3
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_PSL_ON1_DEFAULT        0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BMET_MISALGN_MASK      0x00000004
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BMET_MISALGN_SHIFT     2
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_BMET_MISALGN_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_BAD_IDX_MASK       0x00000002
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_BAD_IDX_SHIFT      1
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_BAD_IDX_DEFAULT    0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_SET :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_MISALGN_MASK       0x00000001
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_MISALGN_SHIFT      0
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_SET_CDI_MISALGN_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: reserved0 [31:23] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_reserved0_MASK       0xff800000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_reserved0_SHIFT      23

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: RCVR_BICM_PARAM_FAIL [22:22] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_BICM_PARAM_FAIL_MASK 0x00400000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_BICM_PARAM_FAIL_SHIFT 22
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_BICM_PARAM_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: RCVR_BICM_DATA_FAIL [21:21] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_BICM_DATA_FAIL_MASK 0x00200000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_BICM_DATA_FAIL_SHIFT 21
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_BICM_DATA_FAIL_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: RCVR_STALL [20:20] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_STALL_MASK      0x00100000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_STALL_SHIFT     20
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_RCVR_STALL_DEFAULT   0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: EDGE_FIFO_OF [19:19] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_EDGE_FIFO_OF_MASK    0x00080000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_EDGE_FIFO_OF_SHIFT   19
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_EDGE_FIFO_OF_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BIST_DONE [18:18] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BIST_DONE_MASK       0x00040000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BIST_DONE_SHIFT      18
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BIST_DONE_DEFAULT    0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: CDI_READ_DONE [17:17] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_READ_DONE_MASK   0x00020000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_READ_DONE_SHIFT  17
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_READ_DONE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: CDI_READ_RDY [16:16] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_READ_RDY_MASK    0x00010000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_READ_RDY_SHIFT   16
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_READ_RDY_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BCH_LOSS_LOCK_POST [15:15] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_POST_MASK 0x00008000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_POST_SHIFT 15
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BCH_GAIN_LOCK_POST [14:14] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_POST_MASK 0x00004000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_POST_SHIFT 14
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_POST_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BCH_LOSS_LOCK_PRE [13:13] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PRE_MASK 0x00002000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PRE_SHIFT 13
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BCH_GAIN_LOCK_PRE [12:12] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PRE_MASK 0x00001000
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PRE_SHIFT 12
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PRE_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BCH_LOSS_LOCK_PLP1 [11:11] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_MASK 0x00000800
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_SHIFT 11
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BCH_GAIN_LOCK_PLP1 [10:10] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_MASK 0x00000400
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_SHIFT 10
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP1_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BCH_LOSS_LOCK_PLP0 [09:09] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_MASK 0x00000200
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_SHIFT 9
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_LOSS_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BCH_GAIN_LOCK_PLP0 [08:08] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_MASK 0x00000100
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_SHIFT 8
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BCH_GAIN_LOCK_PLP0_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: LDPC_LOSS_LOCK [07:07] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_LDPC_LOSS_LOCK_MASK  0x00000080
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_LDPC_LOSS_LOCK_SHIFT 7
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_LDPC_LOSS_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: LDPC_GAIN_LOCK [06:06] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_LDPC_GAIN_LOCK_MASK  0x00000040
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_LDPC_GAIN_LOCK_SHIFT 6
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_LDPC_GAIN_LOCK_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: PSL_XCS [05:05] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_XCS_MASK         0x00000020
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_XCS_SHIFT        5
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_XCS_DEFAULT      0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: PSL_ON2 [04:04] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_ON2_MASK         0x00000010
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_ON2_SHIFT        4
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_ON2_DEFAULT      0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: PSL_ON1 [03:03] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_ON1_MASK         0x00000008
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_ON1_SHIFT        3
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_PSL_ON1_DEFAULT      0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: BMET_MISALGN [02:02] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BMET_MISALGN_MASK    0x00000004
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BMET_MISALGN_SHIFT   2
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_BMET_MISALGN_DEFAULT 0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: CDI_BAD_IDX [01:01] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_BAD_IDX_MASK     0x00000002
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_BAD_IDX_SHIFT    1
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_BAD_IDX_DEFAULT  0x00000001

/* T2_BICM_INTR2_0_0 :: PCI_MASK_CLEAR :: CDI_MISALGN [00:00] */
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_MISALGN_MASK     0x00000001
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_MISALGN_SHIFT    0
#define BCHP_T2_BICM_INTR2_0_0_PCI_MASK_CLEAR_CDI_MISALGN_DEFAULT  0x00000001

#endif /* #ifndef BCHP_T2_BICM_INTR2_0_0_H__ */

/* End of File */
