set a(0-1020) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1280 {}}} SUCCS {{258 0 0 0-1014 {}} {256 0 0 0-1280 {}}} CYCLES {}}
set a(0-1021) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1277 {}}} SUCCS {{258 0 0 0-1014 {}} {256 0 0 0-1277 {}}} CYCLES {}}
set a(0-1022) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1014 {}}} SUCCS {{259 0 0 0-1014 {}}} CYCLES {}}
set a(0-1023) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-23 LOC {0 1.0 1 0.9833734 1 0.9833734 1 0.9833734 1 0.9833734} PREDS {{774 0 0 0-1275 {}}} SUCCS {{259 0 0 0-1024 {}} {130 0 0 0-1015 {}} {256 0 0 0-1275 {}}} CYCLES {}}
set a(0-1024) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-24 LOC {1 0.0 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-1023 {}}} SUCCS {{258 0 0 0-1026 {}} {130 0 0 0-1015 {}} {258 0 0 0-1016 {}}} CYCLES {}}
set a(0-1025) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-25 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {} SUCCS {{259 0 0 0-1026 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1026) {AREA_SCORE 1430.10 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_div(65,11,1) QUANTITY 1 MULTICYCLE mgc_div(65,11,1) NAME operator_<66,true>:div TYPE DIV DELAY {2cy+14.49 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-26 LOC {1 1.0 1 1.0 1 1.0 4 0.9055771999999997 4 0.9055771999999997} PREDS {{259 0 0 0-1025 {}} {258 0 0 0-1024 {}}} SUCCS {{259 0 0 0-1027 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1027) {AREA_SCORE {} NAME operator_<66,true>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-27 LOC {4 0.90557725 4 0.90557725 4 0.90557725 4 0.90557725 4 0.9513621999999999} PREDS {{259 0 0 0-1026 {}} {772 0 0 0-1015 {}}} SUCCS {{258 0 0 0-1029 {}} {258 0 0 0-1015 {}}} CYCLES {}}
set a(0-1028) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-28 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{772 0 0 0-1016 {}} {772 0 0 0-1015 {}}} SUCCS {{258 0 0 0-1015 {}}} CYCLES {}}
set a(0-1029) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-29 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{258 0 0 0-1027 {}}} SUCCS {{259 0 0 0-1030 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1030) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-30 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-1029 {}}} SUCCS {{259 0 0 0-1031 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1031) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-31 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-1030 {}}} SUCCS {{259 0 0 0-1032 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1032) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-32 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9999999580128205 4 0.9999999580128205} PREDS {{259 0 0 0-1031 {}}} SUCCS {{259 0 0 0-1033 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1033) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-33 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1032 {}}} SUCCS {{259 0 0 0-1034 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1034) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-34 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1033 {}}} SUCCS {{259 0 0 0-1035 {}} {130 0 0 0-1015 {}}} CYCLES {}}
set a(0-1035) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-35 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1034 {}} {772 0 0 0-1015 {}}} SUCCS {{259 0 0 0-1015 {}}} CYCLES {}}
set a(0-1036) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-36 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-1053 {}}} SUCCS {{259 0 0 0-1037 {}} {256 0 0 0-1053 {}}} CYCLES {}}
set a(0-1037) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-37 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-1036 {}}} SUCCS {{128 0 0 0-1046 {}} {128 0 0 0-1047 {}} {128 0 0 0-1053 {}}} CYCLES {}}
set a(0-1038) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-38 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1047 {}}} SUCCS {{259 0 0 0-1039 {}} {256 0 0 0-1047 {}}} CYCLES {}}
set a(0-1039) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-39 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1038 {}}} SUCCS {{259 0 0 0-1040 {}}} CYCLES {}}
set a(0-1040) {AREA_SCORE {} NAME modulo_dev.base TYPE {C-CORE PORT} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-40 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-1039 {}} {128 0 0 0-1042 {}}} SUCCS {{258 0 0 0-1042 {}}} CYCLES {}}
set a(0-1041) {AREA_SCORE {} NAME modulo_dev.m TYPE {C-CORE PORT} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-41 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-1042 {}}} SUCCS {{259 0 0 0-1042 {}}} CYCLES {}}
set a(0-1042) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-42 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-1041 {}} {258 0 0 0-1040 {}}} SUCCS {{128 0 0 0-1040 {}} {128 0 0 0-1041 {}} {259 0 0 0-1043 {}}} CYCLES {}}
set a(0-1043) {AREA_SCORE {} NAME modulo_dev.return TYPE {C-CORE PORT} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-43 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-1042 {}}} SUCCS {{258 0 0 0-1047 {}}} CYCLES {}}
set a(0-1044) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-44 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-1046 {}}} SUCCS {{259 0 0 0-1045 {}} {256 0 0 0-1046 {}}} CYCLES {}}
set a(0-1045) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-45 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-1044 {}}} SUCCS {{259 0 0 0-1046 {}} {258 0 0 0-1048 {}}} CYCLES {}}
set a(0-1046) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-46 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-1046 {}} {259 0 0 0-1045 {}} {256 0 0 0-1044 {}} {128 0 0 0-1037 {}}} SUCCS {{774 0 0 0-1044 {}} {772 0 0 0-1046 {}}} CYCLES {}}
set a(0-1047) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:result.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-47 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-1047 {}} {258 0 0 0-1043 {}} {256 0 0 0-1038 {}} {128 0 0 0-1037 {}}} SUCCS {{774 0 0 0-1038 {}} {772 0 0 0-1047 {}}} CYCLES {}}
set a(0-1048) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-48 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-49 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-1048 {}}} SUCCS {{259 0 0 0-1050 {}}} CYCLES {}}
set a(0-1050) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-50 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-1049 {}}} SUCCS {{259 0 0 0-1051 {}}} CYCLES {}}
set a(0-1051) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-51 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1050 {}}} SUCCS {{259 0 0 0-1052 {}}} CYCLES {}}
set a(0-1052) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-52 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1051 {}}} SUCCS {{259 0 0 0-1053 {}}} CYCLES {}}
set a(0-1053) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1015 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-53 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-1053 {}} {259 0 0 0-1052 {}} {128 0 0 0-1037 {}} {256 0 0 0-1036 {}}} SUCCS {{774 0 0 0-1036 {}} {772 0 0 0-1053 {}}} CYCLES {}}
set a(0-1015) {CHI {0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {135 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 135 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 135 NAME modExp_dev:while TYPE LOOP DELAY {2720.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-54 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1035 {}} {130 0 0 0-1034 {}} {130 0 0 0-1033 {}} {130 0 0 0-1032 {}} {130 0 0 0-1031 {}} {130 0 0 0-1030 {}} {130 0 0 0-1029 {}} {258 0 0 0-1028 {}} {258 0 0 0-1027 {}} {130 0 0 0-1026 {}} {130 0 0 0-1025 {}} {130 0 0 0-1024 {}} {130 0 0 0-1023 {}}} SUCCS {{772 0 0 0-1027 {}} {772 0 0 0-1028 {}} {772 0 0 0-1035 {}} {131 0 0 0-1054 {}} {258 0 0 0-1016 {}}} CYCLES {}}
set a(0-1054) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-55 LOC {4 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{131 0 0 0-1015 {}} {772 0 0 0-1016 {}}} SUCCS {{259 0 0 0-1016 {}}} CYCLES {}}
set a(0-1055) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-56 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-1017 {}}} SUCCS {{258 0 0 0-1017 {}}} CYCLES {}}
set a(0-1056) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-57 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1017 {}}} CYCLES {}}
set a(0-1057) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-58 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.182900125} PREDS {} SUCCS {{258 0 0 0-1219 {}}} CYCLES {}}
set a(0-1058) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-59 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.182900125} PREDS {} SUCCS {{258 0 0 0-1219 {}}} CYCLES {}}
set a(0-1059) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-60 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9667467999999999} PREDS {} SUCCS {{258 0 0 0-1178 {}}} CYCLES {}}
set a(0-1060) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-61 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9667467999999999} PREDS {} SUCCS {{258 0 0 0-1178 {}}} CYCLES {}}
set a(0-1061) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-62 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.182900125} PREDS {} SUCCS {{258 0 0 0-1127 {}}} CYCLES {}}
set a(0-1062) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-63 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.182900125} PREDS {} SUCCS {{258 0 0 0-1127 {}}} CYCLES {}}
set a(0-1063) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-64 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9667467999999999} PREDS {} SUCCS {{258 0 0 0-1079 {}}} CYCLES {}}
set a(0-1064) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-65 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9667467999999999} PREDS {} SUCCS {{258 0 0 0-1079 {}}} CYCLES {}}
set a(0-1065) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-66 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-1259 {}}} SUCCS {{259 0 0 0-1066 {}} {256 0 0 0-1259 {}}} CYCLES {}}
set a(0-1066) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-67 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1065 {}}} SUCCS {{128 0 0 0-1083 {}} {128 0 0 0-1084 {}} {128 0 0 0-1092 {}} {64 0 0 0-1018 {}}} CYCLES {}}
set a(0-1067) {AREA_SCORE {} NAME COMP_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-68 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8433814249999999} PREDS {} SUCCS {{259 0 0 0-1068 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1068) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-69 LOC {0 1.0 1 0.0 1 0.0 1 0.8433814249999999} PREDS {{259 0 0 0-1067 {}}} SUCCS {{258 0 0 0-1071 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1069) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-70 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8433814249999999} PREDS {{774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1070 {}} {130 0 0 0-1018 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1070) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-71 LOC {0 1.0 1 0.0 1 0.0 1 0.8433814249999999} PREDS {{259 0 0 0-1069 {}}} SUCCS {{259 0 0 0-1071 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1071) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-72 LOC {1 0.0 1 0.8433814249999999 1 0.8433814249999999 1 0.8779967471153846 1 0.8779967471153846} PREDS {{259 0 0 0-1070 {}} {258 0 0 0-1068 {}}} SUCCS {{258 0 0.782 0-1075 {}} {258 0 0.782 0-1076 {}} {130 0 0 0-1018 {}} {258 0 0.782 0-1141 {}} {258 0 0.782 0-1142 {}}} CYCLES {}}
set a(0-1072) {AREA_SCORE {} NAME COMP_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-73 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {} SUCCS {{259 0 0 0-1073 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1073) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#3 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-74 LOC {0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {{259 0 0 0-1072 {}}} SUCCS {{259 0 0 0-1074 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1074) {AREA_SCORE {} NAME COMP_LOOP:select TYPE SELECT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-75 LOC {0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {{259 0 0 0-1073 {}}} SUCCS {{146 0 0 0-1075 {}} {146 0 0 0-1076 {}}} CYCLES {}}
set a(0-1075) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-76 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-1074 {}} {258 0 0.782 0-1071 {}} {774 0 0.782 0-1245 {}} {774 0 0.782 0-1233 {}} {774 0 0.782 0-1152 {}} {774 0 0.782 0-1141 {}}} SUCCS {{258 0 0 0-1079 {}} {130 0 0 0-1018 {}} {256 0 0 0-1141 {}} {256 0 0 0-1152 {}} {256 0 0 0-1233 {}} {256 0 0 0-1245 {}}} CYCLES {}}
set a(0-1076) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-77 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-1074 {}} {258 0 0.782 0-1071 {}} {774 0 0.782 0-1247 {}} {774 0 0.782 0-1235 {}} {774 0 0.782 0-1154 {}} {774 0 0.782 0-1142 {}}} SUCCS {{258 0 0 0-1079 {}} {130 0 0 0-1018 {}} {256 0 0 0-1142 {}} {256 0 0 0-1154 {}} {256 0 0 0-1235 {}} {256 0 0 0-1247 {}}} CYCLES {}}
set a(0-1077) {AREA_SCORE {} NAME COMP_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-78 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9667467999999999} PREDS {} SUCCS {{259 0 0 0-1078 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1078) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-79 LOC {0 1.0 2 0.0 2 0.0 2 0.9667467999999999} PREDS {{259 0 0 0-1077 {}}} SUCCS {{259 0 0 0-1079 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1079) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#13 TYPE MUX DELAY {0.53 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-80 LOC {2 0.094375 2 0.9667467999999999 2 0.9667467999999999 2 0.999999942628205 2 0.999999942628205} PREDS {{259 0 0 0-1078 {}} {258 0 0 0-1076 {}} {258 0 0 0-1075 {}} {258 0 0 0-1064 {}} {258 0 0 0-1063 {}}} SUCCS {{130 0 0 0-1018 {}} {258 0 0 0-1133 {}} {258 0 0 0-1144 {}}} CYCLES {}}
set a(0-1080) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-81 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1081 {}} {130 0 0 0-1018 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1081) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#1 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-82 LOC {0 1.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1080 {}}} SUCCS {{259 0 0 0-1082 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1082) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-83 LOC {0 1.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1081 {}}} SUCCS {{259 0 0 0-1083 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1083) {AREA_SCORE {} NAME COMP_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-84 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1082 {}} {128 0 0 0-1066 {}} {772 0 0 0-1018 {}}} SUCCS {{258 0 0 0-1018 {}}} CYCLES {}}
set a(0-1084) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-85 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-1066 {}} {772 0 0 0-1125 {}} {772 0 0 0-1018 {}}} SUCCS {{258 0 0 0-1018 {}}} CYCLES {}}
set a(0-1085) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-86 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.965384625} PREDS {{774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1086 {}} {130 0 0 0-1018 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1086) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#8 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-87 LOC {0 1.0 1 0.0 1 0.0 2 0.965384625} PREDS {{259 0 0 0-1085 {}}} SUCCS {{259 0 0 0-1087 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1087) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-88 LOC {0 1.0 1 0.965384625 1 0.965384625 2 0.965384625} PREDS {{259 0 0 0-1086 {}}} SUCCS {{259 0 0 0-1088 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1088) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-89 LOC {0 1.0 1 0.965384625 1 0.965384625 2 0.965384625} PREDS {{259 0 0 0-1087 {}}} SUCCS {{259 0 0 0-1089 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1089) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,2,1,9) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-90 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 2 0.9999999471153846} PREDS {{259 0 0 0-1088 {}}} SUCCS {{259 0 0 0-1090 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1090) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(8) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-91 LOC {1 0.034615375 1 1.0 1 1.0 2 1.0} PREDS {{259 0 0 0-1089 {}}} SUCCS {{259 0 0 0-1091 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1091) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-92 LOC {1 0.034615375 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1090 {}}} SUCCS {{259 0 0 0-1092 {}} {130 0 0 0-1018 {}}} CYCLES {}}
set a(0-1092) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-93 LOC {1 0.034615375 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1091 {}} {128 0 0 0-1066 {}} {772 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1018 {}}} CYCLES {}}
set a(0-1093) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-94 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-1111 {}}} SUCCS {{259 0 0 0-1094 {}} {256 0 0 0-1111 {}}} CYCLES {}}
set a(0-1094) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-95 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-1093 {}}} SUCCS {{128 0 0 0-1104 {}} {128 0 0 0-1105 {}} {128 0 0 0-1111 {}}} CYCLES {}}
set a(0-1095) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-96 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1105 {}}} SUCCS {{258 0 0 0-1097 {}} {256 0 0 0-1105 {}}} CYCLES {}}
set a(0-1096) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-97 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1097 {}}} CYCLES {}}
set a(0-1097) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-98 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1096 {}} {258 0 0 0-1095 {}}} SUCCS {{259 0 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-99 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-1097 {}} {128 0 0 0-1100 {}}} SUCCS {{258 0 0 0-1100 {}}} CYCLES {}}
set a(0-1099) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-100 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-1100 {}}} SUCCS {{259 0 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-101 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-1099 {}} {258 0 0 0-1098 {}}} SUCCS {{128 0 0 0-1098 {}} {128 0 0 0-1099 {}} {259 0 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-102 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-1100 {}}} SUCCS {{258 0 0 0-1105 {}}} CYCLES {}}
set a(0-1102) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-103 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-1104 {}}} SUCCS {{259 0 0 0-1103 {}} {256 0 0 0-1104 {}}} CYCLES {}}
set a(0-1103) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-104 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-1102 {}}} SUCCS {{259 0 0 0-1104 {}} {258 0 0 0-1106 {}}} CYCLES {}}
set a(0-1104) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-105 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-1104 {}} {259 0 0 0-1103 {}} {256 0 0 0-1102 {}} {128 0 0 0-1094 {}}} SUCCS {{774 0 0 0-1102 {}} {772 0 0 0-1104 {}}} CYCLES {}}
set a(0-1105) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-106 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-1105 {}} {258 0 0 0-1101 {}} {256 0 0 0-1095 {}} {128 0 0 0-1094 {}}} SUCCS {{774 0 0 0-1095 {}} {772 0 0 0-1105 {}}} CYCLES {}}
set a(0-1106) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-107 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-1103 {}}} SUCCS {{259 0 0 0-1107 {}}} CYCLES {}}
set a(0-1107) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-108 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-1106 {}}} SUCCS {{259 0 0 0-1108 {}}} CYCLES {}}
set a(0-1108) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-109 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-1107 {}}} SUCCS {{259 0 0 0-1109 {}}} CYCLES {}}
set a(0-1109) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-110 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1108 {}}} SUCCS {{259 0 0 0-1110 {}}} CYCLES {}}
set a(0-1110) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-111 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1109 {}}} SUCCS {{259 0 0 0-1111 {}}} CYCLES {}}
set a(0-1111) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1018 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-112 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-1111 {}} {259 0 0 0-1110 {}} {128 0 0 0-1094 {}} {256 0 0 0-1093 {}}} SUCCS {{774 0 0 0-1093 {}} {772 0 0 0-1111 {}}} CYCLES {}}
set a(0-1018) {CHI {0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {34695 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 34695 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 34695 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {693920.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-113 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1092 {}} {130 0 0 0-1091 {}} {130 0 0 0-1090 {}} {130 0 0 0-1089 {}} {130 0 0 0-1088 {}} {130 0 0 0-1087 {}} {130 0 0 0-1086 {}} {130 0 0 0-1085 {}} {258 0 0 0-1084 {}} {258 0 0 0-1083 {}} {130 0 0 0-1082 {}} {130 0 0 0-1081 {}} {130 0 0 0-1080 {}} {130 0 0 0-1079 {}} {130 0 0 0-1078 {}} {130 0 0 0-1077 {}} {130 0 0 0-1076 {}} {130 0 0 0-1075 {}} {130 0 0 0-1073 {}} {130 0 0 0-1072 {}} {130 0 0 0-1071 {}} {130 0 0 0-1070 {}} {130 0 0 0-1069 {}} {130 0 0 0-1068 {}} {130 0 0 0-1067 {}} {64 0 0 0-1066 {}}} SUCCS {{772 0 0 0-1083 {}} {772 0 0 0-1084 {}} {772 0 0 0-1092 {}} {131 0 0 0-1112 {}} {130 0 0 0-1113 {}} {130 0 0 0-1114 {}} {130 0 0 0-1115 {}} {130 0 0 0-1116 {}} {130 0 0 0-1117 {}} {130 0 0 0-1118 {}} {130 0 0 0-1119 {}} {130 0 0 0-1121 {}} {130 0 0 0-1122 {}} {130 0 0 0-1123 {}} {130 0 0 0-1124 {}} {258 0 0 0-1125 {}} {130 0 0 0-1126 {}} {130 0 0 0-1127 {}} {130 0 0 0-1128 {}} {130 0 0 0-1129 {}} {130 0 0 0-1130 {}} {130 0 0 0-1132 {}} {130 0 0 0-1133 {}} {130 0 0 0-1134 {}} {130 0 0 0-1135 {}} {130 0 0 0-1137 {}} {130 0 0 0-1138 {}} {130 0 0 0-1139 {}} {130 0 0 0-1141 {}} {130 0 0 0-1142 {}} {130 0 0 0-1143 {}} {130 0 0 0-1144 {}} {130 0 0 0-1145 {}} {130 0 0 0-1146 {}} {130 0 0 0-1148 {}} {130 0 0 0-1149 {}} {130 0 0 0-1151 {}} {130 0 0 0-1152 {}} {130 0 0 0-1153 {}} {130 0 0 0-1154 {}} {130 0 0 0-1155 {}} {130 0 0 0-1156 {}} {130 0 0 0-1157 {}} {130 0 0 0-1158 {}} {130 0 0 0-1159 {}} {130 0 0 0-1160 {}} {130 0 0 0-1161 {}} {130 0 0 0-1162 {}} {130 0 0 0-1163 {}} {130 0 0 0-1164 {}} {64 0 0 0-1019 {}}} CYCLES {}}
set a(0-1112) {AREA_SCORE {} NAME COMP_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-114 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8255568999999999} PREDS {{131 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1113 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1113) {AREA_SCORE {} NAME COMP_LOOP-1:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-115 LOC {2 1.0 3 0.0 3 0.0 3 0.8255568999999999} PREDS {{259 0 0 0-1112 {}} {130 0 0 0-1018 {}}} SUCCS {{258 0 0 0-1117 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1114) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-116 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8255568999999999} PREDS {{130 0 0 0-1018 {}} {774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1115 {}} {130 0 0 0-1164 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1115) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#2 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-117 LOC {2 1.0 3 0.0 3 0.0 3 0.8255568999999999} PREDS {{259 0 0 0-1114 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1116 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1116) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-118 LOC {2 1.0 3 0.8255568999999999 3 0.8255568999999999 3 0.8255568999999999} PREDS {{259 0 0 0-1115 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1117 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1117) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-1:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-119 LOC {3 0.0 3 0.8255568999999999 3 0.8255568999999999 3 0.8779967413461538 3 0.8779967413461538} PREDS {{259 0 0 0-1116 {}} {258 0 0 0-1113 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1118 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1118) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-120 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-1117 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1119 {}} {258 0 0 0-1121 {}} {258 0 0 0-1123 {}} {258 0 0 0-1126 {}} {258 0 0 0-1149 {}} {258 0 0 0-1151 {}} {258 0 0 0-1153 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1119) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(0)#3 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-121 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-1118 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1120 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1120) {AREA_SCORE {} NAME COMP_LOOP:select#1 TYPE SELECT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-122 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-1119 {}}} SUCCS {{146 0 0 0-1121 {}} {146 0 0 0-1122 {}} {146 0 0 0-1123 {}} {146 0 0 0-1124 {}}} CYCLES {}}
set a(0-1121) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-1)#2 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-123 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-1120 {}} {258 0 0 0-1118 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0.782 0-1122 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1122) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-124 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-1121 {}} {146 0 0 0-1120 {}} {130 0 0 0-1018 {}} {774 0 0.782 0-1245 {}} {774 0 0.782 0-1233 {}} {774 0 0.782 0-1152 {}} {774 0 0.782 0-1141 {}}} SUCCS {{258 0 0 0-1127 {}} {256 0 0 0-1141 {}} {256 0 0 0-1152 {}} {130 0 0 0-1164 {}} {256 0 0 0-1233 {}} {256 0 0 0-1245 {}}} CYCLES {}}
set a(0-1123) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-1) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-125 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-1120 {}} {258 0 0 0-1118 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0.782 0-1124 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-126 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-1123 {}} {146 0 0 0-1120 {}} {130 0 0 0-1018 {}} {774 0 0.782 0-1247 {}} {774 0 0.782 0-1235 {}} {774 0 0.782 0-1154 {}} {774 0 0.782 0-1142 {}}} SUCCS {{258 0 0 0-1127 {}} {256 0 0 0-1142 {}} {256 0 0 0-1154 {}} {130 0 0 0-1164 {}} {256 0 0 0-1235 {}} {256 0 0 0-1247 {}}} CYCLES {}}
set a(0-1125) {AREA_SCORE {} NAME COMP_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-127 LOC {2 1.0 4 0.21615332499999998 4 0.21615332499999998 4 0.21615332499999998 4 0.21615332499999998} PREDS {{258 0 0 0-1018 {}}} SUCCS {{772 0 0 0-1084 {}} {258 0 0 0-1128 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1126) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(0) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-128 LOC {3 0.0524399 4 0.0 4 0.0 4 0.182900125} PREDS {{258 0 0 0-1118 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1127 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1127) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#1 TYPE MUX DELAY {0.53 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-129 LOC {4 0.094375 4 0.182900125 4 0.182900125 4 0.21615326762820514 4 0.21615326762820514} PREDS {{259 0 0 0-1126 {}} {258 0 0 0-1124 {}} {258 0 0 0-1122 {}} {130 0 0 0-1018 {}} {258 0 0 0-1062 {}} {258 0 0 0-1061 {}}} SUCCS {{259 0 0 0-1128 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1128) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-130 LOC {4 0.1276282 4 0.21615332499999998 4 0.21615332499999998 4 0.9999999388496399 4 0.9999999388496399} PREDS {{259 0 0 0-1127 {}} {258 0 0 0-1125 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1129 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1129) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-131 LOC {5 0.0 5 0.6009625 5 0.6009625 5 0.6009625} PREDS {{259 0 0 0-1128 {}} {130 0 0 0-1018 {}} {128 0 0 0-1131 {}}} SUCCS {{258 0 0 0-1131 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1130) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-132 LOC {5 0.0 5 0.6009625 5 0.6009625 5 0.6009625} PREDS {{130 0 0 0-1018 {}} {128 0 0 0-1131 {}}} SUCCS {{259 0 0 0-1131 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1131) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-133 LOC {5 1.0 5 0.681 5 1.0 18 0.0064061875000001045 18 0.0064061875000001045} PREDS {{259 0 0 0-1130 {}} {258 0 0 0-1129 {}}} SUCCS {{128 0 0 0-1129 {}} {128 0 0 0-1130 {}} {259 0 0 0-1132 {}}} CYCLES {}}
set a(0-1132) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-134 LOC {18 0.006406225 18 0.5525751 18 0.5525751 18 0.5525751} PREDS {{259 0 0 0-1131 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1133 {}} {258 0 0 0-1143 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1133) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 4 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-135 LOC {18 0.006406225 18 0.5525751 18 0.5525751 18 0.6009624573717949 18 0.6009624573717949} PREDS {{259 0 0 0-1132 {}} {130 0 0 0-1018 {}} {258 0 0 0-1079 {}}} SUCCS {{259 0 0 0-1134 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1134) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-136 LOC {18 0.054793625 18 0.6009625 18 0.6009625 18 0.6009625} PREDS {{259 0 0 0-1133 {}} {130 0 0 0-1018 {}} {128 0 0 0-1136 {}}} SUCCS {{258 0 0 0-1136 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1135) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-137 LOC {18 0.0 18 0.6009625 18 0.6009625 18 0.6009625} PREDS {{130 0 0 0-1018 {}} {128 0 0 0-1136 {}}} SUCCS {{259 0 0 0-1136 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1136) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-138 LOC {18 1.0 18 0.681 18 1.0 31 0.0064061875000001045 31 0.0064061875000001045} PREDS {{259 0 0 0-1135 {}} {258 0 0 0-1134 {}}} SUCCS {{128 0 0 0-1134 {}} {128 0 0 0-1135 {}} {259 0 0 0-1137 {}}} CYCLES {}}
set a(0-1137) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-139 LOC {31 0.006406225 31 0.8779967999999999 31 0.8779967999999999 31 0.8779967999999999} PREDS {{259 0 0 0-1136 {}} {130 0 0 0-1018 {}}} SUCCS {{258 0 0.782 0-1141 {}} {258 0 0.782 0-1142 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1138) {AREA_SCORE {} NAME COMP_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-140 LOC {2 1.0 2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1139 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1139) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-141 LOC {2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{259 0 0 0-1138 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1140 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1140) {AREA_SCORE {} NAME COMP_LOOP:select#4 TYPE SELECT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-142 LOC {2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{259 0 0 0-1139 {}}} SUCCS {{131 0 0 0-1141 {}} {131 0 0 0-1142 {}}} CYCLES {}}
set a(0-1141) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-143 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-1141 {}} {131 0 0 0-1140 {}} {258 0 0.782 0-1137 {}} {256 0 0 0-1122 {}} {130 0 0 0-1018 {}} {256 0 0 0-1075 {}} {258 0 0.782 0-1071 {}} {774 0 0 0-1245 {}} {774 0 0 0-1233 {}} {772 0 0 0-1214 {}} {772 0 0 0-1174 {}} {774 0 0 0-1152 {}}} SUCCS {{774 0 0.782 0-1075 {}} {774 0 0.782 0-1122 {}} {774 0 0 0-1141 {}} {258 0 0 0-1152 {}} {130 0 0 0-1164 {}} {258 0 0.782 0-1174 {}} {258 0 0.782 0-1214 {}} {258 0 0 0-1233 {}} {258 0 0 0-1245 {}}} CYCLES {}}
set a(0-1142) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-144 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-1142 {}} {131 0 0 0-1140 {}} {258 0 0.782 0-1137 {}} {256 0 0 0-1124 {}} {130 0 0 0-1018 {}} {256 0 0 0-1076 {}} {258 0 0.782 0-1071 {}} {774 0 0 0-1247 {}} {774 0 0 0-1235 {}} {772 0 0 0-1216 {}} {772 0 0 0-1176 {}} {774 0 0 0-1154 {}}} SUCCS {{774 0 0.782 0-1076 {}} {774 0 0.782 0-1124 {}} {774 0 0 0-1142 {}} {258 0 0 0-1154 {}} {130 0 0 0-1164 {}} {258 0 0.782 0-1176 {}} {258 0 0.782 0-1216 {}} {258 0 0 0-1235 {}} {258 0 0 0-1247 {}}} CYCLES {}}
set a(0-1143) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-145 LOC {18 0.006406225 18 0.9516125999999999 18 0.9516125999999999 19 0.5525751} PREDS {{258 0 0 0-1132 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1144 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1144) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 4 NAME COMP_LOOP-1:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-146 LOC {18 0.006406225 18 0.9516125999999999 18 0.9516125999999999 18 0.9999999573717948 19 0.6009624573717949} PREDS {{259 0 0 0-1143 {}} {130 0 0 0-1018 {}} {258 0 0 0-1079 {}}} SUCCS {{259 0 0 0-1145 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1145) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-147 LOC {18 0.054793625 19 0.6009625 19 0.6009625 19 0.6009625} PREDS {{259 0 0 0-1144 {}} {130 0 0 0-1018 {}} {128 0 0 0-1147 {}}} SUCCS {{258 0 0 0-1147 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1146) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-148 LOC {18 0.0 19 0.6009625 19 0.6009625 19 0.6009625} PREDS {{130 0 0 0-1018 {}} {128 0 0 0-1147 {}}} SUCCS {{259 0 0 0-1147 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1147) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-149 LOC {18 1.0 19 0.681 19 1.0 32 0.0064061875000001045 32 0.0064061875000001045} PREDS {{259 0 0 0-1146 {}} {258 0 0 0-1145 {}}} SUCCS {{128 0 0 0-1145 {}} {128 0 0 0-1146 {}} {259 0 0 0-1148 {}}} CYCLES {}}
set a(0-1148) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-150 LOC {31 0.006406225 32 0.8779967999999999 32 0.8779967999999999 32 0.8779967999999999} PREDS {{259 0 0 0-1147 {}} {130 0 0 0-1018 {}}} SUCCS {{258 0 0.782 0-1152 {}} {258 0 0.782 0-1154 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1149) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(0)#1 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-151 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 32 0.8779967999999999} PREDS {{258 0 0 0-1118 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1150 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1150) {AREA_SCORE {} NAME COMP_LOOP:select#5 TYPE SELECT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-152 LOC {3 0.0524399 3 1.0 3 1.0 32 0.8779967999999999} PREDS {{259 0 0 0-1149 {}}} SUCCS {{146 0 0 0-1151 {}} {130 0 0 0-1152 {}} {146 0 0 0-1153 {}} {130 0 0 0-1154 {}}} CYCLES {}}
set a(0-1151) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-1)#3 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-153 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8779967999999999} PREDS {{146 0 0 0-1150 {}} {258 0 0 0-1118 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0.782 0-1152 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1152) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-154 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-1152 {}} {259 0 0.782 0-1151 {}} {130 0 0 0-1150 {}} {258 0 0.782 0-1148 {}} {258 0 0 0-1141 {}} {256 0 0 0-1122 {}} {130 0 0 0-1018 {}} {256 0 0 0-1075 {}} {774 0 0 0-1245 {}} {774 0 0 0-1233 {}} {772 0 0 0-1214 {}} {772 0 0 0-1174 {}}} SUCCS {{774 0 0.782 0-1075 {}} {774 0 0.782 0-1122 {}} {774 0 0 0-1141 {}} {774 0 0 0-1152 {}} {130 0 0 0-1164 {}} {258 0 0.782 0-1174 {}} {258 0 0.782 0-1214 {}} {258 0 0 0-1233 {}} {258 0 0 0-1245 {}}} CYCLES {}}
set a(0-1153) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-1)#1 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-155 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8779967999999999} PREDS {{146 0 0 0-1150 {}} {258 0 0 0-1118 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0.782 0-1154 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1154) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-156 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-1154 {}} {259 0 0.782 0-1153 {}} {130 0 0 0-1150 {}} {258 0 0.782 0-1148 {}} {258 0 0 0-1142 {}} {256 0 0 0-1124 {}} {130 0 0 0-1018 {}} {256 0 0 0-1076 {}} {774 0 0 0-1247 {}} {774 0 0 0-1235 {}} {772 0 0 0-1216 {}} {772 0 0 0-1176 {}}} SUCCS {{774 0 0.782 0-1076 {}} {774 0 0.782 0-1124 {}} {774 0 0 0-1142 {}} {774 0 0 0-1154 {}} {130 0 0 0-1164 {}} {258 0 0.782 0-1176 {}} {258 0 0.782 0-1216 {}} {258 0 0 0-1235 {}} {258 0 0 0-1247 {}}} CYCLES {}}
set a(0-1155) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-157 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1156 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1156) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-158 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-1155 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1157 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1157) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-159 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-1156 {}} {130 0 0 0-1018 {}}} SUCCS {{258 0 0 0-1161 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1158) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-160 LOC {2 1.0 3 0.0 3 0.0 3 0.0 34 0.9651342249999999} PREDS {{130 0 0 0-1018 {}} {774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1159 {}} {130 0 0 0-1164 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1159) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#4 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-161 LOC {2 1.0 3 0.0 3 0.0 34 0.9651342249999999} PREDS {{259 0 0 0-1158 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1160 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1160) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-162 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-1159 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1161 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1161) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-163 LOC {3 0.0 3 0.9651342249999999 3 0.9651342249999999 3 0.9999999477564101 34 0.9999999477564101} PREDS {{259 0 0 0-1160 {}} {258 0 0 0-1157 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1162 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1162) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-164 LOC {3 0.034865775 3 1.0 3 1.0 34 1.0} PREDS {{259 0 0 0-1161 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1163 {}} {130 0 0 0-1164 {}}} CYCLES {}}
set a(0-1163) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-165 LOC {3 0.034865775 33 1.0 33 1.0 34 1.0} PREDS {{259 0 0 0-1162 {}} {130 0 0 0-1018 {}}} SUCCS {{259 0 0 0-1164 {}}} CYCLES {}}
set a(0-1164) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-166 LOC {33 0.0062499999999999995 33 1.0 33 1.0 34 1.0} PREDS {{259 0 0 0-1163 {}} {130 0 0 0-1162 {}} {130 0 0 0-1161 {}} {130 0 0 0-1160 {}} {130 0 0 0-1159 {}} {130 0 0 0-1158 {}} {130 0 0 0-1157 {}} {130 0 0 0-1156 {}} {130 0 0 0-1155 {}} {130 0 0 0-1154 {}} {130 0 0 0-1153 {}} {130 0 0 0-1152 {}} {130 0 0 0-1151 {}} {130 0 0 0-1149 {}} {130 0 0 0-1148 {}} {130 0 0 0-1146 {}} {130 0 0 0-1145 {}} {130 0 0 0-1144 {}} {130 0 0 0-1143 {}} {130 0 0 0-1142 {}} {130 0 0 0-1141 {}} {130 0 0 0-1139 {}} {130 0 0 0-1138 {}} {130 0 0 0-1137 {}} {130 0 0 0-1135 {}} {130 0 0 0-1134 {}} {130 0 0 0-1133 {}} {130 0 0 0-1132 {}} {130 0 0 0-1130 {}} {130 0 0 0-1129 {}} {130 0 0 0-1128 {}} {130 0 0 0-1127 {}} {130 0 0 0-1126 {}} {130 0 0 0-1125 {}} {130 0 0 0-1124 {}} {130 0 0 0-1123 {}} {130 0 0 0-1122 {}} {130 0 0 0-1121 {}} {130 0 0 0-1119 {}} {130 0 0 0-1118 {}} {130 0 0 0-1117 {}} {130 0 0 0-1116 {}} {130 0 0 0-1115 {}} {130 0 0 0-1114 {}} {130 0 0 0-1113 {}} {130 0 0 0-1112 {}} {130 0 0 0-1018 {}}} SUCCS {{128 0 0 0-1182 {}} {128 0 0 0-1183 {}} {128 0 0 0-1184 {}} {64 0 0 0-1019 {}}} CYCLES {}}
set a(0-1165) {AREA_SCORE {} NAME COMP_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-167 LOC {0 1.0 1 0.0 1 0.0 1 0.0 33 0.8431310249999999} PREDS {} SUCCS {{259 0 0 0-1166 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1166) {AREA_SCORE {} NAME COMP_LOOP-2:slc(VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-168 LOC {0 1.0 1 0.0 1 0.0 33 0.8431310249999999} PREDS {{259 0 0 0-1165 {}}} SUCCS {{258 0 0 0-1170 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1167) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-169 LOC {0 1.0 1 0.0 1 0.0 1 0.0 33 0.8431310249999999} PREDS {{774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1168 {}} {130 0 0 0-1019 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1168) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#5 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-170 LOC {0 1.0 1 0.0 1 0.0 33 0.8431310249999999} PREDS {{259 0 0 0-1167 {}}} SUCCS {{259 0 0 0-1169 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1169) {AREA_SCORE {} NAME COMP_LOOP:conc#7 TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-171 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 33 0.8431310249999999} PREDS {{259 0 0 0-1168 {}}} SUCCS {{259 0 0 0-1170 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1170) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-172 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 33 0.8779967477564101} PREDS {{259 0 0 0-1169 {}} {258 0 0 0-1166 {}}} SUCCS {{259 0 0 0-1171 {}} {258 0 0 0-1173 {}} {258 0 0 0-1175 {}} {258 0 0 0-1177 {}} {130 0 0 0-1019 {}} {258 0 0 0-1230 {}} {258 0 0 0-1232 {}} {258 0 0 0-1234 {}}} CYCLES {}}
set a(0-1171) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(0)#3 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-173 LOC {1 0.034865775 1 1.0 1 1.0 33 0.8779967999999999} PREDS {{259 0 0 0-1170 {}}} SUCCS {{259 0 0 0-1172 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1172) {AREA_SCORE {} NAME COMP_LOOP:select#2 TYPE SELECT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-174 LOC {1 0.034865775 1 1.0 1 1.0 33 0.8779967999999999} PREDS {{259 0 0 0-1171 {}}} SUCCS {{146 0 0 0-1173 {}} {146 0 0 0-1174 {}} {146 0 0 0-1175 {}} {146 0 0 0-1176 {}}} CYCLES {}}
set a(0-1173) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-1)#2 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-175 LOC {1 0.034865775 33 0.8779967999999999 33 0.8779967999999999 33 0.8779967999999999} PREDS {{146 0 0 0-1172 {}} {258 0 0 0-1170 {}}} SUCCS {{259 0 0.782 0-1174 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1174) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-176 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 0.782 0-1173 {}} {146 0 0 0-1172 {}} {258 0 0.782 0-1152 {}} {258 0 0.782 0-1141 {}} {774 0 0.782 0-1245 {}} {774 0 0.782 0-1233 {}}} SUCCS {{772 0 0 0-1141 {}} {772 0 0 0-1152 {}} {258 0 0 0-1178 {}} {130 0 0 0-1019 {}} {256 0 0 0-1233 {}} {256 0 0 0-1245 {}}} CYCLES {}}
set a(0-1175) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-1) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-177 LOC {1 0.034865775 33 0.8779967999999999 33 0.8779967999999999 33 0.8779967999999999} PREDS {{146 0 0 0-1172 {}} {258 0 0 0-1170 {}}} SUCCS {{259 0 0.782 0-1176 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1176) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-178 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 0.782 0-1175 {}} {146 0 0 0-1172 {}} {258 0 0.782 0-1154 {}} {258 0 0.782 0-1142 {}} {774 0 0.782 0-1247 {}} {774 0 0.782 0-1235 {}}} SUCCS {{772 0 0 0-1142 {}} {772 0 0 0-1154 {}} {258 0 0 0-1178 {}} {130 0 0 0-1019 {}} {256 0 0 0-1235 {}} {256 0 0 0-1247 {}}} CYCLES {}}
set a(0-1177) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(0) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-179 LOC {1 0.034865775 34 0.9667467999999999 34 0.9667467999999999 34 0.9667467999999999} PREDS {{258 0 0 0-1170 {}}} SUCCS {{259 0 0 0-1178 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1178) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#2 TYPE MUX DELAY {0.53 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-180 LOC {34 0.094375 34 0.9667467999999999 34 0.9667467999999999 34 0.999999942628205 34 0.999999942628205} PREDS {{259 0 0 0-1177 {}} {258 0 0 0-1176 {}} {258 0 0 0-1174 {}} {258 0 0 0-1060 {}} {258 0 0 0-1059 {}}} SUCCS {{130 0 0 0-1019 {}} {258 0 0 0-1225 {}} {258 0 0 0-1237 {}}} CYCLES {}}
set a(0-1179) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-181 LOC {0 1.0 34 0.0 34 0.0 34 0.0 34 1.0} PREDS {{774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1180 {}} {130 0 0 0-1019 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1180) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#6 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-182 LOC {0 1.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-1179 {}}} SUCCS {{259 0 0 0-1181 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1181) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-183 LOC {0 1.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-1180 {}}} SUCCS {{259 0 0 0-1182 {}} {130 0 0 0-1019 {}}} CYCLES {}}
set a(0-1182) {AREA_SCORE {} NAME COMP_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-184 LOC {33 0.0 34 0.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-1181 {}} {128 0 0 0-1164 {}} {772 0 0 0-1019 {}}} SUCCS {{258 0 0 0-1019 {}}} CYCLES {}}
set a(0-1183) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-185 LOC {33 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-1164 {}} {772 0 0 0-1217 {}} {772 0 0 0-1019 {}}} SUCCS {{258 0 0 0-1019 {}}} CYCLES {}}
set a(0-1184) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-186 LOC {33 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-1164 {}} {772 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1019 {}}} CYCLES {}}
set a(0-1185) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-187 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-1203 {}}} SUCCS {{259 0 0 0-1186 {}} {256 0 0 0-1203 {}}} CYCLES {}}
set a(0-1186) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-188 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-1185 {}}} SUCCS {{128 0 0 0-1196 {}} {128 0 0 0-1197 {}} {128 0 0 0-1203 {}}} CYCLES {}}
set a(0-1187) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-189 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1197 {}}} SUCCS {{258 0 0 0-1189 {}} {256 0 0 0-1197 {}}} CYCLES {}}
set a(0-1188) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-190 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1189 {}}} CYCLES {}}
set a(0-1189) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-191 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1188 {}} {258 0 0 0-1187 {}}} SUCCS {{259 0 0 0-1190 {}}} CYCLES {}}
set a(0-1190) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-192 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-1189 {}} {128 0 0 0-1192 {}}} SUCCS {{258 0 0 0-1192 {}}} CYCLES {}}
set a(0-1191) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-193 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-1192 {}}} SUCCS {{259 0 0 0-1192 {}}} CYCLES {}}
set a(0-1192) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-194 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-1191 {}} {258 0 0 0-1190 {}}} SUCCS {{128 0 0 0-1190 {}} {128 0 0 0-1191 {}} {259 0 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-195 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-1192 {}}} SUCCS {{258 0 0 0-1197 {}}} CYCLES {}}
set a(0-1194) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-196 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-1196 {}}} SUCCS {{259 0 0 0-1195 {}} {256 0 0 0-1196 {}}} CYCLES {}}
set a(0-1195) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-197 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-1194 {}}} SUCCS {{259 0 0 0-1196 {}} {258 0 0 0-1198 {}}} CYCLES {}}
set a(0-1196) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-198 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-1196 {}} {259 0 0 0-1195 {}} {256 0 0 0-1194 {}} {128 0 0 0-1186 {}}} SUCCS {{774 0 0 0-1194 {}} {772 0 0 0-1196 {}}} CYCLES {}}
set a(0-1197) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-199 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-1197 {}} {258 0 0 0-1193 {}} {256 0 0 0-1187 {}} {128 0 0 0-1186 {}}} SUCCS {{774 0 0 0-1187 {}} {772 0 0 0-1197 {}}} CYCLES {}}
set a(0-1198) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-200 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-1195 {}}} SUCCS {{259 0 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-201 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-1198 {}}} SUCCS {{259 0 0 0-1200 {}}} CYCLES {}}
set a(0-1200) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-202 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-1199 {}}} SUCCS {{259 0 0 0-1201 {}}} CYCLES {}}
set a(0-1201) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-203 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1200 {}}} SUCCS {{259 0 0 0-1202 {}}} CYCLES {}}
set a(0-1202) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-204 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1201 {}}} SUCCS {{259 0 0 0-1203 {}}} CYCLES {}}
set a(0-1203) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1019 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-205 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-1203 {}} {259 0 0 0-1202 {}} {128 0 0 0-1186 {}} {256 0 0 0-1185 {}}} SUCCS {{774 0 0 0-1185 {}} {772 0 0 0-1203 {}}} CYCLES {}}
set a(0-1019) {CHI {0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {34695 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 34695 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 34695 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {693920.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-206 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-1184 {}} {258 0 0 0-1183 {}} {258 0 0 0-1182 {}} {130 0 0 0-1181 {}} {130 0 0 0-1180 {}} {130 0 0 0-1179 {}} {130 0 0 0-1178 {}} {130 0 0 0-1177 {}} {130 0 0 0-1176 {}} {130 0 0 0-1175 {}} {130 0 0 0-1174 {}} {130 0 0 0-1173 {}} {130 0 0 0-1171 {}} {130 0 0 0-1170 {}} {130 0 0 0-1169 {}} {130 0 0 0-1168 {}} {130 0 0 0-1167 {}} {130 0 0 0-1166 {}} {130 0 0 0-1165 {}} {64 0 0 0-1164 {}} {64 0 0 0-1018 {}}} SUCCS {{772 0 0 0-1182 {}} {772 0 0 0-1183 {}} {772 0 0 0-1184 {}} {131 0 0 0-1204 {}} {130 0 0 0-1205 {}} {130 0 0 0-1206 {}} {130 0 0 0-1207 {}} {130 0 0 0-1208 {}} {130 0 0 0-1209 {}} {130 0 0 0-1210 {}} {130 0 0 0-1211 {}} {130 0 0 0-1213 {}} {130 0 0 0-1214 {}} {130 0 0 0-1215 {}} {130 0 0 0-1216 {}} {258 0 0 0-1217 {}} {130 0 0 0-1218 {}} {130 0 0 0-1219 {}} {130 0 0 0-1220 {}} {130 0 0 0-1221 {}} {130 0 0 0-1222 {}} {130 0 0 0-1224 {}} {130 0 0 0-1225 {}} {130 0 0 0-1226 {}} {130 0 0 0-1227 {}} {130 0 0 0-1229 {}} {130 0 0 0-1230 {}} {130 0 0 0-1232 {}} {130 0 0 0-1233 {}} {130 0 0 0-1234 {}} {130 0 0 0-1235 {}} {130 0 0 0-1236 {}} {130 0 0 0-1237 {}} {130 0 0 0-1238 {}} {130 0 0 0-1239 {}} {130 0 0 0-1241 {}} {130 0 0 0-1242 {}} {130 0 0 0-1244 {}} {130 0 0 0-1245 {}} {130 0 0 0-1246 {}} {130 0 0 0-1247 {}} {130 0 0 0-1248 {}} {130 0 0 0-1249 {}} {130 0 0 0-1250 {}} {130 0 0 0-1251 {}} {130 0 0 0-1252 {}} {130 0 0 0-1253 {}} {130 0 0 0-1254 {}} {130 0 0 0-1255 {}} {130 0 0 0-1256 {}} {130 0 0 0-1257 {}} {130 0 0 0-1258 {}} {130 0 0 0-1259 {}}} CYCLES {}}
set a(0-1204) {AREA_SCORE {} NAME COMP_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-207 LOC {34 1.0 35 0.0 35 0.0 35 0.0 35 0.8255568999999999} PREDS {{131 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {AREA_SCORE {} NAME COMP_LOOP-2:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-208 LOC {34 1.0 35 0.0 35 0.0 35 0.8255568999999999} PREDS {{259 0 0 0-1204 {}} {130 0 0 0-1019 {}}} SUCCS {{258 0 0 0-1209 {}}} CYCLES {}}
set a(0-1206) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-209 LOC {34 1.0 35 0.0 35 0.0 35 0.0 35 0.8255568999999999} PREDS {{130 0 0 0-1019 {}} {774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1207 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1207) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#7 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-210 LOC {34 1.0 35 0.0 35 0.0 35 0.8255568999999999} PREDS {{259 0 0 0-1206 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1208 {}}} CYCLES {}}
set a(0-1208) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-211 LOC {34 1.0 35 0.8255568999999999 35 0.8255568999999999 35 0.8255568999999999} PREDS {{259 0 0 0-1207 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-212 LOC {35 0.0 35 0.8255568999999999 35 0.8255568999999999 35 0.8779967413461538 35 0.8779967413461538} PREDS {{259 0 0 0-1208 {}} {258 0 0 0-1205 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1210 {}}} CYCLES {}}
set a(0-1210) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-213 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{259 0 0 0-1209 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1211 {}} {258 0 0 0-1213 {}} {258 0 0 0-1215 {}} {258 0 0 0-1218 {}} {258 0 0 0-1242 {}} {258 0 0 0-1244 {}} {258 0 0 0-1246 {}}} CYCLES {}}
set a(0-1211) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(0)#3 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-214 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{259 0 0 0-1210 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1212 {}}} CYCLES {}}
set a(0-1212) {AREA_SCORE {} NAME COMP_LOOP:select#3 TYPE SELECT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-215 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{259 0 0 0-1211 {}}} SUCCS {{146 0 0 0-1213 {}} {146 0 0 0-1214 {}} {146 0 0 0-1215 {}} {146 0 0 0-1216 {}}} CYCLES {}}
set a(0-1213) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-1)#2 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-216 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{146 0 0 0-1212 {}} {258 0 0 0-1210 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0.782 0-1214 {}}} CYCLES {}}
set a(0-1214) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-217 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 0.782 0-1213 {}} {146 0 0 0-1212 {}} {130 0 0 0-1019 {}} {258 0 0.782 0-1152 {}} {258 0 0.782 0-1141 {}} {774 0 0.782 0-1245 {}} {774 0 0.782 0-1233 {}}} SUCCS {{772 0 0 0-1141 {}} {772 0 0 0-1152 {}} {258 0 0 0-1219 {}} {256 0 0 0-1233 {}} {256 0 0 0-1245 {}}} CYCLES {}}
set a(0-1215) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-1) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-218 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{146 0 0 0-1212 {}} {258 0 0 0-1210 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0.782 0-1216 {}}} CYCLES {}}
set a(0-1216) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-219 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 0.782 0-1215 {}} {146 0 0 0-1212 {}} {130 0 0 0-1019 {}} {258 0 0.782 0-1154 {}} {258 0 0.782 0-1142 {}} {774 0 0.782 0-1247 {}} {774 0 0.782 0-1235 {}}} SUCCS {{772 0 0 0-1142 {}} {772 0 0 0-1154 {}} {258 0 0 0-1219 {}} {256 0 0 0-1235 {}} {256 0 0 0-1247 {}}} CYCLES {}}
set a(0-1217) {AREA_SCORE {} NAME COMP_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-220 LOC {34 1.0 36 0.21615332499999998 36 0.21615332499999998 36 0.21615332499999998 36 0.21615332499999998} PREDS {{258 0 0 0-1019 {}}} SUCCS {{772 0 0 0-1183 {}} {258 0 0 0-1220 {}}} CYCLES {}}
set a(0-1218) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(0) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-221 LOC {35 0.0524399 36 0.0 36 0.0 36 0.182900125} PREDS {{258 0 0 0-1210 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1219 {}}} CYCLES {}}
set a(0-1219) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#3 TYPE MUX DELAY {0.53 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-222 LOC {36 0.094375 36 0.182900125 36 0.182900125 36 0.21615326762820514 36 0.21615326762820514} PREDS {{259 0 0 0-1218 {}} {258 0 0 0-1216 {}} {258 0 0 0-1214 {}} {130 0 0 0-1019 {}} {258 0 0 0-1058 {}} {258 0 0 0-1057 {}}} SUCCS {{259 0 0 0-1220 {}}} CYCLES {}}
set a(0-1220) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-223 LOC {36 0.1276282 36 0.21615332499999998 36 0.21615332499999998 36 0.9999999388496399 36 0.9999999388496399} PREDS {{259 0 0 0-1219 {}} {258 0 0 0-1217 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1221 {}}} CYCLES {}}
set a(0-1221) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-224 LOC {37 0.0 37 0.6009625 37 0.6009625 37 0.6009625} PREDS {{259 0 0 0-1220 {}} {130 0 0 0-1019 {}} {128 0 0 0-1223 {}}} SUCCS {{258 0 0 0-1223 {}}} CYCLES {}}
set a(0-1222) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-225 LOC {37 0.0 37 0.6009625 37 0.6009625 37 0.6009625} PREDS {{130 0 0 0-1019 {}} {128 0 0 0-1223 {}}} SUCCS {{259 0 0 0-1223 {}}} CYCLES {}}
set a(0-1223) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-226 LOC {37 1.0 37 0.681 37 1.0 50 0.0064061875000001045 50 0.0064061875000001045} PREDS {{259 0 0 0-1222 {}} {258 0 0 0-1221 {}}} SUCCS {{128 0 0 0-1221 {}} {128 0 0 0-1222 {}} {259 0 0 0-1224 {}}} CYCLES {}}
set a(0-1224) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-227 LOC {50 0.006406225 50 0.5525751 50 0.5525751 50 0.5525751} PREDS {{259 0 0 0-1223 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1225 {}} {258 0 0 0-1236 {}}} CYCLES {}}
set a(0-1225) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 4 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-228 LOC {50 0.006406225 50 0.5525751 50 0.5525751 50 0.6009624573717949 50 0.6009624573717949} PREDS {{259 0 0 0-1224 {}} {130 0 0 0-1019 {}} {258 0 0 0-1178 {}}} SUCCS {{259 0 0 0-1226 {}}} CYCLES {}}
set a(0-1226) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-229 LOC {50 0.054793625 50 0.6009625 50 0.6009625 50 0.6009625} PREDS {{259 0 0 0-1225 {}} {130 0 0 0-1019 {}} {128 0 0 0-1228 {}}} SUCCS {{258 0 0 0-1228 {}}} CYCLES {}}
set a(0-1227) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-230 LOC {50 0.0 50 0.6009625 50 0.6009625 50 0.6009625} PREDS {{130 0 0 0-1019 {}} {128 0 0 0-1228 {}}} SUCCS {{259 0 0 0-1228 {}}} CYCLES {}}
set a(0-1228) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-231 LOC {50 1.0 50 0.681 50 1.0 63 0.0064061875000001045 63 0.0064061875000001045} PREDS {{259 0 0 0-1227 {}} {258 0 0 0-1226 {}}} SUCCS {{128 0 0 0-1226 {}} {128 0 0 0-1227 {}} {259 0 0 0-1229 {}}} CYCLES {}}
set a(0-1229) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-232 LOC {63 0.006406225 63 0.8779967999999999 63 0.8779967999999999 63 0.8779967999999999} PREDS {{259 0 0 0-1228 {}} {130 0 0 0-1019 {}}} SUCCS {{258 0 0.782 0-1233 {}} {258 0 0.782 0-1235 {}}} CYCLES {}}
set a(0-1230) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(0)#1 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-233 LOC {34 1.0 34 1.0 34 1.0 63 0.8779967999999999} PREDS {{130 0 0 0-1019 {}} {258 0 0 0-1170 {}}} SUCCS {{259 0 0 0-1231 {}}} CYCLES {}}
set a(0-1231) {AREA_SCORE {} NAME COMP_LOOP:select#6 TYPE SELECT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-234 LOC {34 1.0 34 1.0 34 1.0 63 0.8779967999999999} PREDS {{259 0 0 0-1230 {}}} SUCCS {{146 0 0 0-1232 {}} {130 0 0 0-1233 {}} {146 0 0 0-1234 {}} {130 0 0 0-1235 {}}} CYCLES {}}
set a(0-1232) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-1)#3 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-235 LOC {34 1.0 63 0.0 63 0.0 63 0.8779967999999999} PREDS {{146 0 0 0-1231 {}} {130 0 0 0-1019 {}} {258 0 0 0-1170 {}}} SUCCS {{259 0 0.782 0-1233 {}}} CYCLES {}}
set a(0-1233) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-236 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-1233 {}} {259 0 0.782 0-1232 {}} {130 0 0 0-1231 {}} {258 0 0.782 0-1229 {}} {256 0 0 0-1214 {}} {130 0 0 0-1019 {}} {256 0 0 0-1174 {}} {258 0 0 0-1152 {}} {258 0 0 0-1141 {}} {256 0 0 0-1122 {}} {256 0 0 0-1075 {}} {774 0 0 0-1245 {}}} SUCCS {{774 0 0.782 0-1075 {}} {774 0 0.782 0-1122 {}} {774 0 0 0-1141 {}} {774 0 0 0-1152 {}} {774 0 0.782 0-1174 {}} {774 0 0.782 0-1214 {}} {774 0 0 0-1233 {}} {258 0 0 0-1245 {}}} CYCLES {}}
set a(0-1234) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-1)#1 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-237 LOC {34 1.0 63 0.0 63 0.0 63 0.8779967999999999} PREDS {{146 0 0 0-1231 {}} {130 0 0 0-1019 {}} {258 0 0 0-1170 {}}} SUCCS {{259 0 0.782 0-1235 {}}} CYCLES {}}
set a(0-1235) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-238 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-1235 {}} {259 0 0.782 0-1234 {}} {130 0 0 0-1231 {}} {258 0 0.782 0-1229 {}} {256 0 0 0-1216 {}} {130 0 0 0-1019 {}} {256 0 0 0-1176 {}} {258 0 0 0-1154 {}} {258 0 0 0-1142 {}} {256 0 0 0-1124 {}} {256 0 0 0-1076 {}} {774 0 0 0-1247 {}}} SUCCS {{774 0 0.782 0-1076 {}} {774 0 0.782 0-1124 {}} {774 0 0 0-1142 {}} {774 0 0 0-1154 {}} {774 0 0.782 0-1176 {}} {774 0 0.782 0-1216 {}} {774 0 0 0-1235 {}} {258 0 0 0-1247 {}}} CYCLES {}}
set a(0-1236) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-239 LOC {50 0.006406225 50 0.9516125999999999 50 0.9516125999999999 51 0.5525751} PREDS {{258 0 0 0-1224 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1237 {}}} CYCLES {}}
set a(0-1237) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 4 NAME COMP_LOOP-2:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-240 LOC {50 0.006406225 50 0.9516125999999999 50 0.9516125999999999 50 0.9999999573717948 51 0.6009624573717949} PREDS {{259 0 0 0-1236 {}} {130 0 0 0-1019 {}} {258 0 0 0-1178 {}}} SUCCS {{259 0 0 0-1238 {}}} CYCLES {}}
set a(0-1238) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-241 LOC {50 0.054793625 51 0.6009625 51 0.6009625 51 0.6009625} PREDS {{259 0 0 0-1237 {}} {130 0 0 0-1019 {}} {128 0 0 0-1240 {}}} SUCCS {{258 0 0 0-1240 {}}} CYCLES {}}
set a(0-1239) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-242 LOC {50 0.0 51 0.6009625 51 0.6009625 51 0.6009625} PREDS {{130 0 0 0-1019 {}} {128 0 0 0-1240 {}}} SUCCS {{259 0 0 0-1240 {}}} CYCLES {}}
set a(0-1240) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-243 LOC {50 1.0 51 0.681 51 1.0 64 0.0064061875000001045 64 0.0064061875000001045} PREDS {{259 0 0 0-1239 {}} {258 0 0 0-1238 {}}} SUCCS {{128 0 0 0-1238 {}} {128 0 0 0-1239 {}} {259 0 0 0-1241 {}}} CYCLES {}}
set a(0-1241) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-244 LOC {63 0.006406225 64 0.8779967999999999 64 0.8779967999999999 64 0.8779967999999999} PREDS {{259 0 0 0-1240 {}} {130 0 0 0-1019 {}}} SUCCS {{258 0 0.782 0-1245 {}} {258 0 0.782 0-1247 {}}} CYCLES {}}
set a(0-1242) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(0)#1 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-245 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 64 0.8779967999999999} PREDS {{258 0 0 0-1210 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1243 {}}} CYCLES {}}
set a(0-1243) {AREA_SCORE {} NAME COMP_LOOP:select#7 TYPE SELECT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-246 LOC {35 0.0524399 35 1.0 35 1.0 64 0.8779967999999999} PREDS {{259 0 0 0-1242 {}}} SUCCS {{146 0 0 0-1244 {}} {130 0 0 0-1245 {}} {146 0 0 0-1246 {}} {130 0 0 0-1247 {}}} CYCLES {}}
set a(0-1244) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-1)#3 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-247 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8779967999999999} PREDS {{146 0 0 0-1243 {}} {258 0 0 0-1210 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0.782 0-1245 {}}} CYCLES {}}
set a(0-1245) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-248 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-1245 {}} {259 0 0.782 0-1244 {}} {130 0 0 0-1243 {}} {258 0 0.782 0-1241 {}} {258 0 0 0-1233 {}} {256 0 0 0-1214 {}} {130 0 0 0-1019 {}} {256 0 0 0-1174 {}} {258 0 0 0-1152 {}} {258 0 0 0-1141 {}} {256 0 0 0-1122 {}} {256 0 0 0-1075 {}}} SUCCS {{774 0 0.782 0-1075 {}} {774 0 0.782 0-1122 {}} {774 0 0 0-1141 {}} {774 0 0 0-1152 {}} {774 0 0.782 0-1174 {}} {774 0 0.782 0-1214 {}} {774 0 0 0-1233 {}} {774 0 0 0-1245 {}}} CYCLES {}}
set a(0-1246) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-1)#1 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-249 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8779967999999999} PREDS {{146 0 0 0-1243 {}} {258 0 0 0-1210 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0.782 0-1247 {}}} CYCLES {}}
set a(0-1247) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-250 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-1247 {}} {259 0 0.782 0-1246 {}} {130 0 0 0-1243 {}} {258 0 0.782 0-1241 {}} {258 0 0 0-1235 {}} {256 0 0 0-1216 {}} {130 0 0 0-1019 {}} {256 0 0 0-1176 {}} {258 0 0 0-1154 {}} {258 0 0 0-1142 {}} {256 0 0 0-1124 {}} {256 0 0 0-1076 {}}} SUCCS {{774 0 0.782 0-1076 {}} {774 0 0.782 0-1124 {}} {774 0 0 0-1142 {}} {774 0 0 0-1154 {}} {774 0 0.782 0-1176 {}} {774 0 0.782 0-1216 {}} {774 0 0 0-1235 {}} {774 0 0 0-1247 {}}} CYCLES {}}
set a(0-1248) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-251 LOC {34 1.0 35 0.0 35 0.0 35 0.0 65 0.93076925} PREDS {{130 0 0 0-1019 {}} {774 0 0 0-1251 {}}} SUCCS {{259 0 0 0-1249 {}} {256 0 0 0-1251 {}}} CYCLES {}}
set a(0-1249) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#3 TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-252 LOC {34 1.0 35 0.0 35 0.0 65 0.93076925} PREDS {{259 0 0 0-1248 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1250 {}}} CYCLES {}}
set a(0-1250) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:slc(COMP_LOOP-2:COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-253 LOC {35 0.0 35 0.93076925 35 0.93076925 35 0.965134171474359 65 0.965134171474359} PREDS {{259 0 0 0-1249 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1251 {}} {258 0 0 0-1252 {}}} CYCLES {}}
set a(0-1251) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-254 LOC {35 0.034364975 35 0.9651342249999999 35 0.9651342249999999 35 0.9651342249999999 65 1.0} PREDS {{772 0 0 0-1251 {}} {259 0 0 0-1250 {}} {256 0 0 0-1248 {}} {256 0 0 0-1206 {}} {130 0 0 0-1019 {}} {256 0 0 0-1179 {}} {256 0 0 0-1167 {}} {256 0 0 0-1158 {}} {256 0 0 0-1114 {}} {256 0 0 0-1085 {}} {256 0 0 0-1080 {}} {256 0 0 0-1069 {}}} SUCCS {{774 0 0 0-1069 {}} {774 0 0 0-1080 {}} {774 0 0 0-1085 {}} {774 0 0 0-1114 {}} {774 0 0 0-1158 {}} {774 0 0 0-1167 {}} {774 0 0 0-1179 {}} {774 0 0 0-1206 {}} {774 0 0 0-1248 {}} {772 0 0 0-1251 {}}} CYCLES {}}
set a(0-1252) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-255 LOC {35 0.034364975 35 0.9651342249999999 35 0.9651342249999999 65 0.9651342249999999} PREDS {{258 0 0 0-1250 {}} {130 0 0 0-1019 {}}} SUCCS {{258 0 0 0-1256 {}}} CYCLES {}}
set a(0-1253) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-256 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 65 0.9651342249999999} PREDS {{130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1254 {}}} CYCLES {}}
set a(0-1254) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-257 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 65 0.9651342249999999} PREDS {{259 0 0 0-1253 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1255 {}}} CYCLES {}}
set a(0-1255) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-258 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 65 0.9651342249999999} PREDS {{259 0 0 0-1254 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1256 {}}} CYCLES {}}
set a(0-1256) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-259 LOC {35 0.034364975 35 0.9651342249999999 35 0.9651342249999999 35 0.9999999477564101 65 0.9999999477564101} PREDS {{259 0 0 0-1255 {}} {258 0 0 0-1252 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1257 {}}} CYCLES {}}
set a(0-1257) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-260 LOC {35 0.06923075 35 1.0 35 1.0 65 1.0} PREDS {{259 0 0 0-1256 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1258 {}}} CYCLES {}}
set a(0-1258) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-261 LOC {35 0.06923075 35 1.0 35 1.0 65 1.0} PREDS {{259 0 0 0-1257 {}} {130 0 0 0-1019 {}}} SUCCS {{259 0 0 0-1259 {}}} CYCLES {}}
set a(0-1259) {AREA_SCORE {} NAME COMP_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1017 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-262 LOC {35 0.06923075 35 1.0 35 1.0 35 1.0 65 1.0} PREDS {{772 0 0 0-1259 {}} {259 0 0 0-1258 {}} {130 0 0 0-1019 {}} {256 0 0 0-1065 {}}} SUCCS {{774 0 0 0-1065 {}} {772 0 0 0-1259 {}}} CYCLES {}}
set a(0-1017) {CHI {0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1018 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1019 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 65 UNROLL 2 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219735 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 16705 TOTAL_CYCLES_IN 150345 TOTAL_CYCLES_UNDER 69390 TOTAL_CYCLES 219735 NAME COMP_LOOP TYPE LOOP DELAY {4394720.00 ns} PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-263 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-1056 {}} {258 0 0 0-1055 {}} {774 0 0 0-1267 {}}} SUCCS {{772 0 0 0-1055 {}} {772 0 0 0-1056 {}} {131 0 0 0-1260 {}} {130 0 0 0-1261 {}} {130 0 0 0-1262 {}} {130 0 0 0-1263 {}} {130 0 0 0-1264 {}} {130 0 0 0-1265 {}} {130 0 0 0-1266 {}} {256 0 0 0-1267 {}}} CYCLES {}}
set a(0-1260) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-264 LOC {0 1.0 1 0.9217548499999999 1 0.9217548499999999 1 0.9217548499999999 1 0.9217548499999999} PREDS {{131 0 0 0-1017 {}} {774 0 0 0-1267 {}}} SUCCS {{259 0 0 0-1261 {}} {130 0 0 0-1266 {}} {256 0 0 0-1267 {}}} CYCLES {}}
set a(0-1261) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME VEC_LOOP:acc#1 TYPE ACCU DELAY {0.65 ns} PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-265 LOC {1 0.0 1 0.9217548499999999 1 0.9217548499999999 1 0.9621293868589743 1 0.9621293868589743} PREDS {{259 0 0 0-1260 {}} {130 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1262 {}} {130 0 0 0-1266 {}} {258 0 0 0-1267 {}}} CYCLES {}}
set a(0-1262) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-266 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.962129425} PREDS {{259 0 0 0-1261 {}} {130 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1263 {}} {130 0 0 0-1266 {}}} CYCLES {}}
set a(0-1263) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.61 ns} PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-267 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.9999999554487179 1 0.9999999554487179} PREDS {{259 0 0 0-1262 {}} {130 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1264 {}} {130 0 0 0-1266 {}}} CYCLES {}}
set a(0-1264) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-268 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1263 {}} {130 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1265 {}} {130 0 0 0-1266 {}}} CYCLES {}}
set a(0-1265) {AREA_SCORE {} NAME VEC_LOOP:not TYPE NOT PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-269 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1264 {}} {130 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1266 {}}} CYCLES {}}
set a(0-1266) {AREA_SCORE {} NAME VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1016 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-270 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1265 {}} {130 0 0 0-1264 {}} {130 0 0 0-1263 {}} {130 0 0 0-1262 {}} {130 0 0 0-1261 {}} {130 0 0 0-1260 {}} {130 0 0 0-1017 {}}} SUCCS {{129 0 0 0-1267 {}}} CYCLES {}}
set a(0-1267) {AREA_SCORE {} NAME asn(VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1016 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.962129425 1 1.0} PREDS {{772 0 0 0-1267 {}} {129 0 0 0-1266 {}} {258 0 0 0-1261 {}} {256 0 0 0-1260 {}} {256 0 0 0-1017 {}}} SUCCS {{774 0 0 0-1017 {}} {774 0 0 0-1260 {}} {772 0 0 0-1267 {}}} CYCLES {}}
set a(0-1016) {CHI {0-1055 0-1056 0-1017 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219744 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 9 TOTAL_CYCLES_UNDER 219735 TOTAL_CYCLES 219744 NAME VEC_LOOP TYPE LOOP DELAY {4394900.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-271 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1054 {}} {258 0 0 0-1015 {}} {258 0 0 0-1024 {}}} SUCCS {{772 0 0 0-1028 {}} {772 0 0 0-1054 {}} {131 0 0 0-1268 {}} {130 0 0 0-1269 {}} {130 0 0 0-1270 {}} {130 0 0 0-1271 {}} {130 0 0 0-1272 {}} {130 0 0 0-1273 {}} {130 0 0 0-1274 {}}} CYCLES {}}
set a(0-1268) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-272 LOC {4 1.0 5 0.96875 5 0.96875 5 0.96875 5 0.96875} PREDS {{131 0 0 0-1016 {}} {774 0 0 0-1275 {}}} SUCCS {{259 0 0 0-1269 {}} {130 0 0 0-1274 {}} {256 0 0 0-1275 {}}} CYCLES {}}
set a(0-1269) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-273 LOC {5 0.0 5 0.96875 5 0.96875 5 0.9843749375 5 0.9843749375} PREDS {{259 0 0 0-1268 {}} {130 0 0 0-1016 {}}} SUCCS {{259 0 0 0-1270 {}} {130 0 0 0-1274 {}} {258 0 0 0-1275 {}}} CYCLES {}}
set a(0-1270) {AREA_SCORE {} NAME STAGE_LOOP:i:slc(STAGE_LOOP:i(3:0))(3-1) TYPE READSLICE PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-274 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.984375} PREDS {{259 0 0 0-1269 {}} {130 0 0 0-1016 {}}} SUCCS {{259 0 0 0-1271 {}} {130 0 0 0-1274 {}}} CYCLES {}}
set a(0-1271) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(3,0,3,0,3) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.25 ns} PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-275 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.9999999375 5 0.9999999375} PREDS {{259 0 0 0-1270 {}} {130 0 0 0-1016 {}}} SUCCS {{259 0 0 0-1272 {}} {130 0 0 0-1274 {}}} CYCLES {}}
set a(0-1272) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(2) TYPE READSLICE PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-276 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1271 {}} {130 0 0 0-1016 {}}} SUCCS {{259 0 0 0-1273 {}} {130 0 0 0-1274 {}}} CYCLES {}}
set a(0-1273) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-277 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1272 {}} {130 0 0 0-1016 {}}} SUCCS {{259 0 0 0-1274 {}}} CYCLES {}}
set a(0-1274) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-1014 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-278 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1273 {}} {130 0 0 0-1272 {}} {130 0 0 0-1271 {}} {130 0 0 0-1270 {}} {130 0 0 0-1269 {}} {130 0 0 0-1268 {}} {130 0 0 0-1016 {}}} SUCCS {{129 0 0 0-1275 {}}} CYCLES {}}
set a(0-1275) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1014 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.984375 5 1.0} PREDS {{772 0 0 0-1275 {}} {129 0 0 0-1274 {}} {258 0 0 0-1269 {}} {256 0 0 0-1268 {}} {256 0 0 0-1023 {}}} SUCCS {{774 0 0 0-1023 {}} {774 0 0 0-1268 {}} {772 0 0 0-1275 {}}} CYCLES {}}
set a(0-1014) {CHI {0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1015 0-1054 0-1016 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275} ITERATIONS 9 RESET_LATENCY {0 ?} CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219924 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 45 TOTAL_CYCLES_IN 45 TOTAL_CYCLES_UNDER 219879 TOTAL_CYCLES 219924 NAME STAGE_LOOP TYPE LOOP DELAY {4398500.00 ns} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-279 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1022 {}} {258 0 0 0-1021 {}} {258 0 0 0-1020 {}}} SUCCS {{772 0 0 0-1022 {}} {131 0 0 0-1276 {}} {130 0 0 0-1277 {}} {130 0 0 0-1278 {}} {130 0 0 0-1279 {}} {130 0 0 0-1280 {}} {130 0 0 0-1281 {}} {130 0 0 0-1282 {}} {130 0 0 0-1283 {}} {130 0 0 0-1284 {}} {130 0 0 0-1285 {}} {130 0 0 0-1286 {}} {130 0 0 0-1287 {}}} CYCLES {}}
set a(0-1276) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-280 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1014 {}} {128 0 0 0-1277 {}}} SUCCS {{259 0 0 0-1277 {}}} CYCLES {}}
set a(0-1277) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-281 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1277 {}} {259 0 0 0-1276 {}} {130 0 0 0-1014 {}} {256 0 0 0-1021 {}}} SUCCS {{774 0 0 0-1021 {}} {128 0 0 0-1276 {}} {772 0 0 0-1277 {}} {259 0 0 0-1278 {}}} CYCLES {}}
set a(0-1278) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-282 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1277 {}} {130 0 0 0-1014 {}}} SUCCS {} CYCLES {}}
set a(0-1279) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-283 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1014 {}} {128 0 0 0-1280 {}}} SUCCS {{259 0 0 0-1280 {}}} CYCLES {}}
set a(0-1280) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-284 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1280 {}} {259 0 0 0-1279 {}} {130 0 0 0-1014 {}} {256 0 0 0-1020 {}}} SUCCS {{774 0 0 0-1020 {}} {128 0 0 0-1279 {}} {772 0 0 0-1280 {}} {259 0 0 0-1281 {}}} CYCLES {}}
set a(0-1281) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-285 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1280 {}} {130 0 0 0-1014 {}}} SUCCS {} CYCLES {}}
set a(0-1282) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-286 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1014 {}} {128 0 0 0-1283 {}}} SUCCS {{259 0 0 0-1283 {}}} CYCLES {}}
set a(0-1283) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-287 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1283 {}} {259 0 0 0-1282 {}} {130 0 0 0-1014 {}}} SUCCS {{128 0 0 0-1282 {}} {772 0 0 0-1283 {}} {259 0 0 0-1284 {}}} CYCLES {}}
set a(0-1284) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-288 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1283 {}} {130 0 0 0-1014 {}}} SUCCS {} CYCLES {}}
set a(0-1285) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-289 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1014 {}} {128 0 0 0-1286 {}}} SUCCS {{259 0 0 0-1286 {}}} CYCLES {}}
set a(0-1286) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-290 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1286 {}} {259 0 0 0-1285 {}} {130 0 0 0-1014 {}}} SUCCS {{128 0 0 0-1285 {}} {772 0 0 0-1286 {}} {259 0 0 0-1287 {}}} CYCLES {}}
set a(0-1287) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1013 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-291 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1286 {}} {130 0 0 0-1014 {}}} SUCCS {} CYCLES {}}
set a(0-1013) {CHI {0-1020 0-1021 0-1022 0-1014 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287} ITERATIONS Infinite LATENCY {219921 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219926 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 219924 TOTAL_CYCLES 219926 NAME main TYPE LOOP DELAY {4398540.00 ns} PAR 0-1012 XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-292 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1012) {CHI 0-1013 ITERATIONS Infinite LATENCY {219921 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219926 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 219926 TOTAL_CYCLES 219926 NAME core:rlp TYPE LOOP DELAY {4398540.00 ns} PAR {} XREFS 801234c7-c6a0-4434-8e07-db491fbcbab5-293 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1012-TOTALCYCLES) {219926}
set a(0-1012-QMOD) {ccs_in(5,64) 0-1020 ccs_in(6,64) 0-1021 mgc_shift_l(1,0,4,10) 0-1024 mgc_add(64,0,1,1,65) {0-1025 0-1045 0-1103 0-1195} mgc_div(65,11,1) 0-1026 mgc_add(65,0,2,1,65) {0-1032 0-1050 0-1108 0-1200} mgc_mul(64,0,64,0,64) {0-1039 0-1097 0-1128 0-1189 0-1220} modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() {0-1042 0-1100 0-1131 0-1136 0-1147 0-1192 0-1223 0-1228 0-1240} mgc_add(9,0,8,0,9) 0-1071 BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) {0-1075 0-1122 0-1141 0-1152 0-1174 0-1214 0-1233 0-1245} BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) {0-1076 0-1124 0-1142 0-1154 0-1176 0-1216 0-1235 0-1247} mgc_mux(64,1,2) {0-1079 0-1127 0-1178 0-1219} mgc_add(9,0,2,1,9) 0-1089 mgc_add3(11,0,9,0,10,0,11) {0-1117 0-1209} mgc_add(64,0,64,0,64) {0-1133 0-1144 0-1225 0-1237} mgc_add(10,0,9,0,10) {0-1161 0-1170} mgc_add(8,0,2,1,9) 0-1250 mgc_add(10,0,10,0,10) 0-1256 mgc_add(32,0,10,0,32) 0-1261 mgc_add(22,0,1,1,23) 0-1263 mgc_add(4,0,2,1,4) 0-1269 mgc_add(3,0,3,0,3) 0-1271 mgc_io_sync(0) {0-1277 0-1280 0-1283 0-1286}}
set a(0-1012-PROC_NAME) {core}
set a(0-1012-HIER_NAME) {/inPlaceNTT_DIT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1012}

