This is a diary of the 2-day training workshop on PLL IC Design by VSD conducted on 31st July and 1st August 2021.
