## Unique design files for self-defined tests
Use the handicraft ```data_memory.sv``` and ```inst_memory.sv``` as IROM/DRAM(support mask write/read).  
Use ```core.sv``` and ```top.sv``` as CPU core module and SoC module for simulation.