****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 21:03:37 2025
****************************************


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: O[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  A[4] (in)                                              0.000      0.000 f
  U60/Y (NAND2x2_ASAP7_6t_R)                             9.930      9.930 r
  U61/Y (NAND2x2_ASAP7_6t_R)                            10.944     20.874 f
  U55/Y (A2O1A1Ixp33_ASAP7_6t_R)                        20.327     41.201 r
  U57/Y (XNOR2xp5f_ASAP7_6t_R)                          21.390     62.592 r
  O[7] (out)                                             0.000     62.592 r
  data arrival time                                                62.592

  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  output external delay                                  0.000      0.000
  data required time                                                0.000
  ------------------------------------------------------------------------------
  data required time                                                0.000
  data arrival time                                               -62.592
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                -62.592


1
