# Mon Mar 31 15:34:38 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[1] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[3] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[4] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[5] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[6] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[7] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Found counter in view:work.cemf_module_64ch_fsm_average_Z1(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst3.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[0] on net prdata_mem[0] merged!
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":116:5:116:10|Found counter in view:work.serializer_mod_129s_0_1_2_3(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 191MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] (in view: work.cemf_module_64ch_main(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 191MB peak: 192MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 179MB peak: 192MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 168MB peak: 192MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 168MB peak: 192MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 192MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 192MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 167MB peak: 192MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 219MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    25.38ns		1483 /       834
@A: BN291 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Boundary register serializer_mod_inst.serial_out_test (in view: work.cemf_module_64ch_main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":96:7:96:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 215MB peak: 219MB)

Warning: Found 50 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out
1) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (in view: work.cemf_module_64ch_main(verilog)), output net enable_sr_out (in view: work.cemf_module_64ch_main(verilog))
    net        enable_sr_out
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/O
    net        enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
2) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
26) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
48) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
49) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
50) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 219MB)

@N: MT611 :|Automatically generated clock serializer_mod_129s_0_1_2_3|current_state_derived_clock[2] is not used and is being removed
@N: MT611 :|Automatically generated clock cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 850 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               759        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 182MB peak: 219MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 210MB peak: 219MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 211MB peak: 219MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 210MB peak: 219MB)

Warning: Found 50 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_0_RNIT2U5[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
2) instance c_state_ret_12_RNIDMPS1 (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
3) instance c_state_ret_13_RNITTFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
4) instance c_state_ret_13_RNIOOFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
5) instance c_state_ret_13_RNIJJFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
6) instance c_state_ret_13_RNIEEFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
7) instance c_state_ret_13_RNIMIBV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
8) instance c_state_ret_13_RNIHDBV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
9) instance c_state_ret_13_RNIC8BV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
10) instance c_state_ret_13_RNI73BV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
11) instance c_state_ret_13_RNI2UAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
12) instance c_state_ret_13_RNITOAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
13) instance c_state_ret_13_RNIOJAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
14) instance c_state_ret_13_RNIJEAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
15) instance c_state_ret_13_RNIE9AV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
16) instance c_state_ret_13_RNI94AV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
17) instance c_state_ret_13_RNI1IU76 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
18) instance c_state_ret_13_RNISCU76 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
19) instance c_state_ret_13_RNIN7U76 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
20) instance c_state_ret_13_RNII2U76 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
21) instance c_state_ret_13_RNIDTT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
22) instance c_state_ret_13_RNI8OT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
23) instance c_state_ret_13_RNI3JT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
24) instance c_state_ret_13_RNIUDT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
25) instance c_state_ret_13_RNIP8T76 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
26) instance c_state_ret_13_RNIK3T76 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
27) instance c_state_ret_7_RNISQUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
28) instance c_state_ret_7_RNINLUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
29) instance c_state_ret_7_RNIIGUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
30) instance c_state_ret_7_RNIDBUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
31) instance c_state_ret_7_RNILFQF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
32) instance c_state_ret_7_RNIGAQF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
33) instance c_state_ret_7_RNIB5QF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
34) instance c_state_ret_7_RNI60QF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
35) instance c_state_ret_7_RNI1RPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
36) instance c_state_ret_7_RNISLPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
37) instance c_state_ret_7_RNINGPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
38) instance c_state_ret_7_RNIIBPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
39) instance c_state_ret_7_RNID6PF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
40) instance c_state_ret_7_RNI81PF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
41) instance c_state_ret_7_RNI0FDO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
42) instance c_state_ret_7_RNIR9DO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
43) instance c_state_ret_7_RNIM4DO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
44) instance c_state_ret_7_RNIHVCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
45) instance c_state_ret_7_RNICQCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
46) instance c_state_ret_7_RNI7LCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
47) instance c_state_ret_7_RNI2GCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
48) instance c_state_ret_7_RNITACO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
49) instance c_state_ret_7_RNIO5CO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
50) instance c_state_ret_7_RNIJ0CO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 15:34:52 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.703

                              Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_main|scl     1.0 MHz       74.1 MHz      1000.000      13.502        493.249     inferred     Inferred_clkgroup_0
clock                         16.0 MHz      47.4 MHz      62.500        21.094        20.703      declared     default_clkgroup   
System                        1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system       system_clkgroup    
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    989.412  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      41.852   |  62.500      48.105   |  31.250      20.806   |  31.250      20.703 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.216  |  500.000     493.249  |  500.000     493.642
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       493.249
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       493.321
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       493.353
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       493.353
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[2]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       493.445
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       493.456
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.549
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.642
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.704
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      493.249
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_1348_0                  499.845      493.342
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_1347_0                  499.845      493.549
I2C_top_level_inst1.I2C_FSM_inst.c_state[12]             cemf_module_64ch_main|scl     SB_DFFNR     D       c_state_RNO[12]           499.845      493.549
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 493.249

    Number of logic level(s):                2
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]      SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[4]                                            Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6[0]     SB_LUT4      O        Out     0.661     3.056       -         
N_300_6                                                   Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]      SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]      SB_LUT4      O        Out     0.661     5.089       -         
s_ready_slave_address                                     Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]               SB_DFFNR     D        In      -         6.596       -         
========================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                      clock         SB_DFFNR     Q       c_state[6]            0.796       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[14]                     clock         SB_DFFNR     Q       c_state[14]           0.796       20.744
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6]     clock         SB_DFFES     Q       data_clkctrovf[6]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[7]     clock         SB_DFFES     Q       data_clkctrovf[7]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                              Required           
Instance                                                                              Reference     Type          Pin     Net               Time         Slack 
                                                                                      Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]     clock         SB_DFFR       D       count_data_0      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[1]     clock         SB_DFFR       D       count_data_1      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[2]     clock         SB_DFFR       D       count_data_2      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[3]     clock         SB_DFFR       D       count_data_3      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[4]     clock         SB_DFFR       D       count_data_4      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[0]       clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]       clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[1]       clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[1]       clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[2]       clock         SB_DFFNER     D       ser_data_6[2]     31.095       20.806
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.703

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0] / D
    The start point is clocked by            clock [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                 SB_DFFNR     Q        Out     0.796     0.796       -         
c_state[6]                                                                                     Net          -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      O        Out     0.661     3.056       -         
N_344_0                                                                                        Net          -        -       1.371     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      I0       In      -         4.427       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      O        Out     0.569     4.996       -         
N_375                                                                                          Net          -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      I1       In      -         6.367       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      O        Out     0.589     6.956       -         
count_datae_0                                                                                  Net          -        -       1.371     -           5         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      I2       In      -         8.327       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      O        Out     0.558     8.885       -         
count_data_0                                                                                   Net          -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]              SB_DFFR      D        In      -         10.392      -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                Required            
Instance                                                    Reference     Type         Pin     Net                  Time         Slack  
                                                            Clock                                                                       
----------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start              62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop               62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]     999.845      989.412
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]     999.845      989.612
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]     999.845      989.812
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]     999.845      989.918
I2C_top_level_inst1.I2C_FSM_inst.c_state[1]                 System        SB_DFFNR     D       N_1341_0             999.845      991.589
I2C_top_level_inst1.I2C_FSM_inst.c_state[14]                System        SB_DFFNR     D       c_state_RNO[14]      999.845      991.589
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_1339_0             999.845      991.723
I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter[0]          System        SB_DFFNR     D       N_65_0               999.845      993.425
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           13        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 210MB peak: 219MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 210MB peak: 219MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             34 uses
SB_CARRY        77 uses
SB_DFF          38 uses
SB_DFFE         1 use
SB_DFFER        251 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        90 uses
SB_DFFNS        28 uses
SB_DFFR         234 uses
SB_DFFS         11 uses
SB_GB           7 uses
SB_RAM256x16    8 uses
VCC             34 uses
SB_LUT4         1460 uses

I/O ports: 34
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   834 (10%)

RAM/ROM usage summary
Block Rams : 8 of 32 (25%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1

@S |Mapping Summary:
Total  LUTs: 1460 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1460 = 1460 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 37MB peak: 219MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Mon Mar 31 15:34:52 2025

###########################################################]
