Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab work.vga_timing_tb -snapshot vga_timing_tb -prj /home/marek/UEC2_Project/Project_UEC2_copy/sim/vga_timing/vga_timing.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/marek/UEC2_Project/Project_UEC2_copy/rtl/variables/vga_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/marek/UEC2_Project/Project_UEC2_copy/rtl/display_timing/vga_timing.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/marek/UEC2_Project/Project_UEC2_copy/rtl/interface/vga_if.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/marek/UEC2_Project/Project_UEC2_copy/sim/vga_timing/vga_timing_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing_tb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.vga_pkg
Compiling module work.vga_if_no_rgb
Compiling module work.vga_timing
Compiling module work.vga_timing_tb
Built simulation snapshot vga_timing_tb
