vhdl xil_defaultlib  \
"../../../bd/eth1/ip/eth1_microblaze_0_2/sim/eth1_microblaze_0_2.vhd" \
"../../../bd/eth1/ip/eth1_dlmb_v10_3/sim/eth1_dlmb_v10_3.vhd" \
"../../../bd/eth1/ip/eth1_ilmb_v10_3/sim/eth1_ilmb_v10_3.vhd" \
"../../../bd/eth1/ip/eth1_dlmb_bram_if_cntlr_3/sim/eth1_dlmb_bram_if_cntlr_3.vhd" \
"../../../bd/eth1/ip/eth1_ilmb_bram_if_cntlr_3/sim/eth1_ilmb_bram_if_cntlr_3.vhd" \
"../../../bd/eth1/ip/eth1_microblaze_0_axi_intc_3/sim/eth1_microblaze_0_axi_intc_3.vhd" \
"../../../bd/eth1/ip/eth1_mdm_1_3/sim/eth1_mdm_1_3.vhd" \
"../../../bd/eth1/ip/eth1_rst_mig_7series_0_100M_1/sim/eth1_rst_mig_7series_0_100M_1.vhd" \
"../../../bd/eth1/ip/eth1_axi_smc_1/bd_0/ip/ip_1/sim/bd_e73a_psr0_0.vhd" \
"../../../bd/eth1/ip/eth1_axi_smc_1/bd_0/ip/ip_2/sim/bd_e73a_psr_aclk_0.vhd" \
"../../../bd/eth1/ip/eth1_axi_smc_1/bd_0/ip/ip_3/sim/bd_e73a_psr_aclk1_0.vhd" \
"../../../bd/eth1/ip/eth1_rst_mig_7series_0_200M_3/sim/eth1_rst_mig_7series_0_200M_3.vhd" \
"../../../bd/eth1/ip/eth1_axi_uartlite_0_0/sim/eth1_axi_uartlite_0_0.vhd" \
"../../../bd/eth1/ip/eth1_axi_timer_0_0/sim/eth1_axi_timer_0_0.vhd" \
"../../../bd/eth1/ip/eth1_axi_ethernet_0_0/bd_0/ip/ip_0/sim/bd_d93c_eth_buf_0.vhd" \
"../../../bd/eth1/ip/eth1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_d93c_mac_0_axi4_lite_ipif_top.vhd" \
"../../../bd/eth1/ip/eth1_axi_ethernet_0_0/bd_0/ip/ip_2/sim/bd_d93c_c_shift_ram_0_0.vhd" \
"../../../bd/eth1/ip/eth1_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_d93c_c_counter_binary_0_0.vhd" \
"../../../bd/eth1/ip/eth1_axi_ethernet_0_dma_0/sim/eth1_axi_ethernet_0_dma_0.vhd" \

nosort
