// Seed: 3285868504
module module_0 (
    input supply1 id_0
);
  id_2 :
  assert property (@(posedge 1'b0) id_2) begin : LABEL_0
    #1 begin : LABEL_1
      id_2 <= 1;
      $signed(55);
      ;
    end
    id_2 <= #1 id_0;
  end
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1#(
        .id_11(1),
        .id_12(1)
    ),
    input tri id_2,
    inout tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input wor id_6[1 : -1],
    input wand id_7,
    input wor id_8,
    input supply1 id_9
);
  logic id_13;
  ;
  wire id_14, id_15;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_2 = 0;
  wire id_16;
endmodule
