# systemverilog-fundamentals
Practical SystemVerilog and Verilog code repository showcasing foundational learning and early experimentation.

**Author:** Russel Sofia

## Overview

1. Digital Design with SystemVerilog HDL  
2. Verilog Lint Essentials for RTL Design Engineer  
3. Verification Series Part 1 to 7  
4. Communication Series Part 1 and 2  
5. FPGA Timings Part 1: Static Timing Analysis (STA) and Part 2: Clock Domain Crossing (CDC)  
6. Building SDRAM Controller in Verilog from Scratch  
7. PyUVM Series Part 1 to 4

---

## 1. Digital Design with SystemVerilog HDL

- Implementation of basic Digital Building Blocks: MUX, Priority Encoder, ALU, Registers and Counters, FSMs, Memory Design, Serial Communication Projects**

## 2. Verilog Lint Essentials for RTL Design Engineer

## 3. Verification Series

- Verification Series Part 1: SystemVerilog Essentials  
- Verification Series Part 2: Hands-On SystemVerilog Projects  
- Verification Series Part 3: UVM Essentials  
- Verification Series Part 4: UVM Projects  
- Verification Series Part 5: UVM RAL Essentials  
- Verification Series Part 6: SystemVerilog Essentials  
- Verification Series Part 7: SystemVerilog Essentials  

## 4. Communication Series in Verilog

- Part 1: UART, SPI and I2C
- Part 2: AMBA APB
- Part 3: AMBA AXI

## 5. FPGA Timings with Vivado 2024

- Part 1: Static Timing Analysis (STA)  
- Part 2: Clock Domain Crossing (CDC)

## 6. Building SDRAM Controller in Verilog from Scratch

## 7. PyUVM Series Part 1 to 4

---

### Extra Resources

- [ChipVerify UVM Tutorials](https://www.chipverify.com/tutorials/uvm)
