$date
   Wed Jul  2 17:22:08 2025
$end

$version
  2025.1.0
$end

$timescale
  1ps
$end

$scope module all_mod_tb.dut.uart_tx_inst $end
$var port 1 <0 clk $end
$var port 1 <1 rst $end
$var port 1 <2 baud_pulse $end
$var port 1 <3 pen $end
$var port 1 <4 thre $end
$var port 1 <5 stb $end
$var port 1 <6 sticky_parity $end
$var port 1 <7 eps $end
$var port 1 <8 set_break $end
$var port [7:0] <9 din $end
$var port [1:0] <10 wls $end
$var port 1 <11 pop $end
$var port 1 <12 sreg_empty $end
$var port 1 <13 tx $end
$upscope $end
$enddefinitions $end

#0
$dumpports
pN 6 6 <0
pN 6 6 <1
pNN 66 66 <10
pX 6 6 <11
pX 6 6 <12
pX 6 6 <13
pN 6 6 <2
pN 6 6 <3
pN 6 6 <4
pN 6 6 <5
pN 6 6 <6
pN 6 6 <7
pN 6 6 <8
pNNNNNNNN 66666666 66666666 <9
$end

$vcdclose
#0
$end
