// Seed: 3834444506
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  wire id_2
    , id_4
);
  wire id_5;
  tri0 id_6 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    output logic id_2
    , id_7,
    input  tri1  id_3
    , id_8,
    output uwire id_4,
    output tri0  id_5
);
  wire id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0
  );
  always @(posedge id_3 or negedge -1) begin : LABEL_0
    id_2 <= -1;
  end
  initial id_1 <= -1'b0 - id_7;
endmodule
