 
****************************************
Report : area
Design : SEC_DAEC_TAEC_encoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 18:05:40 2023
****************************************

Library(s) Used:

    um28nchslogl35hsl140f_ssgwc0p9v125c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db)

Number of ports:                          136
Number of nets:                           135
Number of cells:                           71
Number of combinational cells:             71
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          3
Number of references:                       4

Combinational area:                 94.247999
Buf/Inv area:                        1.008000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                    94.247999
Total area:                 undefined

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
SEC_DAEC_TAEC_encoder               94.2480    100.0   94.2480     0.0000  0.0000  SEC_DAEC_TAEC_encoder
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                  94.2480     0.0000  0.0000

1
