/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan 31 08:26:14 2018
 *                 Full Compile MD5 Checksum  36fa557b9d77d63cdc0ac87283c01f75
 *                     (minus title and desc)
 *                 MD5 Checksum               d14349ac677c3700db0dee99eabdc617
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1963
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              r_1979/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL r_1979/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_LEAP_HOST_L2_1_H__
#define BCHP_LEAP_HOST_L2_1_H__

/***************************************************************************
 *LEAP_HOST_L2_1 - L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_LEAP_HOST_L2_1_STATUS0              0x03000800 /* [RO][32] Host Interrupt Status Register */
#define BCHP_LEAP_HOST_L2_1_SET0                 0x03000804 /* [WO][32] Host Interrupt Set Register */
#define BCHP_LEAP_HOST_L2_1_CLEAR0               0x03000808 /* [WO][32] Host Interrupt Clear Register */
#define BCHP_LEAP_HOST_L2_1_MASK_STATUS0         0x0300080c /* [RO][32] Host Interrupt Mask Status Register */
#define BCHP_LEAP_HOST_L2_1_MASK_SET0            0x03000810 /* [WO][32] Host Interrupt Mask Set Register */
#define BCHP_LEAP_HOST_L2_1_MASK_CLEAR0          0x03000814 /* [WO][32] Host Interrupt Mask Clear Register */
#define BCHP_LEAP_HOST_L2_1_STATUS1              0x03000818 /* [RO][32] Host Interrupt Status Register */
#define BCHP_LEAP_HOST_L2_1_SET1                 0x0300081c /* [WO][32] Host Interrupt Set Register */
#define BCHP_LEAP_HOST_L2_1_CLEAR1               0x03000820 /* [WO][32] Host Interrupt Clear Register */
#define BCHP_LEAP_HOST_L2_1_MASK_STATUS1         0x03000824 /* [RO][32] Host Interrupt Mask Status Register */
#define BCHP_LEAP_HOST_L2_1_MASK_SET1            0x03000828 /* [WO][32] Host Interrupt Mask Set Register */
#define BCHP_LEAP_HOST_L2_1_MASK_CLEAR1          0x0300082c /* [WO][32] Host Interrupt Mask Clear Register */

/***************************************************************************
 *STATUS0 - Host Interrupt Status Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: STATUS0 :: IRQ_STATUS [31:00] */
#define BCHP_LEAP_HOST_L2_1_STATUS0_IRQ_STATUS_MASK                0xffffffff
#define BCHP_LEAP_HOST_L2_1_STATUS0_IRQ_STATUS_SHIFT               0
#define BCHP_LEAP_HOST_L2_1_STATUS0_IRQ_STATUS_DEFAULT             0x00000000

/***************************************************************************
 *SET0 - Host Interrupt Set Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: SET0 :: IRQ_SET [31:00] */
#define BCHP_LEAP_HOST_L2_1_SET0_IRQ_SET_MASK                      0xffffffff
#define BCHP_LEAP_HOST_L2_1_SET0_IRQ_SET_SHIFT                     0

/***************************************************************************
 *CLEAR0 - Host Interrupt Clear Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: CLEAR0 :: IRQ_CLEAR [31:00] */
#define BCHP_LEAP_HOST_L2_1_CLEAR0_IRQ_CLEAR_MASK                  0xffffffff
#define BCHP_LEAP_HOST_L2_1_CLEAR0_IRQ_CLEAR_SHIFT                 0

/***************************************************************************
 *MASK_STATUS0 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: MASK_STATUS0 :: MASK_STATUS [31:00] */
#define BCHP_LEAP_HOST_L2_1_MASK_STATUS0_MASK_STATUS_MASK          0xffffffff
#define BCHP_LEAP_HOST_L2_1_MASK_STATUS0_MASK_STATUS_SHIFT         0
#define BCHP_LEAP_HOST_L2_1_MASK_STATUS0_MASK_STATUS_DEFAULT       0xffffffff

/***************************************************************************
 *MASK_SET0 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: MASK_SET0 :: MASK_SET [31:00] */
#define BCHP_LEAP_HOST_L2_1_MASK_SET0_MASK_SET_MASK                0xffffffff
#define BCHP_LEAP_HOST_L2_1_MASK_SET0_MASK_SET_SHIFT               0

/***************************************************************************
 *MASK_CLEAR0 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: MASK_CLEAR0 :: MASK_CLEAR [31:00] */
#define BCHP_LEAP_HOST_L2_1_MASK_CLEAR0_MASK_CLEAR_MASK            0xffffffff
#define BCHP_LEAP_HOST_L2_1_MASK_CLEAR0_MASK_CLEAR_SHIFT           0

/***************************************************************************
 *STATUS1 - Host Interrupt Status Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: STATUS1 :: IRQ_STATUS [31:00] */
#define BCHP_LEAP_HOST_L2_1_STATUS1_IRQ_STATUS_MASK                0xffffffff
#define BCHP_LEAP_HOST_L2_1_STATUS1_IRQ_STATUS_SHIFT               0
#define BCHP_LEAP_HOST_L2_1_STATUS1_IRQ_STATUS_DEFAULT             0x00000000

/***************************************************************************
 *SET1 - Host Interrupt Set Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: SET1 :: IRQ_SET [31:00] */
#define BCHP_LEAP_HOST_L2_1_SET1_IRQ_SET_MASK                      0xffffffff
#define BCHP_LEAP_HOST_L2_1_SET1_IRQ_SET_SHIFT                     0

/***************************************************************************
 *CLEAR1 - Host Interrupt Clear Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: CLEAR1 :: IRQ_CLEAR [31:00] */
#define BCHP_LEAP_HOST_L2_1_CLEAR1_IRQ_CLEAR_MASK                  0xffffffff
#define BCHP_LEAP_HOST_L2_1_CLEAR1_IRQ_CLEAR_SHIFT                 0

/***************************************************************************
 *MASK_STATUS1 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: MASK_STATUS1 :: MASK_STATUS [31:00] */
#define BCHP_LEAP_HOST_L2_1_MASK_STATUS1_MASK_STATUS_MASK          0xffffffff
#define BCHP_LEAP_HOST_L2_1_MASK_STATUS1_MASK_STATUS_SHIFT         0
#define BCHP_LEAP_HOST_L2_1_MASK_STATUS1_MASK_STATUS_DEFAULT       0xffffffff

/***************************************************************************
 *MASK_SET1 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: MASK_SET1 :: MASK_SET [31:00] */
#define BCHP_LEAP_HOST_L2_1_MASK_SET1_MASK_SET_MASK                0xffffffff
#define BCHP_LEAP_HOST_L2_1_MASK_SET1_MASK_SET_SHIFT               0

/***************************************************************************
 *MASK_CLEAR1 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* LEAP_HOST_L2_1 :: MASK_CLEAR1 :: MASK_CLEAR [31:00] */
#define BCHP_LEAP_HOST_L2_1_MASK_CLEAR1_MASK_CLEAR_MASK            0xffffffff
#define BCHP_LEAP_HOST_L2_1_MASK_CLEAR1_MASK_CLEAR_SHIFT           0

#endif /* #ifndef BCHP_LEAP_HOST_L2_1_H__ */

/* End of File */
