// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_HH_
#define _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s.h"

namespace ap_rtl {

struct compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s : public sc_module {
    // Port declarations 62
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > in_elem_data_0_V_read;
    sc_in< sc_lv<16> > in_elem_data_1_V_read;
    sc_in< sc_lv<16> > in_elem_data_2_V_read;
    sc_in< sc_lv<16> > in_elem_data_3_V_read;
    sc_in< sc_lv<16> > in_elem_data_4_V_read;
    sc_in< sc_lv<16> > in_elem_data_5_V_read;
    sc_in< sc_lv<16> > in_elem_data_6_V_read;
    sc_in< sc_lv<16> > in_elem_data_7_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;


    // Module declarations
    compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s(sc_module_name name);
    SC_HAS_PROCESS(compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s);

    ~compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s();

    sc_trace_file* mVcdFile;

    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377;
    shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s* call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > kernel_data_V_4_8;
    sc_signal< sc_lv<16> > kernel_data_V_4_9;
    sc_signal< sc_lv<16> > kernel_data_V_4_10;
    sc_signal< sc_lv<16> > kernel_data_V_4_11;
    sc_signal< sc_lv<16> > kernel_data_V_4_12;
    sc_signal< sc_lv<16> > kernel_data_V_4_13;
    sc_signal< sc_lv<16> > kernel_data_V_4_14;
    sc_signal< sc_lv<16> > kernel_data_V_4_15;
    sc_signal< sc_lv<16> > kernel_data_V_4_16;
    sc_signal< sc_lv<16> > kernel_data_V_4_17;
    sc_signal< sc_lv<16> > kernel_data_V_4_18;
    sc_signal< sc_lv<16> > kernel_data_V_4_19;
    sc_signal< sc_lv<16> > kernel_data_V_4_20;
    sc_signal< sc_lv<16> > kernel_data_V_4_21;
    sc_signal< sc_lv<16> > kernel_data_V_4_22;
    sc_signal< sc_lv<16> > kernel_data_V_4_23;
    sc_signal< sc_lv<16> > kernel_data_V_4_32;
    sc_signal< sc_lv<16> > kernel_data_V_4_33;
    sc_signal< sc_lv<16> > kernel_data_V_4_34;
    sc_signal< sc_lv<16> > kernel_data_V_4_35;
    sc_signal< sc_lv<16> > kernel_data_V_4_36;
    sc_signal< sc_lv<16> > kernel_data_V_4_37;
    sc_signal< sc_lv<16> > kernel_data_V_4_38;
    sc_signal< sc_lv<16> > kernel_data_V_4_39;
    sc_signal< sc_lv<16> > kernel_data_V_4_40;
    sc_signal< sc_lv<16> > kernel_data_V_4_41;
    sc_signal< sc_lv<16> > kernel_data_V_4_42;
    sc_signal< sc_lv<16> > kernel_data_V_4_43;
    sc_signal< sc_lv<16> > kernel_data_V_4_44;
    sc_signal< sc_lv<16> > kernel_data_V_4_45;
    sc_signal< sc_lv<16> > kernel_data_V_4_46;
    sc_signal< sc_lv<16> > kernel_data_V_4_47;
    sc_signal< sc_lv<16> > kernel_data_V_4_56;
    sc_signal< sc_lv<16> > kernel_data_V_4_57;
    sc_signal< sc_lv<16> > kernel_data_V_4_58;
    sc_signal< sc_lv<16> > kernel_data_V_4_59;
    sc_signal< sc_lv<16> > kernel_data_V_4_60;
    sc_signal< sc_lv<16> > kernel_data_V_4_61;
    sc_signal< sc_lv<16> > kernel_data_V_4_62;
    sc_signal< sc_lv<16> > kernel_data_V_4_63;
    sc_signal< sc_lv<16> > kernel_data_V_4_64;
    sc_signal< sc_lv<16> > kernel_data_V_4_65;
    sc_signal< sc_lv<16> > kernel_data_V_4_66;
    sc_signal< sc_lv<16> > kernel_data_V_4_67;
    sc_signal< sc_lv<16> > kernel_data_V_4_68;
    sc_signal< sc_lv<16> > kernel_data_V_4_69;
    sc_signal< sc_lv<16> > kernel_data_V_4_70;
    sc_signal< sc_lv<16> > kernel_data_V_4_71;
    sc_signal< sc_lv<16> > kernel_data_V_4_0;
    sc_signal< sc_lv<16> > kernel_data_V_4_1;
    sc_signal< sc_lv<16> > kernel_data_V_4_2;
    sc_signal< sc_lv<16> > kernel_data_V_4_3;
    sc_signal< sc_lv<16> > kernel_data_V_4_4;
    sc_signal< sc_lv<16> > kernel_data_V_4_5;
    sc_signal< sc_lv<16> > kernel_data_V_4_6;
    sc_signal< sc_lv<16> > kernel_data_V_4_7;
    sc_signal< sc_lv<16> > kernel_data_V_4_24;
    sc_signal< sc_lv<16> > kernel_data_V_4_25;
    sc_signal< sc_lv<16> > kernel_data_V_4_26;
    sc_signal< sc_lv<16> > kernel_data_V_4_27;
    sc_signal< sc_lv<16> > kernel_data_V_4_28;
    sc_signal< sc_lv<16> > kernel_data_V_4_29;
    sc_signal< sc_lv<16> > kernel_data_V_4_30;
    sc_signal< sc_lv<16> > kernel_data_V_4_31;
    sc_signal< sc_lv<16> > kernel_data_V_4_48;
    sc_signal< sc_lv<16> > kernel_data_V_4_49;
    sc_signal< sc_lv<16> > kernel_data_V_4_50;
    sc_signal< sc_lv<16> > kernel_data_V_4_51;
    sc_signal< sc_lv<16> > kernel_data_V_4_52;
    sc_signal< sc_lv<16> > kernel_data_V_4_53;
    sc_signal< sc_lv<16> > kernel_data_V_4_54;
    sc_signal< sc_lv<16> > kernel_data_V_4_55;
    sc_signal< sc_lv<32> > sX_5;
    sc_signal< sc_lv<32> > sY_5;
    sc_signal< sc_lv<32> > pY_5;
    sc_signal< sc_lv<32> > pX_5;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > and_ln284_4_reg_1864;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_lv<32> > sX_5_load_reg_1832;
    sc_signal< sc_lv<1> > icmp_ln284_fu_1593_p2;
    sc_signal< sc_lv<1> > icmp_ln284_reg_1837;
    sc_signal< sc_lv<32> > sY_5_load_reg_1842;
    sc_signal< sc_lv<1> > icmp_ln284_4_fu_1603_p2;
    sc_signal< sc_lv<1> > icmp_ln284_4_reg_1847;
    sc_signal< sc_lv<32> > pY_5_load_reg_1852;
    sc_signal< sc_lv<32> > pX_5_load_reg_1858;
    sc_signal< sc_lv<1> > and_ln284_4_fu_1661_p2;
    sc_signal< sc_lv<1> > icmp_ln303_fu_1747_p2;
    sc_signal< sc_lv<1> > icmp_ln303_reg_1868;
    sc_signal< sc_logic > io_acc_block_signal_op254;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_ready;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_done;
    sc_signal< bool > ap_block_state3_on_subcall_done;
    sc_signal< sc_lv<32> > select_ln318_fu_1768_p3;
    sc_signal< sc_lv<32> > select_ln318_reg_1872;
    sc_signal< sc_lv<1> > icmp_ln307_fu_1787_p2;
    sc_signal< sc_lv<1> > icmp_ln307_reg_1877;
    sc_signal< sc_lv<32> > select_ln313_fu_1808_p3;
    sc_signal< sc_lv<32> > select_ln313_reg_1881;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_idle;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_15;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_start;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_done;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_idle;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_15;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_16;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_17;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_18;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_19;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_20;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_21;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_22;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_23;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_24;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_25;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_26;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_27;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_28;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_29;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_30;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_31;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_32;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_33;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_34;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_35;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_36;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_37;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_38;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_39;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_40;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_41;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_42;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_43;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_44;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_45;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_46;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_47;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_48;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_49;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_50;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_51;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_52;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_53;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_54;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_55;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_56;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_57;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_58;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_59;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_60;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_61;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_62;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_63;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_64;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_65;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_66;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_67;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_68;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_69;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_70;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_71;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_phi_fu_370_p4;
    sc_signal< sc_lv<32> > storemerge_reg_366;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > add_ln311_fu_1792_p2;
    sc_signal< sc_lv<32> > add_ln316_fu_1752_p2;
    sc_signal< sc_lv<31> > tmp_12_fu_1613_p4;
    sc_signal< sc_lv<31> > tmp_13_fu_1633_p4;
    sc_signal< sc_lv<1> > icmp_ln284_15_fu_1623_p2;
    sc_signal< sc_lv<1> > icmp_ln284_16_fu_1643_p2;
    sc_signal< sc_lv<1> > and_ln284_3_fu_1655_p2;
    sc_signal< sc_lv<1> > and_ln284_fu_1649_p2;
    sc_signal< sc_lv<32> > add_ln318_fu_1763_p2;
    sc_signal< sc_lv<32> > add_ln313_fu_1803_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_condition_228;
    sc_signal< bool > ap_condition_237;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln311_fu_1792_p2();
    void thread_add_ln313_fu_1803_p2();
    void thread_add_ln316_fu_1752_p2();
    void thread_add_ln318_fu_1763_p2();
    void thread_and_ln284_3_fu_1655_p2();
    void thread_and_ln284_4_fu_1661_p2();
    void thread_and_ln284_fu_1649_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state3();
    void thread_ap_block_state3_on_subcall_done();
    void thread_ap_condition_228();
    void thread_ap_condition_237();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_storemerge_phi_fu_370_p4();
    void thread_ap_ready();
    void thread_call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_start();
    void thread_grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start();
    void thread_icmp_ln284_15_fu_1623_p2();
    void thread_icmp_ln284_16_fu_1643_p2();
    void thread_icmp_ln284_4_fu_1603_p2();
    void thread_icmp_ln284_fu_1593_p2();
    void thread_icmp_ln303_fu_1747_p2();
    void thread_icmp_ln307_fu_1787_p2();
    void thread_io_acc_block_signal_op254();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_select_ln313_fu_1808_p3();
    void thread_select_ln318_fu_1768_p3();
    void thread_tmp_12_fu_1613_p4();
    void thread_tmp_13_fu_1633_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
