# Reading E:/Quartus II 13/modelsim_ase/tcl/vsim/pref.tcl 
# do FPGA_oscilloscope_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\Quartus II 13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\Quartus II 13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Graduation\ Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src {E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Uart
# 
# Top level modules:
# 	Uart
# vlog -vlog01compat -work work +incdir+E:/Graduation\ Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src {E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FPGA_oscilloscope
# 
# Top level modules:
# 	FPGA_oscilloscope
# vlog -vlog01compat -work work +incdir+E:/Graduation\ Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP {E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ADC0_FIFO
# 
# Top level modules:
# 	ADC0_FIFO
# vlog -vlog01compat -work work +incdir+E:/Graduation\ Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src {E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ADC0_drive
# 
# Top level modules:
# 	ADC0_drive
# 
# vlog -vlog01compat -work work +incdir+E:/Graduation\ Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src {E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FPGA_oscilloscope_tb
# 
# Top level modules:
# 	FPGA_oscilloscope_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  FPGA_oscilloscope_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps FPGA_oscilloscope_tb 
# Loading work.FPGA_oscilloscope_tb
# Loading work.FPGA_oscilloscope
# Loading work.ADC0_drive
# Loading work.ADC0_FIFO
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.Uart
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module FPGA_oscilloscope_tb at E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope_tb.v line 63
# Simulation Breakpoint: Break in Module FPGA_oscilloscope_tb at E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope_tb.v line 63
# MACRO ./FPGA_oscilloscope_run_msim_rtl_verilog.do PAUSED at line 20
