TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened new HwDB with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-11-14.02:47:12::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level"
		}]
}
TRACE::2023-11-14.02:47:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-11-14.02:47:12::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-11-14.02:47:12::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level"
		}]
}
TRACE::2023-11-14.02:47:12::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level"
		}]
}
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-14.02:47:12::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::mss does not exists at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::Creating sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::Adding the swdes entry, created swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::Writing mss at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:12::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-11-14.02:47:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-11-14.02:47:12::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:12::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-11-14.02:47:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.02:47:13::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-14.02:47:13::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.02:47:13::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.02:47:13::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.02:47:13::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.02:47:13::SCWSystem::Not a boot domain 
LOG::2023-11-14.02:47:13::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.02:47:13::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.02:47:13::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.02:47:13::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.02:47:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.02:47:13::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2023-11-14.02:47:13::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-14.02:47:13::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.02:47:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.02:47:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.02:47:13::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.02:47:13::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.02:47:13::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.02:47:13::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.02:47:13::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.02:47:13::SCWSystem::dir created 
TRACE::2023-11-14.02:47:13::SCWSystem::Writing the bif 
TRACE::2023-11-14.02:47:13::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.02:47:13::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.02:47:13::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.02:47:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.02:47:13::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:13::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:13::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:13::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:13::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:13::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:13::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:13::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-14.02:47:13::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.02:47:13::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.02:47:13::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.02:47:13::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.02:47:14::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.02:47:14::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.02:47:14::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.02:47:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.02:47:14::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-14.02:47:14::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-14.02:47:14::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.02:47:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.02:47:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.02:47:14::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.02:47:14::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.02:47:14::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.02:47:14::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.02:47:14::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.02:47:14::SCWSystem::dir created 
TRACE::2023-11-14.02:47:14::SCWSystem::Writing the bif 
TRACE::2023-11-14.02:47:14::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.02:47:14::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.02:47:14::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.02:47:14::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:14::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:14::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:14::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:14::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:14::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:14::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.02:47:14::SCWPlatform::updated the xpfm file.
LOG::2023-11-14.02:47:55::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.02:47:55::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.02:47:55::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.02:47:55::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.02:47:55::SCWSystem::Not a boot domain 
LOG::2023-11-14.02:47:55::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.02:47:55::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.02:47:55::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.02:47:55::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.02:47:55::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:55::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:55::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:55::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:55::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:55::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:55::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:55::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:55::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:55::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:47:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.02:47:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.02:47:55::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-14.02:47:55::SCWMssOS::doing bsp build ... 
TRACE::2023-11-14.02:47:55::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-14.02:47:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-14.02:47:56::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-14.02:47:56::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.02:47:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.02:47:56::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-14.02:47:56::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-14.02:47:56::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.02:47:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.02:47:56::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-14.02:47:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-14.02:47:56::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:47:56::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:47:56::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:47:56::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-14.02:47:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-14.02:47:56::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:47:56::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.02:47:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.02:47:56::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:47:56::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.02:47:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.02:47:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.02:47:56::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:47:57::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-14.02:47:57::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-14.02:47:57::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-14.02:47:57::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-14.02:47:57::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-14.02:47:57::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-14.02:47:57::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-14.02:47:57::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-14.02:47:57::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-14.02:47:57::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-14.02:47:57::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-14.02:47:57::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-14.02:47:57::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-14.02:47:57::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-14.02:47:57::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-14.02:47:57::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-14.02:47:57::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-14.02:47:57::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-14.02:47:57::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-14.02:47:57::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-14.02:47:57::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-14.02:47:57::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-14.02:47:57::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-14.02:47:57::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-14.02:47:57::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-14.02:47:57::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-14.02:47:57::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-14.02:47:57::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-14.02:47:57::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-14.02:47:57::SCWMssOS::'Finished building libraries'

TRACE::2023-11-14.02:47:57::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.02:47:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.02:47:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.02:47:58::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.02:47:58::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.02:47:58::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.02:47:58::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.02:47:58::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.02:47:58::SCWSystem::dir created 
TRACE::2023-11-14.02:47:58::SCWSystem::Writing the bif 
TRACE::2023-11-14.02:47:58::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.02:47:58::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.02:47:58::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.02:47:58::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:47:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:47:58::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.02:47:58::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:47:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:47:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:47:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:47:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:47:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:47:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:20::SCWMssOS::cleaning the bsp 
TRACE::2023-11-14.02:48:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-14.02:48:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-14.02:48:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-14.02:48:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-14.02:48:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-11-14.02:48:27::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.02:48:27::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.02:48:27::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.02:48:27::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.02:48:27::SCWSystem::Not a boot domain 
LOG::2023-11-14.02:48:27::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.02:48:27::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.02:48:27::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.02:48:27::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.02:48:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:27::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:27::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:27::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.02:48:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.02:48:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.02:48:27::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-14.02:48:27::SCWMssOS::doing bsp build ... 
TRACE::2023-11-14.02:48:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-14.02:48:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-14.02:48:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-14.02:48:27::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.02:48:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.02:48:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-14.02:48:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-14.02:48:27::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.02:48:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.02:48:27::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-14.02:48:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-14.02:48:27::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:48:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:48:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:48:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:48:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:48:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:48:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-14.02:48:27::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-14.02:48:27::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.02:48:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.02:48:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.02:48:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.02:48:27::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.02:48:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.02:48:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.02:48:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.02:48:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.02:48:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.02:48:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-14.02:48:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-14.02:48:28::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-14.02:48:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-14.02:48:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-14.02:48:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-14.02:48:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-14.02:48:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-14.02:48:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-14.02:48:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-14.02:48:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-14.02:48:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-14.02:48:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-14.02:48:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-14.02:48:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-14.02:48:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-14.02:48:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-14.02:48:28::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-14.02:48:28::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-14.02:48:28::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-14.02:48:28::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-14.02:48:28::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-14.02:48:28::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-14.02:48:28::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-14.02:48:28::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-14.02:48:28::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-14.02:48:28::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-14.02:48:28::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-14.02:48:28::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-14.02:48:28::SCWMssOS::'Finished building libraries'

TRACE::2023-11-14.02:48:28::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.02:48:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.02:48:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.02:48:28::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.02:48:28::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.02:48:28::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.02:48:28::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.02:48:28::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.02:48:28::SCWSystem::dir created 
TRACE::2023-11-14.02:48:28::SCWSystem::Writing the bif 
TRACE::2023-11-14.02:48:28::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.02:48:28::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.02:48:28::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.02:48:28::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.02:48:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.02:48:28::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:28::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:28::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:28::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:28::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:28::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.02:48:28::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.02:48:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.02:48:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.02:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.02:48:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_0
TRACE::2023-11-14.02:48:29::SCWPlatform::Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.02:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.02:48:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.02:48:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.02:48:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened new HwDB with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-14.03:43:47::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-14.03:43:47::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-14.03:43:47::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.03:43:47::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-14.03:43:47::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.03:43:47::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.03:43:47::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:43:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-14.03:43:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:47::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:47::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:47::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:43:47::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:47::SCWReader::No isolation master present  
TRACE::2023-11-14.03:43:47::SCWMssOS::cleaning the bsp 
TRACE::2023-11-14.03:43:47::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s clean 

TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s clean 

TRACE::2023-11-14.03:43:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s clean 

TRACE::2023-11-14.03:43:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2023-11-14.03:43:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s clean 

TRACE::2023-11-14.03:43:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s clean 

TRACE::2023-11-14.03:43:48::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-11-14.03:43:51::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.03:43:51::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.03:43:51::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.03:43:51::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.03:43:51::SCWSystem::Not a boot domain 
LOG::2023-11-14.03:43:51::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.03:43:51::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.03:43:51::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.03:43:51::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.03:43:51::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:51::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:51::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:51::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:51::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:51::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:51::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:51::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:43:51::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:51::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.03:43:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-14.03:43:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-14.03:43:51::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-11-14.03:43:51::SCWMssOS::doing bsp build ... 
TRACE::2023-11-14.03:43:51::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-14.03:43:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-14.03:43:51::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-14.03:43:51::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.03:43:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.03:43:51::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:51::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-14.03:43:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-14.03:43:51::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.03:43:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.03:43:51::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.03:43:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-14.03:43:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-14.03:43:51::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:43:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:43:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:43:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-14.03:43:52::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-14.03:43:52::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:43:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:43:52::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.03:43:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.03:43:52::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:43:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:43:52::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.03:43:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.03:43:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.03:43:52::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:43:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-14.03:43:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-14.03:43:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-14.03:43:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-14.03:43:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-14.03:43:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-14.03:43:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-14.03:43:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-14.03:43:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-14.03:43:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-14.03:43:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-14.03:43:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-14.03:43:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-14.03:43:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-14.03:43:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-14.03:43:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-14.03:43:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-14.03:43:53::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-14.03:43:53::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-14.03:43:53::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-14.03:43:53::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-14.03:43:53::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-14.03:43:53::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-14.03:43:53::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-14.03:43:53::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-14.03:43:53::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-14.03:43:53::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-14.03:43:53::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-14.03:43:53::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-14.03:43:53::SCWMssOS::'Finished building libraries'

TRACE::2023-11-14.03:43:53::SCWMssOS::Copying to export directory.
TRACE::2023-11-14.03:43:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.03:43:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.03:43:53::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.03:43:53::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.03:43:53::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.03:43:53::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.03:43:53::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.03:43:53::SCWSystem::dir created 
TRACE::2023-11-14.03:43:53::SCWSystem::Writing the bif 
TRACE::2023-11-14.03:43:53::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.03:43:53::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.03:43:53::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.03:43:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.03:43:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.03:43:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:43:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:53::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:43:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:53::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.03:43:53::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.03:43:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:43:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:43:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:43:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_7
TRACE::2023-11-14.03:43:53::SCWPlatform::Opened existing hwdb Final_Top_Level_7
TRACE::2023-11-14.03:43:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:43:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:43:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:43:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-14.03:44:52::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.03:44:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-14.03:44:52::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.03:44:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.03:44:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:44:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-14.03:44:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:44:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:52::SCWReader::No isolation master present  
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:54::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-14.03:44:54::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-14.03:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:54::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:44:54::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-14.03:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:54::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-14.03:44:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-14.03:44:54::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:44:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-14.03:44:54::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:54::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:54::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-14.03:44:55::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-14.03:44:55::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.03:44:55::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:55::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:44:55::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:55::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:55::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:55::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:44:55::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:44:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:44:55::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-14.03:44:55::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-14.03:44:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:44:55::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:44:55::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:44:55::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-14.03:45:00::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-14.03:45:00::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-14.03:45:00::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-14.03:45:00::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-14.03:45:00::SCWSystem::Not a boot domain 
LOG::2023-11-14.03:45:00::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-14.03:45:00::SCWDomain::Generating domain artifcats
TRACE::2023-11-14.03:45:00::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-14.03:45:00::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-14.03:45:00::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:00::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:00::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:00::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:45:00::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:45:00::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-14.03:45:00::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-14.03:45:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:45:00::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:45:00::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:00::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-14.03:45:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:00::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-14.03:45:01::SCWMssOS::doing bsp build ... 
TRACE::2023-11-14.03:45:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-14.03:45:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-14.03:45:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-14.03:45:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-14.03:45:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.03:45:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:01::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.03:45:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:01::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.03:45:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.03:45:02::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-14.03:45:02::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-14.03:45:02::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.03:45:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.03:45:02::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-14.03:45:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-14.03:45:02::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:45:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:45:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:45:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:45:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:45:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:45:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-14.03:45:02::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-14.03:45:02::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-14.03:45:02::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-14.03:45:02::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-14.03:45:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-14.03:45:02::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-14.03:45:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-14.03:45:02::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-14.03:45:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-14.03:45:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-14.03:45:02::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-14.03:45:03::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-14.03:45:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-14.03:45:03::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-14.03:45:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-14.03:45:03::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-14.03:45:03::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-14.03:45:03::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-14.03:45:03::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-14.03:45:03::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-14.03:45:03::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-14.03:45:03::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-14.03:45:03::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-14.03:45:03::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-14.03:45:03::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-14.03:45:03::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-14.03:45:03::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-14.03:45:03::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-14.03:45:03::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-14.03:45:03::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-14.03:45:03::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-14.03:45:03::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-14.03:45:03::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-14.03:45:03::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-14.03:45:03::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-14.03:45:03::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-14.03:45:03::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-14.03:45:03::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-14.03:45:03::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-14.03:45:03::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-14.03:45:03::SCWMssOS::'Finished building libraries'

TRACE::2023-11-14.03:45:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-14.03:45:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-14.03:45:03::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-14.03:45:03::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-14.03:45:03::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-14.03:45:03::SCWPlatform::Started preparing the platform 
TRACE::2023-11-14.03:45:03::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-14.03:45:03::SCWSystem::dir created 
TRACE::2023-11-14.03:45:03::SCWSystem::Writing the bif 
TRACE::2023-11-14.03:45:03::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-14.03:45:03::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-14.03:45:03::SCWPlatform::Completed generating the platform
TRACE::2023-11-14.03:45:03::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-14.03:45:03::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWMssOS::Commit changes completed.
TRACE::2023-11-14.03:45:03::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:45:03::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:45:03::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-14.03:45:03::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-14.03:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:45:03::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:45:03::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-14.03:45:03::SCWPlatform::updated the xpfm file.
TRACE::2023-11-14.03:45:03::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-14.03:45:03::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-14.03:45:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-14.03:45:03::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-14.03:45:03::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-14.03:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-14.03:45:03::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-14.03:45:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-14.03:45:03::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:33::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:33::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:33::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:33::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:33::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.21:21:35::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:21:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.21:21:35::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:21:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:21:35::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.21:21:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:35::SCWReader::No isolation master present  
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:21:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:21:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:21:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.21:21:37::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.21:21:37::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.21:21:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:21:37::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:21:37::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:37::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.21:21:38::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:21:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:21:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:38::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:38::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:38::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:21:38::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:21:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:38::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:38::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.21:21:38::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:21:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:21:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:21:38::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:21:38::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:21:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:21:38::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:21:38::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:21:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:21:38::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:21:38::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:21:38::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2023-11-15.21:24:12::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.21:24:12::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.21:24:12::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.21:24:12::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.21:24:12::SCWSystem::Not a boot domain 
LOG::2023-11-15.21:24:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.21:24:12::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.21:24:12::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.21:24:12::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.21:24:12::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:12::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:12::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:12::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:24:12::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:24:12::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:24:12::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:24:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:24:12::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.21:24:12::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:24:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.21:24:12::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.21:24:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.21:24:14::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.21:24:14::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.21:24:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.21:24:14::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.21:24:14::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:14::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:14::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:14::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.21:24:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.21:24:14::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:14::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.21:24:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.21:24:14::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.21:24:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.21:24:14::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.21:24:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.21:24:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.21:24:14::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:24:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:24:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:24:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:24:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:24:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:24:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.21:24:15::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.21:24:15::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:24:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:24:15::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.21:24:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.21:24:15::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:24:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:24:15::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.21:24:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.21:24:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.21:24:15::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:24:16::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.21:24:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.21:24:16::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.21:24:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.21:24:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.21:24:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.21:24:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.21:24:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.21:24:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.21:24:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.21:24:16::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.21:24:16::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.21:24:16::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.21:24:16::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.21:24:16::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.21:24:16::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.21:24:16::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.21:24:16::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.21:24:16::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.21:24:16::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.21:24:16::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.21:24:16::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.21:24:16::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.21:24:16::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.21:24:16::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.21:24:16::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.21:24:16::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.21:24:16::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.21:24:16::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.21:24:16::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.21:24:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.21:24:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.21:24:16::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.21:24:16::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.21:24:16::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.21:24:16::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.21:24:16::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.21:24:16::SCWSystem::dir created 
TRACE::2023-11-15.21:24:16::SCWSystem::Writing the bif 
TRACE::2023-11-15.21:24:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.21:24:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.21:24:16::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.21:24:16::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:24:16::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:16::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:24:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:24:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:24:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:24:16::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:24:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:24:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:24:16::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:16::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.21:24:16::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.21:24:17::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:17::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:17::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:17::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:24:17::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:24:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:24:17::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:24:17::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:24:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:24:17::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:24:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:24:17::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.21:37:50::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:37:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.21:37:50::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:37:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:37:50::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:37:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.21:37:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:50::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:50::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:50::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:37:50::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:50::SCWReader::No isolation master present  
TRACE::2023-11-15.21:37:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:52::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.21:37:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:53::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.21:37:53::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:37:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.21:37:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.21:37:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:37:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.21:37:53::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.21:37:53::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.21:37:53::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:37:53::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:53::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:53::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:37:53::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:37:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:53::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:37:53::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:53::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-15.21:37:58::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.21:37:58::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.21:37:58::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.21:37:58::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.21:37:58::SCWSystem::Not a boot domain 
LOG::2023-11-15.21:37:58::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.21:37:58::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.21:37:58::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.21:37:58::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.21:37:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:37:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:37:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:37:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:37:58::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:37:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:37:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:37:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:58::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.21:37:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:37:58::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.21:37:59::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.21:37:59::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.21:37:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.21:37:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.21:37:59::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:37:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:37:59::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:37:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:37:59::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:37:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:37:59::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.21:37:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.21:37:59::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:37:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:37:59::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.21:37:59::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.21:37:59::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.21:37:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.21:37:59::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:37:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.21:37:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.21:37:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.21:37:59::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:38:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:38:00::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:38:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:38:00::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:38:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:38:00::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.21:38:00::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.21:38:00::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.21:38:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.21:38:00::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.21:38:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.21:38:00::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.21:38:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.21:38:00::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.21:38:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.21:38:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.21:38:00::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.21:38:01::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.21:38:01::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.21:38:01::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.21:38:01::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.21:38:01::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.21:38:01::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.21:38:01::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.21:38:01::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.21:38:01::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.21:38:01::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.21:38:01::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.21:38:01::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.21:38:01::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.21:38:01::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.21:38:01::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.21:38:01::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.21:38:01::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.21:38:01::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.21:38:01::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.21:38:01::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.21:38:01::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.21:38:01::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.21:38:01::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.21:38:01::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.21:38:01::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.21:38:01::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.21:38:01::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.21:38:01::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.21:38:01::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.21:38:01::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.21:38:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.21:38:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.21:38:01::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.21:38:01::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.21:38:01::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.21:38:01::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.21:38:01::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.21:38:01::SCWSystem::dir created 
TRACE::2023-11-15.21:38:01::SCWSystem::Writing the bif 
TRACE::2023-11-15.21:38:01::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.21:38:01::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.21:38:01::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.21:38:01::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.21:38:01::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.21:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:38:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:38:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:38:01::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:38:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:38:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.21:38:01::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.21:38:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.21:38:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.21:38:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.21:38:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.21:38:01::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.21:38:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.21:38:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.21:38:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.21:38:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:18:52::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:18:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:18:52::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:18:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:18:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.22:18:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:52::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:52::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:52::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:52::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:52::SCWReader::No isolation master present  
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:57::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:18:57::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:18:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:18:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:18:57::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:18:57::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.22:18:57::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:18:57::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:57::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:57::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:18:57::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:57::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:57::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:57::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.22:18:59::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:18:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:18:59::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:18:59::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:59::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:59::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.22:18:59::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:18:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:18:59::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:18:59::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:18:59::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:18:59::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:18:59::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:18:59::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:18:59::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:18:59::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWPlatform::Clearing the existing platform
TRACE::2023-11-15.22:19:16::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-15.22:19:16::SCWSystem::Clearing the domains completed.
TRACE::2023-11-15.22:19:16::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Removing the HwDB with name C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened new HwDB with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.22:19:16::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.22:19:16::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:19:16::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:19:16::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:19:16::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:19:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:19:16::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:19:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.22:19:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:16::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:16::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:16::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:16::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:16::SCWReader::No isolation master present  
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:18::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_2
TRACE::2023-11-15.22:19:18::SCWPlatform::Opened existing hwdb Final_Top_Level_2
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::update - Opened existing hwdb Final_Top_Level_3
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:19:18::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:19:18::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:19:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:19:18::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:19:18::SCWPlatform::Opened new HwDB with name Final_Top_Level_4
TRACE::2023-11-15.22:19:18::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:19:18::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:18::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:18::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-11-15.22:19:18::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-15.22:19:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:18::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:18::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:18::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-15.22:19:25::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.22:19:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.22:19:25::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.22:19:25::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.22:19:25::SCWSystem::Not a boot domain 
LOG::2023-11-15.22:19:25::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.22:19:25::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.22:19:25::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.22:19:25::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.22:19:25::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:25::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:25::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:25::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:25::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:25::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-11-15.22:19:25::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-15.22:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:25::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:25::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:25::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.22:19:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:25::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.22:19:27::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.22:19:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.22:19:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.22:19:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.22:19:27::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:19:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:19:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.22:19:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.22:19:27::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:19:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:19:27::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.22:19:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.22:19:27::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:19:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:19:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:19:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.22:19:27::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.22:19:27::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:19:27::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:19:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:19:27::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:19:27::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:19:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:19:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:19:27::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:19:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.22:19:29::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.22:19:29::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.22:19:29::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.22:19:29::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.22:19:29::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.22:19:29::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.22:19:29::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.22:19:29::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.22:19:29::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.22:19:29::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.22:19:29::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.22:19:29::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.22:19:29::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.22:19:29::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.22:19:29::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.22:19:29::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.22:19:29::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.22:19:29::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.22:19:29::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.22:19:29::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.22:19:29::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.22:19:29::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.22:19:29::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.22:19:29::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.22:19:29::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.22:19:29::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.22:19:29::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.22:19:29::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.22:19:29::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.22:19:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.22:19:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.22:19:29::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.22:19:29::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.22:19:29::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.22:19:29::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.22:19:29::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.22:19:29::SCWSystem::dir created 
TRACE::2023-11-15.22:19:29::SCWSystem::Writing the bif 
TRACE::2023-11-15.22:19:29::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.22:19:29::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.22:19:29::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.22:19:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:19:29::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:19:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-11-15.22:19:29::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-15.22:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.22:19:29::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.22:19:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:19:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:19:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:19:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_4
TRACE::2023-11-15.22:19:29::SCWPlatform::Opened existing hwdb Final_Top_Level_4
TRACE::2023-11-15.22:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:19:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:19:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:19:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:47:27::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:47:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:47:27::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:47:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:47:27::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:47:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.22:47:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:27::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:27::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:27::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:27::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:27::SCWReader::No isolation master present  
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:29::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:47:29::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:29::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:29::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.22:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:29::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:47:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:47:29::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:47:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:47:29::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:29::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:29::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:47:30::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.22:47:30::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:47:30::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:30::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:47:30::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:30::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:30::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:30::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:30::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:30::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:47:30::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:30::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:30::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:30::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-15.22:47:35::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.22:47:35::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.22:47:35::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.22:47:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.22:47:35::SCWSystem::Not a boot domain 
LOG::2023-11-15.22:47:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.22:47:35::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.22:47:35::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.22:47:35::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.22:47:35::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:35::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:35::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:35::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:35::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:35::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:47:35::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:47:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:35::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:35::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:35::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.22:47:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:36::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.22:47:37::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.22:47:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.22:47:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.22:47:37::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.22:47:37::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:47:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:47:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.22:47:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.22:47:37::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:47:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:47:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.22:47:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.22:47:37::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:47:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:47:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:47:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:47:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:47:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:47:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.22:47:37::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.22:47:37::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:47:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:47:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:47:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:47:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:47:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:47:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:47:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:47:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:47:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:47:38::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.22:47:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.22:47:38::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.22:47:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.22:47:38::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.22:47:38::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.22:47:38::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.22:47:38::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.22:47:38::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.22:47:38::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.22:47:38::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.22:47:38::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.22:47:38::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.22:47:38::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.22:47:38::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.22:47:38::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.22:47:38::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.22:47:38::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.22:47:38::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.22:47:38::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.22:47:38::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.22:47:38::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.22:47:38::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.22:47:38::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.22:47:38::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.22:47:38::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.22:47:38::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.22:47:38::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.22:47:38::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.22:47:38::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.22:47:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.22:47:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.22:47:38::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.22:47:38::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.22:47:38::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.22:47:38::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.22:47:38::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.22:47:38::SCWSystem::dir created 
TRACE::2023-11-15.22:47:38::SCWSystem::Writing the bif 
TRACE::2023-11-15.22:47:38::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.22:47:38::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.22:47:38::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.22:47:38::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:47:38::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:47:38::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:38::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:38::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:38::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:38::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:38::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:47:38::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:47:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:38::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:38::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:38::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.22:47:38::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.22:47:39::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:39::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:39::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:39::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:47:39::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:47:39::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:47:39::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:47:39::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:47:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:47:39::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:56:56::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:56:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:56:56::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:56:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:56:56::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:56:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.22:56:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:56::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:56::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:56::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:56:56::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:56::SCWReader::No isolation master present  
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:58::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.22:56:58::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:56:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:56:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:56:58::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:56:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.22:56:58::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.22:56:58::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.22:56:58::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:56:58::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:56:58::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:56:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:56:58::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:56:58::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:56:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:56:58::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:56:58::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:56:58::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.22:57:01::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:57:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:57:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:57:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:01::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:57:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.22:57:01::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.22:57:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.22:57:01::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:57:01::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:01::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:01::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:01::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:01::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:57:01::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:01::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2023-11-15.22:57:05::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.22:57:05::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.22:57:05::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.22:57:05::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.22:57:05::SCWSystem::Not a boot domain 
LOG::2023-11-15.22:57:05::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.22:57:05::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.22:57:05::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.22:57:05::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.22:57:05::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:05::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:05::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:05::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:05::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:05::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:05::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:05::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.22:57:05::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:57:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.22:57:05::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.22:57:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:05::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.22:57:06::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.22:57:06::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.22:57:06::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.22:57:06::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.22:57:06::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.22:57:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:57:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:06::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:57:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:06::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:57:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:57:07::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.22:57:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.22:57:07::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:57:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:57:07::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.22:57:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.22:57:07::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:57:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:57:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:57:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.22:57:07::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.22:57:07::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.22:57:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.22:57:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.22:57:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.22:57:07::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.22:57:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.22:57:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.22:57:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.22:57:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.22:57:07::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.22:57:08::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.22:57:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.22:57:08::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.22:57:08::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.22:57:08::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.22:57:08::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.22:57:08::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.22:57:08::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.22:57:08::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.22:57:08::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.22:57:08::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.22:57:08::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.22:57:08::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.22:57:08::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.22:57:08::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.22:57:08::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.22:57:08::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.22:57:08::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.22:57:08::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.22:57:08::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.22:57:08::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.22:57:08::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.22:57:08::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.22:57:08::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.22:57:08::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.22:57:08::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.22:57:08::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.22:57:08::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.22:57:08::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.22:57:08::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.22:57:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.22:57:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.22:57:09::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.22:57:09::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.22:57:09::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.22:57:09::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.22:57:09::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.22:57:09::SCWSystem::dir created 
TRACE::2023-11-15.22:57:09::SCWSystem::Writing the bif 
TRACE::2023-11-15.22:57:09::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.22:57:09::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.22:57:09::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.22:57:09::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.22:57:09::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.22:57:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:09::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:09::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:09::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:57:09::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.22:57:09::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.22:57:09::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.22:57:09::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.22:57:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.22:57:09::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.22:57:09::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.22:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.22:57:09::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.22:57:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.22:57:09::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:36::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:36::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:36::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:36::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:36::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened new HwDB with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWReader::Active system found as  Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWReader::Handling sysconfig Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.23:04:37::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.23:04:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.23:04:37::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.23:04:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.23:04:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-15.23:04:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:37::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:37::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:37::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:37::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:37::SCWReader::No isolation master present  
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform location is C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:40::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level
TRACE::2023-11-15.23:04:40::SCWPlatform::Opened existing hwdb Final_Top_Level
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/tempdsa/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::update - Opened existing hwdb Final_Top_Level_0
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.23:04:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.23:04:40::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-11-15.23:04:40::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-15.23:04:40::SCWPlatform::Opened new HwDB with name Final_Top_Level_1
TRACE::2023-11-15.23:04:40::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.23:04:40::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:40::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:40::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:40::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:40::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:40::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:40::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.23:04:45::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.23:04:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.23:04:45::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-15.23:04:45::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-15.23:04:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-15.23:04:45::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:45::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Removing the swdes entry for  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
LOG::2023-11-15.23:04:45::SCWPlatform::Started generating the artifacts platform Final_Top_Level
TRACE::2023-11-15.23:04:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-15.23:04:45::SCWPlatform::Started generating the artifacts for system configuration Final_Top_Level
LOG::2023-11-15.23:04:45::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-11-15.23:04:45::SCWSystem::Not a boot domain 
LOG::2023-11-15.23:04:45::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-11-15.23:04:45::SCWDomain::Generating domain artifcats
TRACE::2023-11-15.23:04:45::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-15.23:04:45::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:45::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:45::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:45::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-15.23:04:45::SCWMssOS::No sw design opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::mss exists loading the mss file  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Opened the sw design from mss  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Adding the swdes entry C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.23:04:45::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-15.23:04:45::SCWMssOS::Opened the sw design.  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::Completed writing the mss file at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-11-15.23:04:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:45::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-11-15.23:04:46::SCWMssOS::doing bsp build ... 
TRACE::2023-11-15.23:04:46::SCWMssOS::System Command Ran  C: & cd  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-11-15.23:04:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-15.23:04:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-15.23:04:46::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.23:04:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.23:04:47::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-11-15.23:04:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2023-11-15.23:04:47::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.23:04:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.23:04:47::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-11-15.23:04:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2023-11-15.23:04:47::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.23:04:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.23:04:47::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.23:04:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.23:04:47::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.23:04:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.23:04:47::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_16/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-15.23:04:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2023-11-15.23:04:47::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_10/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-15.23:04:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2023-11-15.23:04:47::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-15.23:04:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2023-11-15.23:04:47::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_10/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-15.23:04:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2023-11-15.23:04:47::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_8/src"

TRACE::2023-11-15.23:04:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-15.23:04:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2023-11-15.23:04:47::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-11-15.23:04:48::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-15.23:04:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-15.23:04:48::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-15.23:04:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2023-11-15.23:04:48::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2023-11-15.23:04:48::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2023-11-15.23:04:48::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2023-11-15.23:04:48::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2023-11-15.23:04:48::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2023-11-15.23:04:48::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2023-11-15.23:04:48::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2023-11-15.23:04:48::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2023-11-15.23:04:48::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2023-11-15.23:04:48::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2023-11-15.23:04:48::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2023-11-15.23:04:48::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2023-11-15.23:04:48::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2023-11-15.23:04:48::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2023-11-15.23:04:48::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2023-11-15.23:04:48::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2023-11-15.23:04:48::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2023-11-15.23:04:48::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2023-11-15.23:04:48::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2023-11-15.23:04:48::SCWMssOS::e_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi
TRACE::2023-11-15.23:04:48::SCWMssOS::_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o 
TRACE::2023-11-15.23:04:48::SCWMssOS::microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_si
TRACE::2023-11-15.23:04:48::SCWMssOS::nit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_i
TRACE::2023-11-15.23:04:48::SCWMssOS::ntr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/
TRACE::2023-11-15.23:04:48::SCWMssOS::xuartlite_stats.o

TRACE::2023-11-15.23:04:48::SCWMssOS::'Finished building libraries'

TRACE::2023-11-15.23:04:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-15.23:04:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-15.23:04:49::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-11-15.23:04:49::SCWSystem::Completed Processing the sysconfig Final_Top_Level
LOG::2023-11-15.23:04:49::SCWPlatform::Completed generating the artifacts for system configuration Final_Top_Level
TRACE::2023-11-15.23:04:49::SCWPlatform::Started preparing the platform 
TRACE::2023-11-15.23:04:49::SCWSystem::Writing the bif file for system config Final_Top_Level
TRACE::2023-11-15.23:04:49::SCWSystem::dir created 
TRACE::2023-11-15.23:04:49::SCWSystem::Writing the bif 
TRACE::2023-11-15.23:04:49::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-15.23:04:49::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-15.23:04:49::SCWPlatform::Completed generating the platform
TRACE::2023-11-15.23:04:49::SCWMssOS::Saving the mss changes C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-11-15.23:04:49::SCWMssOS::Writing the mss file completed C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWMssOS::Commit changes completed.
TRACE::2023-11-15.23:04:49::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:49::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:49::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:49::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:49::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:49::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWWriter::formatted JSON is {
	"platformName":	"Final_Top_Level",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Top_Level",
	"platHandOff":	"C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Top_Level.xsa",
	"platIntHandOff":	"<platformDir>/hw/Final_Top_Level.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Top_Level",
	"systems":	[{
			"systemName":	"Final_Top_Level",
			"systemDesc":	"Final_Top_Level",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Top_Level",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"c87b75c67b1a495a81e65d01fb99cf6b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-15.23:04:49::SCWPlatform::updated the xpfm file.
TRACE::2023-11-15.23:04:49::SCWPlatform::Trying to open the hw design at C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA given C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA absoulate path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform::DSA directory C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw
TRACE::2023-11-15.23:04:49::SCWPlatform:: Platform Path C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/hw/Final_Top_Level.xsa
TRACE::2023-11-15.23:04:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-15.23:04:49::SCWPlatform::Trying to set the existing hwdb with name Final_Top_Level_1
TRACE::2023-11-15.23:04:49::SCWPlatform::Opened existing hwdb Final_Top_Level_1
TRACE::2023-11-15.23:04:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-15.23:04:49::SCWMssOS::Checking the sw design at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-11-15.23:04:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-11-15.23:04:49::SCWMssOS::Sw design exists and opened at  C:/Users/Abdullah/Downloads/ECE385/Final_Project/Final_Project_Vitis/Final_Top_Level/microblaze_0/standalone_microblaze_0/bsp/system.mss
