strict digraph "" {
	node [label="\N"];
	"126:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fdff6ff3890>",
		def_var="['CPU_rd_addr']",
		fillcolor=deepskyblue,
		label="126:AS
CPU_rd_addr = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
}
