#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 13 18:21:11 2020
# Process ID: 21388
# Current directory: C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.runs/synth_1
# Command line: vivado.exe -log MATRIX.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MATRIX.tcl
# Log file: C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.runs/synth_1/MATRIX.vds
# Journal file: C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MATRIX.tcl -notrace
Command: synth_design -top MATRIX -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19668
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module IS_2 [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_2.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module IS_3 [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_3.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DFF [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/lib/dff.v:4]
WARNING: [Synth 8-2507] parameter declaration becomes local in CELL with formal parameter declaration list [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/cell.v:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MATRIX' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/matrix.v:3]
	Parameter DLY bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CELL' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/cell.v:7]
	Parameter S_0 bound to: 0 - type: integer 
	Parameter DLY bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IS_2' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_2.v:3]
	Parameter DLY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IS_2' (1#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'IS_3' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_3.v:3]
	Parameter DLY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IS_3' (2#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_3.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/lib/dff.v:4]
	Parameter W bound to: 1 - type: integer 
	Parameter INITVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DFF' (3#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/lib/dff.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/cell.v:26]
INFO: [Synth 8-6155] done synthesizing module 'CELL' (4#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/cell.v:7]
INFO: [Synth 8-6155] done synthesizing module 'MATRIX' (5#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/matrix.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 998.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'col[0]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[1]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[2]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[3]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[7]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[6]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[5]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[4]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[7]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[6]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[5]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[4]'. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 998.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	  28 Input      1 Bit         XORs := 64    
	  56 Input      1 Bit         XORs := 64    
+---Registers : 
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 998.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1000.922 ; gain = 1.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1006.719 ; gain = 7.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1006.719 ; gain = 7.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1006.719 ; gain = 7.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1006.719 ; gain = 7.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1006.719 ; gain = 7.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1006.719 ; gain = 7.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    64|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1006.719 ; gain = 7.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1006.719 ; gain = 7.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1006.719 ; gain = 7.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 17 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1006.719 ; gain = 7.754
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/aoleary/Documents/GitHub/game-of-life/vivado project/game_of_life.runs/synth_1/MATRIX.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MATRIX_utilization_synth.rpt -pb MATRIX_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 18:22:20 2020...
