Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 00:18:08 2020
| Host         : GCS running 64-bit unknown
| Command      : report_timing -file slack.rpt
| Design       : fire4_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.700ns period=3.400ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.700ns period=3.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.400ns  (clk rise@3.400ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.631ns (19.953%)  route 2.531ns (80.047%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.883 - 3.400 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    genblk1[4].mac_i/Q[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  genblk1[4].mac_i/mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    genblk1[31].mac_i/mul_out_reg_i_75__28_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.661 r  genblk1[31].mac_i/mul_out_reg_i_140__29/O
                         net (fo=2, unplaced)         0.388     2.049    genblk1[31].mac_i/mul_out_reg_i_140__29_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.092 r  genblk1[31].mac_i/mul_out_reg_i_65__29/O
                         net (fo=1, unplaced)         0.244     2.336    genblk1[31].mac_i/mul_out_reg_i_65__29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.379 r  genblk1[31].mac_i/mul_out_reg_i_30__27/O
                         net (fo=3, unplaced)         0.240     2.619    genblk1[31].mac_i/mul_out_reg_i_30__27_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.662 r  genblk1[31].mac_i/mul_out_reg_i_32__27/O
                         net (fo=1, unplaced)         0.244     2.906    genblk1[31].mac_i/mul_out_reg_i_32__27_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.949 r  genblk1[31].mac_i/mul_out_reg_i_16__26/O
                         net (fo=1, unplaced)         0.244     3.193    genblk1[31].mac_i/u_2/rom1_wire[31][12]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.236 r  genblk1[31].mac_i/mul_out_reg_i_2__29/O
                         net (fo=1, unplaced)         0.434     3.670    genblk1[31].mac_i/kernels[31][12]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.400     3.400 r  
                                                      0.000     3.400 r  clk (IN)
                         net (fo=656, unset)          0.483     3.883    genblk1[31].mac_i/clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.883    
                         clock uncertainty           -0.035     3.847    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     3.572    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.572    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                 -0.098    




