{"vcs1":{"timestamp_begin":1730780405.034692175, "rt":2.46, "ut":0.89, "st":0.32}}
{"vcselab":{"timestamp_begin":1730780407.581412083, "rt":1.33, "ut":0.32, "st":0.21}}
{"link":{"timestamp_begin":1730780408.998420578, "rt":0.40, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730780404.352733371}
{"VCS_COMP_START_TIME": 1730780404.352733371}
{"VCS_COMP_END_TIME": 1730780428.335459763}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334040}}
{"stitch_vcselab": {"peak_mem": 231580}}
