

================================================================
== Vitis HLS Report for 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config18_s'
================================================================
* Date:           Mon Apr 28 18:32:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  5.053 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  30.000 ns|  30.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.05>
ST_1 : Operation 3 [1/1] ( I:3.90ns O:3.90ns )   --->   "%layer17_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer17_out" [firmware/nnet_utils/nnet_activation_stream.h:22]   --->   Operation 3 'read' 'layer17_out_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %layer17_out_read, i32 6, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 4 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 5 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.14ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %layer18_out, i8 %zext_ln32" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 6 'write' 'write_ln32' <Predicate = true> <Delay = 1.14> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.75> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer17_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %layer18_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (1.14ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %layer18_out, i8 %zext_ln32" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 9 'write' 'write_ln32' <Predicate = true> <Delay = 1.14> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.75> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [firmware/nnet_utils/nnet_activation_stream.h:34]   --->   Operation 10 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 5.053ns
The critical path consists of the following:
	fifo read operation ('layer17_out_read', firmware/nnet_utils/nnet_activation_stream.h:22) on port 'layer17_out' (firmware/nnet_utils/nnet_activation_stream.h:22) [5]  (3.908 ns)
	axis write operation ('write_ln32', firmware/nnet_utils/nnet_activation_stream.h:32) on port 'layer18_out' (firmware/nnet_utils/nnet_activation_stream.h:32) [8]  (1.145 ns)

 <State 2>: 1.145ns
The critical path consists of the following:
	axis write operation ('write_ln32', firmware/nnet_utils/nnet_activation_stream.h:32) on port 'layer18_out' (firmware/nnet_utils/nnet_activation_stream.h:32) [8]  (1.145 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
