# Verilog  and FPGA Implementation and Analysis of Adder Architectures

## Project Overview

This project presents the Verilog design, simulation, and synthesis of four different **4-bit adder architectures**:

-  Ripple Carry Adder (RCA)
-  Carry Lookahead Adder (CLA)
-  Carry Skip Adder (CSKA)
-  Carry Select Adder (CSA)

Each design is analyzed based on:
-  **Timing Performance**
-  **Power Consumption**
-  **Resource Utilization (LUTs, Registers, IOBs)**

---

## ⚙️ Tools Used

- **Design Tool**: [Xilinx Vivado](https://www.xilinx.com/products/design-tools/vivado.html)
- **Simulation**: Vivado Simulator / ModelSim (optional)
- **Clock Period for Synthesis**: `10 ns`

---

## How to Simulate

To simulate any adder:

1. Open your simulator or Vivado.
2. Create a new Verilog project.
3. Add the module and testbench `.v` files.
4. Run the simulation and observe the waveform or console.



