Partition Merge report for DE10_Standard_GHRD
Tue Jul 18 18:22:31 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Warnings
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge DSP Block Usage Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Jul 18 18:22:31 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; DE10_Standard_GHRD                              ;
; Top-level Entity Name           ; DE10_Standard_GHRD                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 10,860 / 41,910 ( 26 % )                        ;
; Total registers                 ; 12468                                           ;
; Total pins                      ; 338 / 499 ( 68 % )                              ;
; Total virtual pins              ; 32                                              ;
; Total block memory bits         ; 2,059,520 / 5,662,720 ( 36 % )                  ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 15 ( 7 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                               ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                         ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                    ; User-created   ; Source File       ; Source File            ;                                                                                                           ;
; altera_edge_detector:pulse_cold_reset  ; User-created   ; Post-Fit          ; Post-Fit               ; altera_edge_detector:pulse_cold_reset                                                                     ;
; altera_edge_detector:pulse_debug_reset ; User-created   ; Post-Fit          ; Post-Fit               ; altera_edge_detector:pulse_debug_reset                                                                    ;
; altera_edge_detector:pulse_warm_reset  ; User-created   ; Post-Fit          ; Post-Fit               ; altera_edge_detector:pulse_warm_reset                                                                     ;
; debounce:debounce_inst                 ; User-created   ; Post-Fit          ; Post-Fit               ; debounce:debounce_inst                                                                                    ;
; hps_reset:hps_reset_inst               ; User-created   ; Post-Fit          ; Post-Fit               ; hps_reset:hps_reset_inst                                                                                  ;
; pll:pllinst                            ; User-created   ; Source File       ; Source File            ; pll:pllinst                                                                                               ;
; sld_hub:auto_hub                       ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0         ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system:u0                          ; User-created   ; Source File       ; Source File            ; soc_system:u0                                                                                             ;
; soc_system_hps_0_hps_io_border:border  ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst         ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+----------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                           ; Details ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; ADS1118:ADS1118_inst|ADconfig[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[0]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[0]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[10]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[10]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[11]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[11]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[12]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[12]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[13]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[13]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[14]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[14]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[15]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[15]                                                                                                           ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[1]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[1]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[2]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[2]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[3]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[3]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[4]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[4]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[5]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[5]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[6]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[6]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[7]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[7]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[8]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[8]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[9]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADconfig[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118config[9]                                                                                                            ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[0]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[0]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[10]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[10]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[11]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[11]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[12]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[12]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[13]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[13]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[14]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[14]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[15]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[15]                                                                                             ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[1]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[1]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[2]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[2]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[3]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[3]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[4]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[4]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[5]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[5]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[6]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[6]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[7]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[7]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[8]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[8]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[9]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|ADdata[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|ADdata[9]                                                                                              ; N/A     ;
; ADS1118:ADS1118_inst|CS                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|CS                                                                                                     ; N/A     ;
; ADS1118:ADS1118_inst|CS                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|CS                                                                                                     ; N/A     ;
; ADS1118:ADS1118_inst|MISO                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[17]                                                                                                                    ; N/A     ;
; ADS1118:ADS1118_inst|MISO                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[17]                                                                                                                    ; N/A     ;
; ADS1118:ADS1118_inst|MOSI                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|MOSI                                                                                                   ; N/A     ;
; ADS1118:ADS1118_inst|MOSI                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|MOSI                                                                                                   ; N/A     ;
; ADS1118:ADS1118_inst|SCLK                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|SCLK~0                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|SCLK                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|SCLK~0                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[0]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[0]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[1]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[1]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[2]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[2]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[3]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[3]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[4]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[4]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[5]                                                                                                 ; N/A     ;
; ADS1118:ADS1118_inst|cnt[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADS1118:ADS1118_inst|cnt[5]                                                                                                 ; N/A     ;
; RAM1_add[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_add[0]                                                                                                                 ; N/A     ;
; RAM1_add[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_add[0]                                                                                                                 ; N/A     ;
; RAM1_add[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_add[1]                                                                                                                 ; N/A     ;
; RAM1_add[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_add[1]                                                                                                                 ; N/A     ;
; RAM1_add[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_add[2]                                                                                                                 ; N/A     ;
; RAM1_add[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_add[2]                                                                                                                 ; N/A     ;
; RAM1_add[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_add[3]                                                                                                                 ; N/A     ;
; RAM1_add[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_add[3]                                                                                                                 ; N/A     ;
; RAM1_wdata[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[0]                                                                                                               ; N/A     ;
; RAM1_wdata[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[0]                                                                                                               ; N/A     ;
; RAM1_wdata[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[10]                                                                                                              ; N/A     ;
; RAM1_wdata[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[10]                                                                                                              ; N/A     ;
; RAM1_wdata[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[11]                                                                                                              ; N/A     ;
; RAM1_wdata[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[11]                                                                                                              ; N/A     ;
; RAM1_wdata[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[12]                                                                                                              ; N/A     ;
; RAM1_wdata[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[12]                                                                                                              ; N/A     ;
; RAM1_wdata[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[13]                                                                                                              ; N/A     ;
; RAM1_wdata[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[13]                                                                                                              ; N/A     ;
; RAM1_wdata[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[14]                                                                                                              ; N/A     ;
; RAM1_wdata[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[14]                                                                                                              ; N/A     ;
; RAM1_wdata[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[15]                                                                                                              ; N/A     ;
; RAM1_wdata[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[15]                                                                                                              ; N/A     ;
; RAM1_wdata[16]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[16]                                                                                                              ; N/A     ;
; RAM1_wdata[16]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[16]                                                                                                              ; N/A     ;
; RAM1_wdata[17]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[17]                                                                                                              ; N/A     ;
; RAM1_wdata[17]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[17]                                                                                                              ; N/A     ;
; RAM1_wdata[18]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[18]                                                                                                              ; N/A     ;
; RAM1_wdata[18]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[18]                                                                                                              ; N/A     ;
; RAM1_wdata[19]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[19]                                                                                                              ; N/A     ;
; RAM1_wdata[19]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[19]                                                                                                              ; N/A     ;
; RAM1_wdata[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[1]                                                                                                               ; N/A     ;
; RAM1_wdata[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[1]                                                                                                               ; N/A     ;
; RAM1_wdata[20]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[20]                                                                                                              ; N/A     ;
; RAM1_wdata[20]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[20]                                                                                                              ; N/A     ;
; RAM1_wdata[21]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[21]                                                                                                              ; N/A     ;
; RAM1_wdata[21]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[21]                                                                                                              ; N/A     ;
; RAM1_wdata[22]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[22]                                                                                                              ; N/A     ;
; RAM1_wdata[22]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[22]                                                                                                              ; N/A     ;
; RAM1_wdata[23]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[23]                                                                                                              ; N/A     ;
; RAM1_wdata[23]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[23]                                                                                                              ; N/A     ;
; RAM1_wdata[24]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[24]                                                                                                              ; N/A     ;
; RAM1_wdata[24]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[24]                                                                                                              ; N/A     ;
; RAM1_wdata[25]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[25]                                                                                                              ; N/A     ;
; RAM1_wdata[25]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[25]                                                                                                              ; N/A     ;
; RAM1_wdata[26]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[26]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[27]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[27]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[28]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[28]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[29]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[29]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[2]                                                                                                               ; N/A     ;
; RAM1_wdata[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[2]                                                                                                               ; N/A     ;
; RAM1_wdata[30]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[30]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[31]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[31]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; RAM1_wdata[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[3]                                                                                                               ; N/A     ;
; RAM1_wdata[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[3]                                                                                                               ; N/A     ;
; RAM1_wdata[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[4]                                                                                                               ; N/A     ;
; RAM1_wdata[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[4]                                                                                                               ; N/A     ;
; RAM1_wdata[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[5]                                                                                                               ; N/A     ;
; RAM1_wdata[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[5]                                                                                                               ; N/A     ;
; RAM1_wdata[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[6]                                                                                                               ; N/A     ;
; RAM1_wdata[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[6]                                                                                                               ; N/A     ;
; RAM1_wdata[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[7]                                                                                                               ; N/A     ;
; RAM1_wdata[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[7]                                                                                                               ; N/A     ;
; RAM1_wdata[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[8]                                                                                                               ; N/A     ;
; RAM1_wdata[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[8]                                                                                                               ; N/A     ;
; RAM1_wdata[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[9]                                                                                                               ; N/A     ;
; RAM1_wdata[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_wdata[9]                                                                                                               ; N/A     ;
; RAM1_write                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_write                                                                                                                  ; N/A     ;
; RAM1_write                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAM1_write                                                                                                                  ; N/A     ;
; f_measure:f_measure_inst|freq3[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[0]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[0]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[10]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[10]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[11]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[11]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[12]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[12]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[13]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[13]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[14]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[14]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[15]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[15]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[16]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[16]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[17]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[17]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[18]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[18]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[19]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[19]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[1]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[1]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[20]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[20]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[21]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[21]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[22]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[22]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[23]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[23]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[24]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[24]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[25]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[25]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[26]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[26]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[27]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[27]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[28]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[28]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[29]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[29]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[2]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[2]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[30]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[30]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[31]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[31]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[32]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[32]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[32]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[32]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[33]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[33]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[33]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[33]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[34]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[34]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[34]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[34]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[35]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[35]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[35]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[35]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[36]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[36]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[36]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[36]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[37]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[37]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[37]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[37]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[38]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[38]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[38]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[38]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[39]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[39]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[39]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[39]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[3]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[3]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[40]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[40]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[40]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[40]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[41]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[41]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[41]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[41]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[42]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[42]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[42]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[42]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[43]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[43]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[43]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[43]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[44]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[44]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[44]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[44]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[45]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[45]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[45]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[45]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq3[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[4]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[4]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[5]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[5]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[6]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[6]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[7]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[7]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[8]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[8]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[9]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq3[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq3[9]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[0]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[0]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[10]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[10]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[11]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[11]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[12]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[12]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[13]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[13]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[14]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[14]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[15]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[15]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[16]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[16]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[17]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[17]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[18]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[18]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[19]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[19]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[1]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[1]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[20]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[20]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[21]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[21]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[22]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[22]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[23]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[23]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[24]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[24]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[25]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[25]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[26]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[26]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[27]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[27]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[28]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[28]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[29]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[29]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[2]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[2]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[30]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[30]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[31]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[31]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[32]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[32]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[32]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[32]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[33]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[33]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[33]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[33]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[34]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[34]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[34]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[34]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[35]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[35]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[35]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[35]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[36]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[36]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[36]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[36]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[37]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[37]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[37]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[37]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[38]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[38]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[38]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[38]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[39]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[39]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[39]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[39]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[3]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[3]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[40]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[40]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[40]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[40]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[41]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[41]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[41]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[41]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[42]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[42]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[42]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[42]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[43]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[43]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[43]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[43]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[44]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[44]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[44]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[44]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[45]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[45]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[45]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[45]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq4[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[4]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[4]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[5]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[5]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[6]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[6]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[7]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[7]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[8]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[8]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[9]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq4[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq4[9]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[0]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[0]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[10]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[10]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[11]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[11]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[12]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[12]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[13]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[13]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[14]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[14]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[15]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[15]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[16]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[16]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[17]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[17]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[18]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[18]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[19]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[19]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[1]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[1]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[20]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[20]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[21]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[21]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[22]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[22]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[23]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[23]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[24]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[24]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[25]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[25]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[26]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[26]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[27]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[27]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[28]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[28]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[29]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[29]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[2]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[2]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[30]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[30]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[31]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[31]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[32]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[32]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[32]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[32]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[33]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[33]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[33]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[33]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[34]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[34]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[34]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[34]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[35]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[35]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[35]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[35]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[36]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[36]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[36]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[36]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[37]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[37]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[37]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[37]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[38]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[38]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[38]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[38]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[39]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[39]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[39]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[39]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[3]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[3]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[40]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[40]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[40]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[40]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[41]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[41]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[41]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[41]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[42]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[42]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[42]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[42]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[43]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[43]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[43]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[43]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[44]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[44]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[44]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[44]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[45]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[45]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[45]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[45]                                                                                          ; N/A     ;
; f_measure:f_measure_inst|freq5[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[4]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[4]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[5]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[5]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[6]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[6]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[7]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[7]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[8]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[8]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[9]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq5[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq5[9]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[0]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[0]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[10]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[10]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[11]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[11]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[12]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[12]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[13]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[13]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[14]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[14]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[15]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[15]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[16]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[16]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[17]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[17]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[18]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[18]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[19]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[19]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[1]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[1]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[20]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[20]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[21]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[21]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[22]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[22]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[23]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[23]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[24]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[24]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[25]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[25]                                                                                           ; N/A     ;
; f_measure:f_measure_inst|freq[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[2]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[2]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[3]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[3]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[4]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[4]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[5]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[5]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[6]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[6]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[7]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[7]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[8]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[8]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[9]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|freq[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|freq[9]                                                                                            ; N/A     ;
; f_measure:f_measure_inst|gate                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|gate~_wirecell                                                                                     ; N/A     ;
; f_measure:f_measure_inst|gate                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|gate~_wirecell                                                                                     ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[0]~_wirecell                                                                  ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[0]~_wirecell                                                                  ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|M[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|M[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[0]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[0]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|N[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|N[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|gate_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|gate_out                                                                        ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i3|gate_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i3|gate_out                                                                        ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[0]~_wirecell                                                                  ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[0]~_wirecell                                                                  ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|M[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|M[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[0]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[0]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|N[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|N[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|gate_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|gate_out                                                                        ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i4|gate_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i4|gate_out                                                                        ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[0]~_wirecell                                                                  ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[0]~_wirecell                                                                  ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|M[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|M[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[0]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[0]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[10]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[11]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[12]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[13]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[14]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[15]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[16]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[17]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[18]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[19]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[1]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[20]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[21]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[22]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[23]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[24]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[25]                                                                           ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[2]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[3]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[4]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[5]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[6]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[7]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[8]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|N[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|N[9]                                                                            ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|gate_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|gate_out                                                                        ; N/A     ;
; f_measure:f_measure_inst|measure:measure_i5|gate_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; f_measure:f_measure_inst|measure:measure_i5|gate_out                                                                        ; N/A     ;
; pll:pllinst|outclk_1                                 ; pre-synthesis ; connected ; pll:pllinst                    ; post-synthesis    ; pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                        ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[0]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[0]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[0]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[0]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[10]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[10] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[10]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[10] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[11]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[11] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[11]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[11] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[12]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[12] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[12]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[12] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[13]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[13] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[13]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[13] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[14]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[14] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[14]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[14] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[15]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[15] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[15]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[15] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[16]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[16] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[16]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[16] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[17]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[17] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[17]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[17] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[18]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[18] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[18]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[18] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[19]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[19] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[19]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[19] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[1]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[1]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[1]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[1]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[20]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[20] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[20]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[20] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[21]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[21] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[21]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[21] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[22]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[22] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[22]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[22] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[23]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[23] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[23]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[23] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[24]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[24] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[24]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[24] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[25]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[25] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[25]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[25] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[26]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[26] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[26]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[26] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[27]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[27] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[27]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[27] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[28]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[28] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[28]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[28] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[29]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[29] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[29]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[29] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[2]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[2]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[2]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[2]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[30]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[30] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[30]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[30] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[31]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[31] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[31]       ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[31] ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[3]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[3]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[3]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[3]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[4]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[4]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[4]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[4]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[5]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[5]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[5]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[5]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[6]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[6]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[6]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[6]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[7]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[7]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[7]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[7]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[8]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[8]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[8]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[8]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[9]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[9]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_readdata[9]        ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|q_b[9]  ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_write              ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|onchip_memory2_1_s2_write                                                                                     ; N/A     ;
; soc_system:u0|onchip_memory2_1_s2_write              ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|onchip_memory2_1_s2_write                                                                                     ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[0]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[0]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[0]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[0]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[10]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[10]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[10]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[10]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[11]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[11]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[11]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[11]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[12]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[12]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[12]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[12]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[13]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[13]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[13]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[13]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[14]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[14]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[14]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[14]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[15]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[15]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[15]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[15]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[16]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[16]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[16]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[16]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[17]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[17]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[17]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[17]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[18]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[18]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[18]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[18]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[19]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[19]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[19]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[19]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[1]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[1]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[1]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[1]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[20]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[20]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[20]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[20]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[21]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[21]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[21]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[21]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[22]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[22]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[22]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[22]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[23]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[23]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[23]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[23]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[24]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[24]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[24]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[24]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[25]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[25]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[25]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[25]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[26]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[26]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[26]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[26]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[27]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[27]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[27]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[27]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[28]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[28]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[28]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[28]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[29]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[29]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[29]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[29]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[2]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[2]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[2]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[2]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[30]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[30]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[30]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[30]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[31]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[31]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[31]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[31]                                                                         ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[3]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[3]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[3]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[3]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[4]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[4]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[4]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[4]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[5]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[5]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[5]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[5]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[6]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[6]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[6]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[6]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[7]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[7]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[7]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[7]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[8]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[8]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[8]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[8]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[9]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[9]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_in_port[9]   ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|pio_0_external_connection_in_port[9]                                                                          ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[0]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[0]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[0]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[0]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[10] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[10]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[10] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[10]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[11] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[11]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[11] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[11]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[12] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[12]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[12] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[12]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[13] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[13]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[13] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[13]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[14] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[14]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[14] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[14]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[15] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[15]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[15] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[15]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[16] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[16]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[16] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[16]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[17] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[17]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[17] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[17]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[18] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[18]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[18] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[18]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[19] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[19]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[19] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[19]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[1]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[1]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[1]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[1]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[20] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[20]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[20] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[20]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[21] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[21]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[21] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[21]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[22] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[22]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[22] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[22]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[23] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[23]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[23] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[23]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[24] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[24]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[24] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[24]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[25] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[25]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[25] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[25]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[26] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[26]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[26] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[26]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[27] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[27]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[27] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[27]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[28] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[28]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[28] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[28]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[29] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[29]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[29] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[29]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[2]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[2]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[2]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[2]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[30] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[30]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[30] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[30]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[31] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[31]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[31] ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[31]                                                                           ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[3]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[3]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[3]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[3]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[4]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[4]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[4]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[4]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[5]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[5]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[5]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[5]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[6]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[6]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[6]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[6]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[7]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[7]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[7]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[7]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[8]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[8]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[8]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[8]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[9]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[9]                                                                            ; N/A     ;
; soc_system:u0|pio_0_external_connection_out_port[9]  ; pre-synthesis ; connected ; soc_system:u0                  ; post-synthesis    ; soc_system:u0|soc_system_pio_0:pio_0|data_out[9]                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                         ;
+--------------------------------------------------------+--------------------------+------------------------+
; Port                                                   ; Partition                ; Info                   ;
+--------------------------------------------------------+--------------------------+------------------------+
; soc_system:u0|uart_xym_external_connection_rxd         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|spi_0_external_MISO                      ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[31]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[30]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[29]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[28]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[27]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_1_s2_writedata[26]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[15]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[14]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[13]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[12]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[11]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[10]        ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[9]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[8]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[7]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[6]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[5]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[4]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[3]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[2]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[1]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[8]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[7]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[6]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[5]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[4]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[3]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[2]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[1]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_address[0]           ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_writedata[0]         ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|onchip_memory2_0_s2_write                ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[27] ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[26] ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[25] ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[24] ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|hps_0_f2h_stm_hw_events_stm_hwevents[23] ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[31]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[30]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[29]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[28]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[27]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[26]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[25]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[24]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[23]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[22]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[21]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[20]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[19]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[18]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[8]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[7]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[6]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[4]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[3]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[2]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[1]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[0]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[5]     ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[17]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[16]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[15]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[14]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[13]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[12]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[11]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[10]    ; soc_system:u0            ; Driven by constant GND ;
; soc_system:u0|pio_0_external_connection_in_port[9]     ; soc_system:u0            ; Driven by constant GND ;
; pll:pllinst|rst                                        ; pll:pllinst              ; Driven by constant GND ;
; soc_system:u0|reset_reset_n                            ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_byteenable[3]        ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_byteenable[2]        ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_byteenable[1]        ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_byteenable[0]        ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_clken                ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_1_s2_chipselect           ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_0_s2_byteenable[1]        ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_0_s2_byteenable[0]        ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_0_s2_clken                ; soc_system:u0            ; Driven by constant VCC ;
; soc_system:u0|onchip_memory2_0_s2_chipselect           ; soc_system:u0            ; Driven by constant VCC ;
; hps_reset:hps_reset_inst|probe                         ; hps_reset:hps_reset_inst ; Driven by constant GND ;
; pll:pllinst|outclk_1                                   ; pll:pllinst              ; No fanout              ;
; pll:pllinst|outclk_2                                   ; pll:pllinst              ; No fanout              ;
; pll:pllinst|locked                                     ; pll:pllinst              ; No fanout              ;
; soc_system:u0|led_pio_external_connection_export[9]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[0]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[1]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[2]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[3]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[4]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[5]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[6]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[7]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|uart_xym_external_connection_txd         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[0]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[1]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[2]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[3]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[4]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[5]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[6]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[7]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[8]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[9]          ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[10]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[11]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[12]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[13]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[14]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_0_s2_readdata[15]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[16]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[17]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[18]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[19]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[20]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[21]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[22]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[23]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[24]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[25]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[26]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[27]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[28]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[29]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[30]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|onchip_memory2_1_s2_readdata[31]         ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[8]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[9]    ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[10]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[11]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[12]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[13]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[17]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[18]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[19]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[20]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|pio_0_external_connection_out_port[21]   ; soc_system:u0            ; No fanout              ;
; soc_system:u0|spi_0_external_MOSI                      ; soc_system:u0            ; No fanout              ;
; soc_system:u0|spi_0_external_SCLK                      ; soc_system:u0            ; No fanout              ;
; soc_system:u0|spi_0_external_SS_n                      ; soc_system:u0            ; No fanout              ;
+--------------------------------------------------------+--------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+------------------------+---------------------------------------+----------------------------------------+---------------------------------------+------------------------+--------------------------+--------------------+------------------------+--------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                     ; Top                    ; altera_edge_detector:pulse_cold_reset ; altera_edge_detector:pulse_debug_reset ; altera_edge_detector:pulse_warm_reset ; debounce:debounce_inst ; hps_reset:hps_reset_inst ; pll:pllinst        ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; soc_system:u0         ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-----------------------------------------------+------------------------+---------------------------------------+----------------------------------------+---------------------------------------+------------------------+--------------------------+--------------------+------------------------+--------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)   ; 2914 / 41910 ( 7 % )   ; 6 / 41910 ( < 1 % )                   ; 23 / 41910 ( < 1 % )                   ; 3 / 41910 ( < 1 % )                   ; 45 / 41910 ( < 1 % )   ; 20 / 41910 ( < 1 % )     ; 0 / 41910 ( 0 % )  ; 108 / 41910 ( < 1 % )  ; 2722 / 41910 ( 6 % )           ; 3043 / 41910 ( 7 % )  ; 13 / 41910 ( < 1 % )                  ; 0 / 41910 ( 0 % )              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic            ; 7115                   ; 4                                     ; 10                                     ; 4                                     ; 92                     ; 28                       ; 0                  ; 191                    ; 851                            ; 4698                  ; 1                                     ; 0                              ;
;     -- 7 input functions                      ; 3                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 2                      ; 0                              ; 89                    ; 0                                     ; 0                              ;
;     -- 6 input functions                      ; 198                    ; 1                                     ; 6                                      ; 0                                     ; 8                      ; 5                        ; 0                  ; 53                     ; 130                            ; 720                   ; 0                                     ; 0                              ;
;     -- 5 input functions                      ; 1785                   ; 0                                     ; 0                                      ; 0                                     ; 8                      ; 9                        ; 0                  ; 27                     ; 561                            ; 793                   ; 0                                     ; 0                              ;
;     -- 4 input functions                      ; 2481                   ; 0                                     ; 0                                      ; 0                                     ; 8                      ; 5                        ; 0                  ; 30                     ; 25                             ; 1435                  ; 0                                     ; 0                              ;
;     -- <=3 input functions                    ; 2648                   ; 3                                     ; 4                                      ; 4                                     ; 68                     ; 9                        ; 0                  ; 79                     ; 135                            ; 1661                  ; 1                                     ; 0                              ;
; Memory ALUT usage                             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                        ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                        ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Dedicated logic registers                     ; 697 / 167640 ( < 1 % ) ; 9 / 167640 ( < 1 % )                  ; 38 / 167640 ( < 1 % )                  ; 4 / 167640 ( < 1 % )                  ; 64 / 167640 ( < 1 % )  ; 22 / 167640 ( < 1 % )    ; 0 / 167640 ( 0 % ) ; 139 / 167640 ( < 1 % ) ; 6900 / 167640 ( 4 % )          ; 4373 / 167640 ( 3 % ) ; 36 / 167640 ( < 1 % )                 ; 0 / 167640 ( 0 % )             ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; I/O pins                                      ; 247                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 0                     ; 80                                    ; 11                             ;
; I/O registers                                 ; 50                     ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 0                     ; 136                                   ; 0                              ;
; Total block memory bits                       ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 2048000                        ; 11520                 ; 0                                     ; 0                              ;
; Total block memory implementation bits        ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 2560000                        ; 92160                 ; 0                                     ; 0                              ;
; JTAG                                          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                    ; 0 / 553 ( 0 % )        ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                        ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )        ; 0 / 553 ( 0 % )          ; 0 / 553 ( 0 % )    ; 0 / 553 ( 0 % )        ; 250 / 553 ( 45 % )             ; 9 / 553 ( 1 % )       ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                ;
; DSP block                                     ; 3 / 112 ( 2 % )        ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )                        ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )          ; 0 / 112 ( 0 % )    ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )                ;
; DLL                                           ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )                          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )      ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Impedance control block                       ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )                          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )      ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O input circuitry          ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry         ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )                      ; 0 / 1325 ( 0 % )                       ; 0 / 1325 ( 0 % )                      ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )         ; 0 / 1325 ( 0 % )   ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )               ; 0 / 1325 ( 0 % )      ; 252 / 1325 ( 19 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O output enable circuitry  ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )                       ; 0 / 425 ( 0 % )                        ; 0 / 425 ( 0 % )                       ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )          ; 0 / 425 ( 0 % )    ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )       ; 4 / 425 ( < 1 % )                     ; 0 / 425 ( 0 % )                ;
; Impedance logic block                         ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                         ; 0 / 8 ( 0 % )                          ; 0 / 8 ( 0 % )                         ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )            ; 0 / 8 ( 0 % )      ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                  ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                           ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                   ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )                      ; 0 / 1300 ( 0 % )                       ; 0 / 1300 ( 0 % )                      ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )         ; 0 / 1300 ( 0 % )   ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )               ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                               ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                          ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )                        ; 0 / 36 ( 0 % )                         ; 0 / 36 ( 0 % )                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )           ; 0 / 36 ( 0 % )     ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )        ; 40 / 36 ( 111 % )                     ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                            ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )                       ; 0 / 175 ( 0 % )                        ; 0 / 175 ( 0 % )                       ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )          ; 0 / 175 ( 0 % )    ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )                ; 0 / 175 ( 0 % )       ; 46 / 175 ( 26 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                           ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                            ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )                          ; 0 / 4 ( 0 % )                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )            ; 0 / 4 ( 0 % )      ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                     ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 2 / 2 ( 100 % )                       ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                           ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                            ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                        ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                   ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface             ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS STM event interface                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )                          ; 0 / 1 ( 0 % )                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )            ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                         ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )                        ; 0 / 400 ( 0 % )                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )          ; 0 / 400 ( 0 % )    ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                               ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )                          ; 0 / 2 ( 0 % )                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )            ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; VFIFO                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )                         ; 0 / 25 ( 0 % )                        ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )           ; 0 / 25 ( 0 % )     ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Connections                                   ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Input Connections                      ; 556                    ; 14                                    ; 43                                     ; 9                                     ; 196                    ; 86                       ; 0                  ; 236                    ; 9657                           ; 6753                  ; 85                                    ; 548                            ;
;     -- Registered Input Connections           ; 394                    ; 9                                     ; 38                                     ; 4                                     ; 192                    ; 27                       ; 0                  ; 149                    ; 7929                           ; 4520                  ; 0                                     ; 0                              ;
;     -- Output Connections                     ; 1564                   ; 1                                     ; 1                                      ; 1                                     ; 12                     ; 14                       ; 0                  ; 1558                   ; 35                             ; 751                   ; 113                                   ; 14133                          ;
;     -- Registered Output Connections          ; 939                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 6                        ; 0                  ; 1553                   ; 0                              ; 187                   ; 0                                     ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Internal Connections                          ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Total Connections                      ; 32157                  ; 39                                    ; 160                                    ; 21                                    ; 580                    ; 192                      ; 0                  ; 2858                   ; 38031                          ; 39692                 ; 5599                                  ; 14729                          ;
;     -- Registered Connections                 ; 7124                   ; 23                                    ; 107                                    ; 11                                    ; 352                    ; 82                       ; 0                  ; 2441                   ; 32306                          ; 23465                 ; 100                                   ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; External Connections                          ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Top                                    ; 122                    ; 1                                     ; 1                                      ; 1                                     ; 68                     ; 1                        ; 0                  ; 5                      ; 872                            ; 604                   ; 54                                    ; 391                            ;
;     -- altera_edge_detector:pulse_cold_reset  ; 1                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 2                        ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 12                             ;
;     -- altera_edge_detector:pulse_debug_reset ; 1                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 2                        ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 41                             ;
;     -- altera_edge_detector:pulse_warm_reset  ; 1                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 2                        ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 7                              ;
;     -- debounce:debounce_inst                 ; 68                     ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 8                     ; 0                                     ; 132                            ;
;     -- hps_reset:hps_reset_inst               ; 1                      ; 2                                     ; 2                                      ; 2                                     ; 0                      ; 0                        ; 0                  ; 68                     ; 0                              ; 0                     ; 0                                     ; 25                             ;
;     -- pll:pllinst                            ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;     -- sld_hub:auto_hub                       ; 5                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 68                       ; 0                  ; 28                     ; 722                            ; 784                   ; 0                                     ; 187                            ;
;     -- sld_signaltap:auto_signaltap_0         ; 872                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 722                    ; 64                             ; 128                   ; 0                                     ; 7906                           ;
;     -- soc_system:u0                          ; 604                    ; 0                                     ; 0                                      ; 0                                     ; 8                      ; 0                        ; 0                  ; 784                    ; 128                            ; 0                     ; 0                                     ; 5980                           ;
;     -- soc_system_hps_0_hps_io_border:border  ; 54                     ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 0                     ; 144                                   ; 0                              ;
;     -- hard_block:auto_generated_inst         ; 391                    ; 12                                    ; 41                                     ; 7                                     ; 132                    ; 25                       ; 0                  ; 187                    ; 7906                           ; 5980                  ; 0                                     ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Partition Interface                           ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Input Ports                            ; 48                     ; 3                                     ; 3                                      ; 3                                     ; 6                      ; 18                       ; 2                  ; 210                    ; 1569                           ; 253                   ; 13                                    ; 587                            ;
;     -- Output Ports                           ; 564                    ; 1                                     ; 1                                      ; 1                                     ; 4                      ; 8                        ; 4                  ; 227                    ; 1015                           ; 159                   ; 49                                    ; 474                            ;
;     -- Bidir Ports                            ; 133                    ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 72                    ; 72                                    ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Registered Ports                              ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Registered Input Ports                 ; 0                      ; 1                                     ; 1                                      ; 1                                     ; 6                      ; 4                        ; 0                  ; 3                      ; 1005                           ; 61                    ; 0                                     ; 0                              ;
;     -- Registered Output Ports                ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 3                        ; 0                  ; 133                    ; 1001                           ; 45                    ; 0                                     ; 0                              ;
;                                               ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
; Port Connectivity                             ;                        ;                                       ;                                        ;                                       ;                        ;                          ;                    ;                        ;                                ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND              ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 1                        ; 1                  ; 5                      ; 26                             ; 71                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 4                        ; 0                  ; 64                     ; 2                              ; 9                     ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC              ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 18                             ; 11                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 1                              ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 166                    ; 504                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Source            ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 0                  ; 0                      ; 0                              ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout             ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 3                        ; 0                  ; 171                    ; 518                            ; 46                    ; 0                                     ; 62                             ;
;     -- Output Ports with no Fanout            ; 0                      ; 0                                     ; 0                                      ; 0                                     ; 0                      ; 0                        ; 3                  ; 93                     ; 1003                           ; 24                    ; 0                                     ; 0                              ;
+-----------------------------------------------+------------------------+---------------------------------------+----------------------------------------+---------------------------------------+------------------------+--------------------------+--------------------+------------------------+--------------------------------+-----------------------+---------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CONVST                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_CONVST                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_CONVST~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[10]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[10]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[11]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[11]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[12]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[12]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[13]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[13]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[14]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[14]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[14]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[15]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[15]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[15]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[16]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[16]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[16]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[17]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[17]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[18]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[18]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[19]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[19]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[20]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[20]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[21]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[21]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[22]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[22]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[22]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[23]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[23]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[23]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[24]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[24]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[24]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[25]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[25]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[25]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[26]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[26]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[26]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[27]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[27]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[27]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[28]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[28]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[28]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[29]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[29]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[29]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[30]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[30]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[30]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[31]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[31]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|pio_0_external_connection_out_port[31]                                                                                                                                                                                                                                                                                                                     ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[32]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[32]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[32]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[33]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[33]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[33]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[34]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[34]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[34]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[35]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[35]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[35]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[8]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[9]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|uart_0_external_connection_txd                                                                                                                                                                                                                                                                                                                             ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO09                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[13]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[14]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_cke                                                                                                                                                                                                                                                                                                                                             ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_ck                                                                                                                                                                                                                                                                                                                                              ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dm[2]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dm[3]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_odt                                                                                                                                                                                                                                                                                                                                             ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|memory_mem_we_n                                                                                                                                                                                                                                                                                                                                            ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TX_CLK                                                                                                                                                                                                                                                                                                                      ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO35                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_MDC                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                      ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                      ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TXD0                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TXD1                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TXD2                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TXD3                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_emac1_inst_TX_CTL                                                                                                                                                                                                                                                                                                                      ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_CLK                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_qspi_inst_SS0                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO61                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_i2c0_inst_SCL                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_i2c0_inst_SDA                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_i2c1_inst_SCL                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_i2c1_inst_SDA                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO48                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO54                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_BK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO37                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO37[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LCM_BK                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO37[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_D_C                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO41                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LCM_D_C                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_RST_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO44                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO44[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LCM_RST_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO44[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_LCM_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_LCM_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim0_inst_CLK                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_LCM_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_LCM_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim0_inst_MISO                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim0_inst_MOSI                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_LCM_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LCM_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_LCM_SPIM_SS                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_LCM_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim0_inst_SS0                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO53                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_gpio_inst_GPIO40                                                                                                                                                                                                                                                                                                                       ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_CLK                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim1_inst_CLK                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim1_inst_MISO                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim1_inst_MOSI                                                                                                                                                                                                                                                                                                                        ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_spim1_inst_SS0                                                                                                                                                                                                                                                                                                                         ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_uart0_inst_TX                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                           ; soc_system:u0                         ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Input Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|hps_0_hps_io_hps_io_usb1_inst_STP                                                                                                                                                                                                                                                                                                                          ; soc_system:u0                         ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- debounce:debounce_inst|data_in[0]                                                                                                                                                                                                                                                                                                                                        ; debounce:debounce_inst                ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- debounce:debounce_inst|data_in[1]                                                                                                                                                                                                                                                                                                                                        ; debounce:debounce_inst                ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- debounce:debounce_inst|data_in[2]                                                                                                                                                                                                                                                                                                                                        ; debounce:debounce_inst                ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- debounce:debounce_inst|data_in[3]                                                                                                                                                                                                                                                                                                                                        ; debounce:debounce_inst                ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_0_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_10_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_11_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_12_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_13_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_14_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_15_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_1_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_2_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_3_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_4_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_5_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_6_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_7_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_8_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADconfig_9_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_0_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_10_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_11_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_12_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_13_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_14_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_15_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_1_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_2_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_3_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_4_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_5_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_6_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_7_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_8_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_ADdata_9_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_CS                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_MOSI                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_SCLK                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_cnt_0_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_cnt_1_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_cnt_2_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_cnt_3_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_cnt_4_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.ADS1118_inst_cnt_5_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_add_0_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_add_1_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_add_2_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_add_3_                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_0_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_10_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_11_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_12_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_13_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_14_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_15_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_16_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_17_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_18_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_19_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_1_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_20_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_21_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_22_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_23_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_24_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_25_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_26_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_27_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_28_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_29_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_2_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_30_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_31_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_3_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_4_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_5_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_6_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_7_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_8_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_wdata_9_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.RAM1_write                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_0_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_10_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_11_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_12_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_13_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_14_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_15_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_16_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_17_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_18_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_19_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_1_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_20_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_21_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_22_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_23_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_24_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_25_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_26_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_27_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_28_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_29_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_2_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_30_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_31_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_32_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_33_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_34_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_35_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_36_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_37_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_38_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_39_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_3_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_40_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_41_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_42_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_43_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_44_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_45_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_4_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_5_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_6_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_7_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_8_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq3_9_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_0_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_10_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_11_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_12_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_13_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_14_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_15_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_16_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_17_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_18_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_19_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_1_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_20_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_21_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_22_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_23_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_24_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_25_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_26_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_27_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_28_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_29_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_2_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_30_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_31_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_32_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_33_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_34_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_35_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_36_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_37_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_38_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_39_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_3_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_40_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_41_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_42_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_43_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_44_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_45_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_4_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_5_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_6_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_7_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_8_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq4_9_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_0_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_10_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_11_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_12_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_13_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_14_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_15_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_16_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_17_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_18_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_19_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_1_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_20_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_21_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_22_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_23_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_24_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_25_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_26_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_27_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_28_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_29_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_2_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_30_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_31_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_32_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_33_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_34_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_35_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_36_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_37_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_38_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_39_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_3_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_40_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_41_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_42_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_43_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_44_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_45_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_4_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_5_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_6_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_7_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_8_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq5_9_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_0_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_10_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_11_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_12_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_13_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_14_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_15_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_16_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_17_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_18_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_19_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_1_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_20_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_21_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_22_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_23_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_24_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_25_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_2_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_3_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_4_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_5_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_6_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_7_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_8_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_freq_9_                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_gate                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_0_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_10_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_11_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_12_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_13_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_14_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_15_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_16_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_17_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_18_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_19_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_1_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_20_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_21_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_22_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_23_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_24_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_25_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_2_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_3_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_4_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_5_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_6_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_7_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_8_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_M_9_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_0_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_10_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_11_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_12_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_13_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_14_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_15_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_16_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_17_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_18_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_19_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_1_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_20_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_21_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_22_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_23_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_24_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_25_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_2_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_3_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_4_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_5_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_6_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_7_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_8_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_N_9_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i3_gate_out                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_0_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_10_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_11_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_12_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_13_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_14_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_15_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_16_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_17_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_18_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_19_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_1_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_20_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_21_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_22_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_23_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_24_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_25_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_2_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_3_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_4_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_5_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_6_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_7_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_8_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_M_9_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_0_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_10_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_11_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_12_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_13_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_14_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_15_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_16_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_17_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_18_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_19_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_1_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_20_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_21_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_22_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_23_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_24_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_25_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_2_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_3_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_4_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_5_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_6_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_7_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_8_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_N_9_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i4_gate_out                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_0_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_10_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_11_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_12_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_13_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_14_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_15_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_16_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_17_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_18_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_19_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_1_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_20_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_21_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_22_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_23_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_24_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_25_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_2_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_3_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_4_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_5_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_6_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_7_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_8_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_M_9_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_0_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_10_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_11_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_12_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_13_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_14_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_15_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_16_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_17_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_18_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_19_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_1_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_20_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_21_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_22_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_23_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_24_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_25_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_2_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_3_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_4_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_5_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_6_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_7_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_8_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_N_9_                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.f_measure_inst_measure_i5_gate_out                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 8936                                                                 ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 12994                                                                ;
;     -- 7 input functions                    ; 94                                                                   ;
;     -- 6 input functions                    ; 1121                                                                 ;
;     -- 5 input functions                    ; 3183                                                                 ;
;     -- 4 input functions                    ; 3984                                                                 ;
;     -- <=3 input functions                  ; 4612                                                                 ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 12282                                                                ;
;                                             ;                                                                      ;
; Virtual pins                                ; 32                                                                   ;
; I/O pins                                    ; 338                                                                  ;
; I/O registers                               ; 186                                                                  ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 2059520                                                              ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 3                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 3                                                                    ;
;     -- PLLs                                 ; 3                                                                    ;
;                                             ;                                                                      ;
; Total DLLs                                  ; 1                                                                    ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )                                                        ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )                                                        ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )                                                        ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )                                                        ;
; Maximum fan-out node                        ; pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 5183                                                                 ;
; Total fan-out                               ; 111325                                                               ;
; Average fan-out                             ; 4.06                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pk84:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 4096         ; 500          ; 4096         ; 500          ; 2048000 ; None ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192    ; None ;
; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512     ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Jul 18 18:22:15 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35006): Using previously generated Fitter netlist for partition "altera_edge_detector:pulse_cold_reset" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 503
Info (35006): Using previously generated Fitter netlist for partition "altera_edge_detector:pulse_debug_reset" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 523
Info (35006): Using previously generated Fitter netlist for partition "altera_edge_detector:pulse_warm_reset" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 513
Info (35006): Using previously generated Fitter netlist for partition "debounce:debounce_inst" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 486
Info (35006): Using previously generated Fitter netlist for partition "hps_reset:hps_reset_inst" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 496
Info (35007): Using synthesis netlist for partition "pll:pllinst" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 342
Info (35007): Using synthesis netlist for partition "soc_system:u0" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 475
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 169
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 1033 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 11 partition(s)
Warning (16710): Found unconnected port hps_reset:hps_reset_inst|probe on design partition hps_reset:hps_reset_inst -- port will be tied to GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 44 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 84 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 59 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "pll:pllinst|locked", driven by node "pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll", does not drive logic File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (35018): Partition port "pll:pllinst|outclk_1", driven by node "pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll", does not drive logic File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (35018): Partition port "pll:pllinst|outclk_2", driven by node "pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll", does not drive logic File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[0]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a0", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 45
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[1]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a1", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 82
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[2]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a2", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 119
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[3]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a3", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 156
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[4]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a4", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 193
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[5]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a5", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 230
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[6]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a6", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 267
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[7]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a7", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 304
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[8]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a8", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 341
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[9]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a9", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 378
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[10]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a10", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 415
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[11]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a11", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 452
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[12]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a12", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 489
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[13]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a13", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 526
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[14]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a14", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 563
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_0_s2_readdata[15]", driven by node "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g572:auto_generated|ram_block1a15", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_g572.tdf Line: 600
    Warning (35017): Partition port "soc_system:u0|onchip_memory2_1_s2_readdata[16]", driven by node "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_j072:auto_generated|ram_block1a16", does not drive logic File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/db/altsyncram_j072.tdf Line: 637
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Warning: OUTCLK port on the PLL is not properly connected on instance pll:pllinst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 41
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 42
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 43
    Warning (15610): No output dependent on input pin "TD_CLK27" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 77
    Warning (15610): No output dependent on input pin "TD_HS" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 78
    Warning (15610): No output dependent on input pin "TD_VS" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 80
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 97
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 109
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: A:/OneDrive - whu.edu.cn/whu/EI/Cyclone5DE10/project/multimeter/DE10_Standard_GHRD/de10_standard_ghrd.v Line: 206
Info (21057): Implemented 23919 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 161 output pins
    Info (21060): Implemented 133 bidirectional pins
    Info (21061): Implemented 22297 logic cells
    Info (21064): Implemented 620 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 5081 megabytes
    Info: Processing ended: Tue Jul 18 18:22:32 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


