\hypertarget{stm32h7xx__hal__tim_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+tim.\+h}
\label{stm32h7xx__hal__tim_8h_source}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_tim.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_tim.h}}
\mbox{\hyperlink{stm32h7xx__hal__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef STM32H7xx\_HAL\_TIM\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define STM32H7xx\_HAL\_TIM\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{38 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{46 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{47 \{}
\DoxyCodeLine{48   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};         }
\DoxyCodeLine{51   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}};       }
\DoxyCodeLine{54   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a49500eef6a2354eeee4adc005bf9cef6}{Period}};            }
\DoxyCodeLine{58   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}};     }
\DoxyCodeLine{61   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a3c2ea8434bbce30aa191a816e27f9c1f}{RepetitionCounter}};  }
\DoxyCodeLine{72   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}};  }
\DoxyCodeLine{74 \} \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}};}
\DoxyCodeLine{75 }
\DoxyCodeLine{79 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{80 \{}
\DoxyCodeLine{81   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};        }
\DoxyCodeLine{84   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};         }
\DoxyCodeLine{87   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};    }
\DoxyCodeLine{90   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};   }
\DoxyCodeLine{94   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}};    }
\DoxyCodeLine{99   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};   }
\DoxyCodeLine{103   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};  }
\DoxyCodeLine{106 \} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}};}
\DoxyCodeLine{107 }
\DoxyCodeLine{111 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{112 \{}
\DoxyCodeLine{113   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};        }
\DoxyCodeLine{116   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};         }
\DoxyCodeLine{119   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};    }
\DoxyCodeLine{122   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};   }
\DoxyCodeLine{126   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};   }
\DoxyCodeLine{130   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};  }
\DoxyCodeLine{134   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};    }
\DoxyCodeLine{137   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};   }
\DoxyCodeLine{140   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};      }
\DoxyCodeLine{142 \} \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}};}
\DoxyCodeLine{143 }
\DoxyCodeLine{147 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{148 \{}
\DoxyCodeLine{149   uint32\_t  \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};  }
\DoxyCodeLine{152   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};  }
\DoxyCodeLine{155   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}};  }
\DoxyCodeLine{158   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};     }
\DoxyCodeLine{160 \} \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}};}
\DoxyCodeLine{161 }
\DoxyCodeLine{165 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{166 \{}
\DoxyCodeLine{167   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab451cb61e197d30ca8d3ce1c820ae1a4}{EncoderMode}};   }
\DoxyCodeLine{170   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}};   }
\DoxyCodeLine{173   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ae0c7ebe03057c1dd939555d1d924afd1}{IC1Selection}};  }
\DoxyCodeLine{176   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};  }
\DoxyCodeLine{179   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}};     }
\DoxyCodeLine{182   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a67a8a854c58aedd9d37aa9f2ad4f49b4}{IC2Polarity}};   }
\DoxyCodeLine{185   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_af5b15660e7593a0fa62ee00059b3a9f4}{IC2Selection}};  }
\DoxyCodeLine{188   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a0ce08ea64b9e8986336acf65fbfc1976}{IC2Prescaler}};  }
\DoxyCodeLine{191   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab64eaec6065c8729c961721901f6a8d7}{IC2Filter}};     }
\DoxyCodeLine{193 \} \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}};}
\DoxyCodeLine{194 }
\DoxyCodeLine{198 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{199 \{}
\DoxyCodeLine{200   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_afe27815154e535b96e8fa1b4d2fdd596}{ClockSource}};     }
\DoxyCodeLine{202   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}};   }
\DoxyCodeLine{204   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}};  }
\DoxyCodeLine{206   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}};     }
\DoxyCodeLine{208 \} \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}};}
\DoxyCodeLine{209 }
\DoxyCodeLine{213 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{214 \{}
\DoxyCodeLine{215   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}};      }
\DoxyCodeLine{217   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a53908db365bf0aa50a9217dcee98b61c}{ClearInputSource}};     }
\DoxyCodeLine{219   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a952f89c595fc06fe7e0ad41f8992fda2}{ClearInputPolarity}};   }
\DoxyCodeLine{221   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a177e485feed1a56dbb578aa11f758c79}{ClearInputPrescaler}};  }
\DoxyCodeLine{224   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a79dfd4545a2fa8ca202bf0e80374db66}{ClearInputFilter}};     }
\DoxyCodeLine{226 \} \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}};}
\DoxyCodeLine{227 }
\DoxyCodeLine{233 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{234 \{}
\DoxyCodeLine{235   uint32\_t  \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}};   }
\DoxyCodeLine{237   uint32\_t  \mbox{\hyperlink{struct_t_i_m___master_config_type_def_a77efb471135bc618157fa16dac2ac502}{MasterOutputTrigger2}};  }
\DoxyCodeLine{239   uint32\_t  \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}};       }
\DoxyCodeLine{246 \} \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}};}
\DoxyCodeLine{247 }
\DoxyCodeLine{251 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{252 \{}
\DoxyCodeLine{253   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}};         }
\DoxyCodeLine{255   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}};      }
\DoxyCodeLine{257   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}};   }
\DoxyCodeLine{259   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2906798e3808ed40ac203a741512b55}{TriggerPrescaler}};  }
\DoxyCodeLine{261   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}};     }
\DoxyCodeLine{264 \} \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}};}
\DoxyCodeLine{265 }
\DoxyCodeLine{271 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{272 \{}
\DoxyCodeLine{273   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}};      }
\DoxyCodeLine{275   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}};     }
\DoxyCodeLine{277   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}};            }
\DoxyCodeLine{279   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}};             }
\DoxyCodeLine{281   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}};           }
\DoxyCodeLine{283   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}};        }
\DoxyCodeLine{285   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}};          }
\DoxyCodeLine{287 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{288   uint32\_t BreakAFMode;          }
\DoxyCodeLine{290 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{291   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2State}};          }
\DoxyCodeLine{293   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_ab6c707aba3ac6f861611a3c2a5915b40}{Break2Polarity}};       }
\DoxyCodeLine{295   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2Filter}};         }
\DoxyCodeLine{297 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{298   uint32\_t Break2AFMode;         }
\DoxyCodeLine{300 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{301   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}};      }
\DoxyCodeLine{303 \} \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}};}
\DoxyCodeLine{304 }
\DoxyCodeLine{308 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{309 \{}
\DoxyCodeLine{310   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}}             = 0x00U,    }
\DoxyCodeLine{311   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}}             = 0x01U,    }
\DoxyCodeLine{312   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}}              = 0x02U,    }
\DoxyCodeLine{313   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{HAL\_TIM\_STATE\_TIMEOUT}}           = 0x03U,    }
\DoxyCodeLine{314   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{HAL\_TIM\_STATE\_ERROR}}             = 0x04U     }
\DoxyCodeLine{315 \} \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}};}
\DoxyCodeLine{316 }
\DoxyCodeLine{320 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{321 \{}
\DoxyCodeLine{322   \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}}             = 0x00U,    }
\DoxyCodeLine{323   \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}             = 0x01U,    }
\DoxyCodeLine{324   \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}              = 0x02U,    }
\DoxyCodeLine{325 \} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}};}
\DoxyCodeLine{326 }
\DoxyCodeLine{330 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{331 \{}
\DoxyCodeLine{332   \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}}             = 0x00U,    }
\DoxyCodeLine{333   \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}}             = 0x01U,    }
\DoxyCodeLine{334   \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}}              = 0x02U,    }
\DoxyCodeLine{335 \} \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}};}
\DoxyCodeLine{336 }
\DoxyCodeLine{340 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{341 \{}
\DoxyCodeLine{342   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}}        = 0x01U,    }
\DoxyCodeLine{343   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}}        = 0x02U,    }
\DoxyCodeLine{344   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}}        = 0x04U,    }
\DoxyCodeLine{345   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}}        = 0x08U,    }
\DoxyCodeLine{346   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a50b9b4be055407e9f566d8da0a7e07cc}{HAL\_TIM\_ACTIVE\_CHANNEL\_5}}        = 0x10U,    }
\DoxyCodeLine{347   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a368a574b486286c87f763957a0ef9d93}{HAL\_TIM\_ACTIVE\_CHANNEL\_6}}        = 0x20U,    }
\DoxyCodeLine{348   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}}  = 0x00U     }
\DoxyCodeLine{349 \} \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}};}
\DoxyCodeLine{350 }
\DoxyCodeLine{354 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{355 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef}
\DoxyCodeLine{356 \#else}
\DoxyCodeLine{357 typedef struct}
\DoxyCodeLine{358 \#endif \textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}}
\DoxyCodeLine{359 \{}
\DoxyCodeLine{360   \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}                        *\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}};         }
\DoxyCodeLine{361   \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}               \mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}};              }
\DoxyCodeLine{362   \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}              \mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}};           }
\DoxyCodeLine{363   \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}                  *hdma[7];          }
\DoxyCodeLine{365   \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}                    \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};              }
\DoxyCodeLine{366   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}          \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};             }
\DoxyCodeLine{367   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}   ChannelState[6];   }
\DoxyCodeLine{368   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}   ChannelNState[4];  }
\DoxyCodeLine{369   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}}  \mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}};     }
\DoxyCodeLine{371 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{372   void (* Base\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);              }
\DoxyCodeLine{373   void (* Base\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);            }
\DoxyCodeLine{374   void (* IC\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                }
\DoxyCodeLine{375   void (* IC\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);              }
\DoxyCodeLine{376   void (* OC\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                }
\DoxyCodeLine{377   void (* OC\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);              }
\DoxyCodeLine{378   void (* PWM\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);               }
\DoxyCodeLine{379   void (* PWM\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);             }
\DoxyCodeLine{380   void (* OnePulse\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);          }
\DoxyCodeLine{381   void (* OnePulse\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);        }
\DoxyCodeLine{382   void (* Encoder\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);           }
\DoxyCodeLine{383   void (* Encoder\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);         }
\DoxyCodeLine{384   void (* HallSensor\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);        }
\DoxyCodeLine{385   void (* HallSensor\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);      }
\DoxyCodeLine{386   void (* PeriodElapsedCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);             }
\DoxyCodeLine{387   void (* PeriodElapsedHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);     }
\DoxyCodeLine{388   void (* TriggerCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                   }
\DoxyCodeLine{389   void (* TriggerHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);           }
\DoxyCodeLine{390   void (* IC\_CaptureCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                }
\DoxyCodeLine{391   void (* IC\_CaptureHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);        }
\DoxyCodeLine{392   void (* OC\_DelayElapsedCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);           }
\DoxyCodeLine{393   void (* PWM\_PulseFinishedCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);         }
\DoxyCodeLine{394   void (* PWM\_PulseFinishedHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim); }
\DoxyCodeLine{395   void (* ErrorCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                     }
\DoxyCodeLine{396   void (* CommutationCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);               }
\DoxyCodeLine{397   void (* CommutationHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);       }
\DoxyCodeLine{398   void (* BreakCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                     }
\DoxyCodeLine{399   void (* Break2Callback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                    }
\DoxyCodeLine{400 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{401 \} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}};}
\DoxyCodeLine{402 }
\DoxyCodeLine{403 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{407 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{408 \{}
\DoxyCodeLine{409   HAL\_TIM\_BASE\_MSPINIT\_CB\_ID              = 0x00U   }
\DoxyCodeLine{410   , HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID          = 0x01U   }
\DoxyCodeLine{411   , HAL\_TIM\_IC\_MSPINIT\_CB\_ID              = 0x02U   }
\DoxyCodeLine{412   , HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID            = 0x03U   }
\DoxyCodeLine{413   , HAL\_TIM\_OC\_MSPINIT\_CB\_ID              = 0x04U   }
\DoxyCodeLine{414   , HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID            = 0x05U   }
\DoxyCodeLine{415   , HAL\_TIM\_PWM\_MSPINIT\_CB\_ID             = 0x06U   }
\DoxyCodeLine{416   , HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID           = 0x07U   }
\DoxyCodeLine{417   , HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID       = 0x08U   }
\DoxyCodeLine{418   , HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID     = 0x09U   }
\DoxyCodeLine{419   , HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID         = 0x0AU   }
\DoxyCodeLine{420   , HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID       = 0x0BU   }
\DoxyCodeLine{421   , HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID     = 0x0CU   }
\DoxyCodeLine{422   , HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID   = 0x0DU   }
\DoxyCodeLine{423   , HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID          = 0x0EU   }
\DoxyCodeLine{424   , HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID     = 0x0FU   }
\DoxyCodeLine{425   , HAL\_TIM\_TRIGGER\_CB\_ID                 = 0x10U   }
\DoxyCodeLine{426   , HAL\_TIM\_TRIGGER\_HALF\_CB\_ID            = 0x11U   }
\DoxyCodeLine{428   , HAL\_TIM\_IC\_CAPTURE\_CB\_ID              = 0x12U   }
\DoxyCodeLine{429   , HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID         = 0x13U   }
\DoxyCodeLine{430   , HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID        = 0x14U   }
\DoxyCodeLine{431   , HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID      = 0x15U   }
\DoxyCodeLine{432   , HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID = 0x16U   }
\DoxyCodeLine{433   , HAL\_TIM\_ERROR\_CB\_ID                   = 0x17U   }
\DoxyCodeLine{434   , HAL\_TIM\_COMMUTATION\_CB\_ID             = 0x18U   }
\DoxyCodeLine{435   , HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID        = 0x19U   }
\DoxyCodeLine{436   , HAL\_TIM\_BREAK\_CB\_ID                   = 0x1AU   }
\DoxyCodeLine{437   , HAL\_TIM\_BREAK2\_CB\_ID                  = 0x1BU   }
\DoxyCodeLine{438 \} HAL\_TIM\_CallbackIDTypeDef;}
\DoxyCodeLine{439 }
\DoxyCodeLine{443 \textcolor{keyword}{typedef}  void (*pTIM\_CallbackTypeDef)(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);  }
\DoxyCodeLine{445 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{446 }
\DoxyCodeLine{450 \textcolor{comment}{/* End of exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{451 }
\DoxyCodeLine{452 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTSOURCE\_NONE           0x00000000U   }}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTSOURCE\_ETR            0x00000001U   }}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CR1                    0x00000000U}}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CR2                    0x00000001U}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define TIM\_DMABASE\_SMCR                   0x00000002U}}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#define TIM\_DMABASE\_DIER                   0x00000003U}}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define TIM\_DMABASE\_SR                     0x00000004U}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define TIM\_DMABASE\_EGR                    0x00000005U}}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCMR1                  0x00000006U}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCMR2                  0x00000007U}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCER                   0x00000008U}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CNT                    0x00000009U}}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define TIM\_DMABASE\_PSC                    0x0000000AU}}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define TIM\_DMABASE\_ARR                    0x0000000BU}}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define TIM\_DMABASE\_RCR                    0x0000000CU}}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR1                   0x0000000DU}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR2                   0x0000000EU}}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR3                   0x0000000FU}}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR4                   0x00000010U}}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define TIM\_DMABASE\_BDTR                   0x00000011U}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define TIM\_DMABASE\_DCR                    0x00000012U}}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define TIM\_DMABASE\_DMAR                   0x00000013U}}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCMR3                  0x00000015U}}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR5                   0x00000016U}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR6                   0x00000017U}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#if   defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define TIM\_DMABASE\_AF1                    0x00000018U}}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define TIM\_DMABASE\_AF2                    0x00000019U}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BREAK\_INPUT\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define TIM\_DMABASE\_TISEL                  0x0000001AU}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_UPDATE              TIM\_EGR\_UG     }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_CC1                 TIM\_EGR\_CC1G   }}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_CC2                 TIM\_EGR\_CC2G   }}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_CC3                 TIM\_EGR\_CC3G   }}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_CC4                 TIM\_EGR\_CC4G   }}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_COM                 TIM\_EGR\_COMG   }}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_TRIGGER             TIM\_EGR\_TG     }}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_BREAK               TIM\_EGR\_BG     }}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_BREAK2              TIM\_EGR\_B2G    }}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_RISING      0x00000000U                       }}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_FALLING     TIM\_CCER\_CC1P                     }}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE    (TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP)  }}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define TIM\_ETRPOLARITY\_INVERTED              TIM\_SMCR\_ETP                      }}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define TIM\_ETRPOLARITY\_NONINVERTED           0x00000000U                       }}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV1                 0x00000000U                       }}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV2                 TIM\_SMCR\_ETPS\_0                   }}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV4                 TIM\_SMCR\_ETPS\_1                   }}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV8                 TIM\_SMCR\_ETPS                     }}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_UP                 0x00000000U                          }}
\DoxyCodeLine{551 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_DOWN               TIM\_CR1\_DIR                          }}
\DoxyCodeLine{552 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED1     TIM\_CR1\_CMS\_0                        }}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED2     TIM\_CR1\_CMS\_1                        }}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED3     TIM\_CR1\_CMS                          }}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define TIM\_UIFREMAP\_DISABLE               0x00000000U                          }}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define TIM\_UIFREMAP\_ENABLE                TIM\_CR1\_UIFREMAP                     }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV1             0x00000000U                          }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV2             TIM\_CR1\_CKD\_0                        }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV4             TIM\_CR1\_CKD\_1                        }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define TIM\_OUTPUTSTATE\_DISABLE            0x00000000U                          }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define TIM\_OUTPUTSTATE\_ENABLE             TIM\_CCER\_CC1E                        }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define TIM\_AUTORELOAD\_PRELOAD\_DISABLE                0x00000000U               }}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define TIM\_AUTORELOAD\_PRELOAD\_ENABLE                 TIM\_CR1\_ARPE              }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define TIM\_OCFAST\_DISABLE                 0x00000000U                          }}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define TIM\_OCFAST\_ENABLE                  TIM\_CCMR1\_OC1FE                      }}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define TIM\_OUTPUTNSTATE\_DISABLE           0x00000000U                          }}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define TIM\_OUTPUTNSTATE\_ENABLE            TIM\_CCER\_CC1NE                       }}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define TIM\_OCPOLARITY\_HIGH                0x00000000U                          }}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define TIM\_OCPOLARITY\_LOW                 TIM\_CCER\_CC1P                        }}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define TIM\_OCNPOLARITY\_HIGH               0x00000000U                          }}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define TIM\_OCNPOLARITY\_LOW                TIM\_CCER\_CC1NP                       }}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define TIM\_OCIDLESTATE\_SET                TIM\_CR2\_OIS1                         }}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define TIM\_OCIDLESTATE\_RESET              0x00000000U                          }}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define TIM\_OCNIDLESTATE\_SET               TIM\_CR2\_OIS1N                        }}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define TIM\_OCNIDLESTATE\_RESET             0x00000000U                          }}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING      }}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING     }}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE    }}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define  TIM\_ENCODERINPUTPOLARITY\_RISING   TIM\_INPUTCHANNELPOLARITY\_RISING      }}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define  TIM\_ENCODERINPUTPOLARITY\_FALLING  TIM\_INPUTCHANNELPOLARITY\_FALLING     }}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_DIRECTTI           TIM\_CCMR1\_CC1S\_0                     }}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_INDIRECTTI         TIM\_CCMR1\_CC1S\_1                     }}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_TRC                TIM\_CCMR1\_CC1S                       }}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV1                     0x00000000U                          }}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV2                     TIM\_CCMR1\_IC1PSC\_0                   }}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV4                     TIM\_CCMR1\_IC1PSC\_1                   }}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV8                     TIM\_CCMR1\_IC1PSC                     }}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define TIM\_OPMODE\_SINGLE                  TIM\_CR1\_OPM                          }}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define TIM\_OPMODE\_REPETITIVE              0x00000000U                          }}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI1                      TIM\_SMCR\_SMS\_0                                                      }}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI2                      TIM\_SMCR\_SMS\_1                                                      }}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI12                     (TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)                                   }}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define TIM\_IT\_UPDATE                      TIM\_DIER\_UIE                         }}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define TIM\_IT\_CC1                         TIM\_DIER\_CC1IE                       }}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define TIM\_IT\_CC2                         TIM\_DIER\_CC2IE                       }}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define TIM\_IT\_CC3                         TIM\_DIER\_CC3IE                       }}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define TIM\_IT\_CC4                         TIM\_DIER\_CC4IE                       }}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define TIM\_IT\_COM                         TIM\_DIER\_COMIE                       }}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define TIM\_IT\_TRIGGER                     TIM\_DIER\_TIE                         }}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define TIM\_IT\_BREAK                       TIM\_DIER\_BIE                         }}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define TIM\_COMMUTATION\_TRGI              TIM\_CR2\_CCUS                          }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define TIM\_COMMUTATION\_SOFTWARE          0x00000000U                           }}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define TIM\_DMA\_UPDATE                     TIM\_DIER\_UDE                         }}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define TIM\_DMA\_CC1                        TIM\_DIER\_CC1DE                       }}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define TIM\_DMA\_CC2                        TIM\_DIER\_CC2DE                       }}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define TIM\_DMA\_CC3                        TIM\_DIER\_CC3DE                       }}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define TIM\_DMA\_CC4                        TIM\_DIER\_CC4DE                       }}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define TIM\_DMA\_COM                        TIM\_DIER\_COMDE                       }}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define TIM\_DMA\_TRIGGER                    TIM\_DIER\_TDE                         }}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define TIM\_CCDMAREQUEST\_CC                 0x00000000U                         }}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define TIM\_CCDMAREQUEST\_UPDATE             TIM\_CR2\_CCDS                        }}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define TIM\_FLAG\_UPDATE                    TIM\_SR\_UIF                           }}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC1                       TIM\_SR\_CC1IF                         }}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC2                       TIM\_SR\_CC2IF                         }}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC3                       TIM\_SR\_CC3IF                         }}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC4                       TIM\_SR\_CC4IF                         }}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC5                       TIM\_SR\_CC5IF                         }}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC6                       TIM\_SR\_CC6IF                         }}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define TIM\_FLAG\_COM                       TIM\_SR\_COMIF                         }}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define TIM\_FLAG\_TRIGGER                   TIM\_SR\_TIF                           }}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define TIM\_FLAG\_BREAK                     TIM\_SR\_BIF                           }}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define TIM\_FLAG\_BREAK2                    TIM\_SR\_B2IF                          }}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define TIM\_FLAG\_SYSTEM\_BREAK              TIM\_SR\_SBIF                          }}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC1OF                     TIM\_SR\_CC1OF                         }}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC2OF                     TIM\_SR\_CC2OF                         }}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC3OF                     TIM\_SR\_CC3OF                         }}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC4OF                     TIM\_SR\_CC4OF                         }}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_1                      0x00000000U                          }}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_2                      0x00000004U                          }}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_3                      0x00000008U                          }}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_4                      0x0000000CU                          }}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_5                      0x00000010U                          }}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_6                      0x00000014U                          }}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_ALL                    0x0000003CU                          }}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_INTERNAL    TIM\_SMCR\_ETPS\_0      }}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ETRMODE1    TIM\_TS\_ETRF          }}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ETRMODE2    TIM\_SMCR\_ETPS\_1      }}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI1ED       TIM\_TS\_TI1F\_ED       }}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI1         TIM\_TS\_TI1FP1        }}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI2         TIM\_TS\_TI2FP2        }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR0        TIM\_TS\_ITR0          }}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR1        TIM\_TS\_ITR1          }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR2        TIM\_TS\_ITR2          }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR3        TIM\_TS\_ITR3          }}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR4        TIM\_TS\_ITR4          }}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR5        TIM\_TS\_ITR5          }}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR6        TIM\_TS\_ITR6          }}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR7        TIM\_TS\_ITR7          }}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR8        TIM\_TS\_ITR8          }}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED           }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED        }}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING    }}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING   }}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE  }}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV1                 TIM\_ETRPRESCALER\_DIV1           }}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV2                 TIM\_ETRPRESCALER\_DIV2           }}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV4                 TIM\_ETRPRESCALER\_DIV4           }}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV8                 TIM\_ETRPRESCALER\_DIV8           }}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED      }}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED   }}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV1              TIM\_ETRPRESCALER\_DIV1         }}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV2              TIM\_ETRPRESCALER\_DIV2         }}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV4              TIM\_ETRPRESCALER\_DIV4         }}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV8              TIM\_ETRPRESCALER\_DIV8         }}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define TIM\_OSSR\_ENABLE                          TIM\_BDTR\_OSSR                  }}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define TIM\_OSSR\_DISABLE                         0x00000000U                    }}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define TIM\_OSSI\_ENABLE                          TIM\_BDTR\_OSSI                  }}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define TIM\_OSSI\_DISABLE                         0x00000000U                    }}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_OFF                  0x00000000U                          }}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_1                    TIM\_BDTR\_LOCK\_0                      }}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_2                    TIM\_BDTR\_LOCK\_1                      }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_3                    TIM\_BDTR\_LOCK                        }}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define TIM\_BREAK\_ENABLE                   TIM\_BDTR\_BKE                         }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define TIM\_BREAK\_DISABLE                  0x00000000U                          }}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define TIM\_BREAKPOLARITY\_LOW              0x00000000U                          }}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define TIM\_BREAKPOLARITY\_HIGH             TIM\_BDTR\_BKP                         }}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#if  defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{905 }
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define TIM\_BREAK\_AFMODE\_INPUT             0x00000000U                          }}
\DoxyCodeLine{910 \textcolor{preprocessor}{\#define TIM\_BREAK\_AFMODE\_BIDIRECTIONAL     TIM\_BDTR\_BKBID                       }}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{915 }
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define TIM\_BREAK2\_DISABLE                 0x00000000U                          }}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define TIM\_BREAK2\_ENABLE                  TIM\_BDTR\_BK2E                        }}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define TIM\_BREAK2POLARITY\_LOW             0x00000000U                          }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define TIM\_BREAK2POLARITY\_HIGH            TIM\_BDTR\_BK2P                        }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#if defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{934 }
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define TIM\_BREAK2\_AFMODE\_INPUT            0x00000000U                          }}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL    TIM\_BDTR\_BK2BID                      }}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{944 }
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define TIM\_AUTOMATICOUTPUT\_DISABLE        0x00000000U                          }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define TIM\_AUTOMATICOUTPUT\_ENABLE         TIM\_BDTR\_AOE                         }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define TIM\_GROUPCH5\_NONE                  0x00000000U                          }}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define TIM\_GROUPCH5\_OC1REFC               TIM\_CCR5\_GC5C1                       }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define TIM\_GROUPCH5\_OC2REFC               TIM\_CCR5\_GC5C2                       }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define TIM\_GROUPCH5\_OC3REFC               TIM\_CCR5\_GC5C3                       }}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define TIM\_TRGO\_RESET            0x00000000U                                      }}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define TIM\_TRGO\_ENABLE           TIM\_CR2\_MMS\_0                                    }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define TIM\_TRGO\_UPDATE           TIM\_CR2\_MMS\_1                                    }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC1              (TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0)                  }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC1REF           TIM\_CR2\_MMS\_2                                    }}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC2REF           (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_0)                  }}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC3REF           (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1)                  }}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC4REF           (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0)  }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define TIM\_TRGO2\_RESET                          0x00000000U                                                         }}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define TIM\_TRGO2\_ENABLE                         TIM\_CR2\_MMS2\_0                                                      }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define TIM\_TRGO2\_UPDATE                         TIM\_CR2\_MMS2\_1                                                      }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC1                            (TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC1REF                         TIM\_CR2\_MMS2\_2                                                      }}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC2REF                         (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC3REF                         (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC4REF                         (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC5REF                         TIM\_CR2\_MMS2\_3                                                      }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC6REF                         (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC4REF\_RISINGFALLING           (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC6REF\_RISINGFALLING           (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_RISING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2)                                   }}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_FALLING   (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_RISING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 |TIM\_CR2\_MMS2\_1)                   }}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_FALLING   (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0) }}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define TIM\_MASTERSLAVEMODE\_ENABLE         TIM\_SMCR\_MSM                         }}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define TIM\_MASTERSLAVEMODE\_DISABLE        0x00000000U                          }}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_DISABLE                0x00000000U                                        }}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_RESET                  TIM\_SMCR\_SMS\_2                                     }}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_GATED                  (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_0)                  }}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_TRIGGER                (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1)                  }}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_EXTERNAL1              (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0) }}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER  TIM\_SMCR\_SMS\_3                                     }}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define TIM\_OCMODE\_TIMING                   0x00000000U                                              }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define TIM\_OCMODE\_ACTIVE                   TIM\_CCMR1\_OC1M\_0                                         }}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define TIM\_OCMODE\_INACTIVE                 TIM\_CCMR1\_OC1M\_1                                         }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define TIM\_OCMODE\_TOGGLE                   (TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define TIM\_OCMODE\_PWM1                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1)                    }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define TIM\_OCMODE\_PWM2                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0) }}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define TIM\_OCMODE\_FORCED\_ACTIVE            (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define TIM\_OCMODE\_FORCED\_INACTIVE          TIM\_CCMR1\_OC1M\_2                                         }}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define TIM\_OCMODE\_RETRIGERRABLE\_OPM1      TIM\_CCMR1\_OC1M\_3                                          }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define TIM\_OCMODE\_RETRIGERRABLE\_OPM2      (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0)                     }}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define TIM\_OCMODE\_COMBINED\_PWM1           (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_2)                     }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define TIM\_OCMODE\_COMBINED\_PWM2           (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0 | TIM\_CCMR1\_OC1M\_2)  }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define TIM\_OCMODE\_ASSYMETRIC\_PWM1         (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_2)  }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define TIM\_OCMODE\_ASSYMETRIC\_PWM2         TIM\_CCMR1\_OC1M                                            }}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define TIM\_TS\_ITR0          0x00000000U                                                       }}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define TIM\_TS\_ITR1          TIM\_SMCR\_TS\_0                                                     }}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define TIM\_TS\_ITR2          TIM\_SMCR\_TS\_1                                                     }}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define TIM\_TS\_ITR3          (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1)                                   }}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define TIM\_TS\_ITR4          (TIM\_SMCR\_TS\_3)                                                   }}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define TIM\_TS\_ITR5          (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_3)                                   }}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define TIM\_TS\_ITR6          (TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_3)                                   }}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define TIM\_TS\_ITR7          (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_3)                   }}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define TIM\_TS\_ITR8          (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_3)                                   }}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define TIM\_TS\_ITR9          (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_3)                   }}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define TIM\_TS\_ITR10         (TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_3)                   }}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define TIM\_TS\_ITR11         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_3)   }}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define TIM\_TS\_ITR12         (TIM\_SMCR\_TS\_4)                                                   }}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define TIM\_TS\_ITR13         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_4)                                   }}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define TIM\_TS\_TI1F\_ED       TIM\_SMCR\_TS\_2                                                     }}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define TIM\_TS\_TI1FP1        (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_2)                                   }}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define TIM\_TS\_TI2FP2        (TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2)                                   }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define TIM\_TS\_ETRF          (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2)                   }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define TIM\_TS\_NONE          0x0000FFFFU                                                       }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED               }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED            }}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING        }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING       }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE      }}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV1             TIM\_ETRPRESCALER\_DIV1             }}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV2             TIM\_ETRPRESCALER\_DIV2             }}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV4             TIM\_ETRPRESCALER\_DIV4             }}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV8             TIM\_ETRPRESCALER\_DIV8             }}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define TIM\_TI1SELECTION\_CH1               0x00000000U                          }}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define TIM\_TI1SELECTION\_XORCOMBINATION    TIM\_CR2\_TI1S                         }}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_1TRANSFER       0x00000000U                          }}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_2TRANSFERS      0x00000100U                          }}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_3TRANSFERS      0x00000200U                          }}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_4TRANSFERS      0x00000300U                          }}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_5TRANSFERS      0x00000400U                          }}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_6TRANSFERS      0x00000500U                          }}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_7TRANSFERS      0x00000600U                          }}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_8TRANSFERS      0x00000700U                          }}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_9TRANSFERS      0x00000800U                          }}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_10TRANSFERS     0x00000900U                          }}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_11TRANSFERS     0x00000A00U                          }}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_12TRANSFERS     0x00000B00U                          }}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_13TRANSFERS     0x00000C00U                          }}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_14TRANSFERS     0x00000D00U                          }}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_15TRANSFERS     0x00000E00U                          }}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_16TRANSFERS     0x00000F00U                          }}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_17TRANSFERS     0x00001000U                          }}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_18TRANSFERS     0x00001100U                          }}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_UPDATE                ((uint16\_t) 0x0000)       }}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC1                   ((uint16\_t) 0x0001)       }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC2                   ((uint16\_t) 0x0002)       }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC3                   ((uint16\_t) 0x0003)       }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC4                   ((uint16\_t) 0x0004)       }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_COMMUTATION           ((uint16\_t) 0x0005)       }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_TRIGGER               ((uint16\_t) 0x0006)       }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define TIM\_CCx\_ENABLE                   0x00000001U                            }}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define TIM\_CCx\_DISABLE                  0x00000000U                            }}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define TIM\_CCxN\_ENABLE                  0x00000004U                            }}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define TIM\_CCxN\_DISABLE                 0x00000000U                            }}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define TIM\_BREAK\_SYSTEM\_ECC                 SYSCFG\_CFGR2\_ECCL   }}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define TIM\_BREAK\_SYSTEM\_PVD                 SYSCFG\_CFGR2\_PVDL   }}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR   SYSCFG\_CFGR2\_SPL    }}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define TIM\_BREAK\_SYSTEM\_LOCKUP              SYSCFG\_CFGR2\_CLL    }}
\DoxyCodeLine{1168 \textcolor{comment}{/* End of exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1169 }
\DoxyCodeLine{1170 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) do \{                                                               \(\backslash\)}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>State            = HAL\_TIM\_STATE\_RESET;         \(\backslash\)}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[0]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1183 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[1]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[2]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1185 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[3]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1186 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[4]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[5]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[0] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[1] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[2] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[3] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>DMABurstState    = HAL\_DMA\_BURST\_STATE\_RESET;   \(\backslash\)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>Base\_MspInitCallback         = NULL;            \(\backslash\)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>Base\_MspDeInitCallback       = NULL;            \(\backslash\)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>IC\_MspInitCallback           = NULL;            \(\backslash\)}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>IC\_MspDeInitCallback         = NULL;            \(\backslash\)}}
\DoxyCodeLine{1197 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>OC\_MspInitCallback           = NULL;            \(\backslash\)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>OC\_MspDeInitCallback         = NULL;            \(\backslash\)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>PWM\_MspInitCallback          = NULL;            \(\backslash\)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>PWM\_MspDeInitCallback        = NULL;            \(\backslash\)}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>OnePulse\_MspInitCallback     = NULL;            \(\backslash\)}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>OnePulse\_MspDeInitCallback   = NULL;            \(\backslash\)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>Encoder\_MspInitCallback      = NULL;            \(\backslash\)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>Encoder\_MspDeInitCallback    = NULL;            \(\backslash\)}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>HallSensor\_MspInitCallback   = NULL;            \(\backslash\)}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>HallSensor\_MspDeInitCallback = NULL;            \(\backslash\)}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{                                                     \} while(0)}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) do \{                                                               \(\backslash\)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>State            = HAL\_TIM\_STATE\_RESET;         \(\backslash\)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[0]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[1]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[2]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1214 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[3]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[4]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[5]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[0] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[1] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[2] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[3] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>DMABurstState    = HAL\_DMA\_BURST\_STATE\_RESET;   \(\backslash\)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{                                                     \} while(0)}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1224 }
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE(\_\_HANDLE\_\_)                 ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=(TIM\_CR1\_CEN))}}
\DoxyCodeLine{1231 }
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_MOE\_ENABLE(\_\_HANDLE\_\_)             ((\_\_HANDLE\_\_)-\/>Instance-\/>BDTR|=(TIM\_BDTR\_MOE))}}
\DoxyCodeLine{1238 }
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE(\_\_HANDLE\_\_) \(\backslash\)}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{  do \{ \(\backslash\)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{    if (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& TIM\_CCER\_CCxE\_MASK) == 0UL) \(\backslash\)}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{    \{ \(\backslash\)}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{      if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& TIM\_CCER\_CCxNE\_MASK) == 0UL) \(\backslash\)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{      \{ \(\backslash\)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{        (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= \string~(TIM\_CR1\_CEN); \(\backslash\)}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{      \} \(\backslash\)}}
\DoxyCodeLine{1252 \textcolor{preprocessor}{    \} \(\backslash\)}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1254 }
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_MOE\_DISABLE(\_\_HANDLE\_\_) \(\backslash\)}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{  do \{ \(\backslash\)}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{    if (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& TIM\_CCER\_CCxE\_MASK) == 0UL) \(\backslash\)}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{    \{ \(\backslash\)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{      if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& TIM\_CCER\_CCxNE\_MASK) == 0UL) \(\backslash\)}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{      \{ \(\backslash\)}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{        (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR \&= \string~(TIM\_BDTR\_MOE); \(\backslash\)}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{      \} \(\backslash\)}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{    \} \(\backslash\)}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1272 }
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_MOE\_DISABLE\_UNCONDITIONALLY(\_\_HANDLE\_\_)  (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR \&= \string~(TIM\_BDTR\_MOE)}}
\DoxyCodeLine{1280 }
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)    ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1296 }
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)   ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \&= \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1312 }
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_DMA(\_\_HANDLE\_\_, \_\_DMA\_\_)         ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER |= (\_\_DMA\_\_))}}
\DoxyCodeLine{1327 }
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_DMA(\_\_HANDLE\_\_, \_\_DMA\_\_)        ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \&= \string~(\_\_DMA\_\_))}}
\DoxyCodeLine{1342 }
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_)          (((\_\_HANDLE\_\_)-\/>Instance-\/>SR \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{1366 }
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_CLEAR\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_)        ((\_\_HANDLE\_\_)-\/>Instance-\/>SR = \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{1390 }
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_IT\_SOURCE(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_) ((((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \& (\_\_INTERRUPT\_\_)) \(\backslash\)}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{                                                             == (\_\_INTERRUPT\_\_)) ? SET : RESET)}}
\DoxyCodeLine{1408 }
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_CLEAR\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)      ((\_\_HANDLE\_\_)-\/>Instance-\/>SR = \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1424 }
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_UIFREMAP\_ENABLE(\_\_HANDLE\_\_)    (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 |= TIM\_CR1\_UIFREMAP))}}
\DoxyCodeLine{1434 }
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_UIFREMAP\_DISABLE(\_\_HANDLE\_\_)    (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= \string~TIM\_CR1\_UIFREMAP))}}
\DoxyCodeLine{1442 }
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_UIFCPY(\_\_COUNTER\_\_)    (((\_\_COUNTER\_\_) \& (TIM\_CNT\_UIFCPY)) == (TIM\_CNT\_UIFCPY))}}
\DoxyCodeLine{1450 }
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_IS\_TIM\_COUNTING\_DOWN(\_\_HANDLE\_\_)    (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&(TIM\_CR1\_DIR)) == (TIM\_CR1\_DIR))}}
\DoxyCodeLine{1459 }
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_PRESCALER(\_\_HANDLE\_\_, \_\_PRESC\_\_)       ((\_\_HANDLE\_\_)-\/>Instance-\/>PSC = (\_\_PRESC\_\_))}}
\DoxyCodeLine{1467 }
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_COUNTER(\_\_HANDLE\_\_, \_\_COUNTER\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT = (\_\_COUNTER\_\_))}}
\DoxyCodeLine{1478 }
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_COUNTER(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT)}}
\DoxyCodeLine{1485 }
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_AUTORELOAD(\_\_HANDLE\_\_, \_\_AUTORELOAD\_\_) \(\backslash\)}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{  do\{                                                    \(\backslash\)}}
\DoxyCodeLine{1494 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Instance-\/>ARR = (\_\_AUTORELOAD\_\_);  \(\backslash\)}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Init.Period = (\_\_AUTORELOAD\_\_);    \(\backslash\)}}
\DoxyCodeLine{1496 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1497 }
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_AUTORELOAD(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>ARR)}}
\DoxyCodeLine{1504 }
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_CLOCKDIVISION(\_\_HANDLE\_\_, \_\_CKD\_\_) \(\backslash\)}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{  do\{                                                   \(\backslash\)}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= (\string~TIM\_CR1\_CKD);  \(\backslash\)}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 |= (\_\_CKD\_\_);       \(\backslash\)}}
\DoxyCodeLine{1519 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Init.ClockDivision = (\_\_CKD\_\_);   \(\backslash\)}}
\DoxyCodeLine{1520 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1521 }
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_CLOCKDIVISION(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \& TIM\_CR1\_CKD)}}
\DoxyCodeLine{1531 }
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_ICPRESCALER(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_ICPSC\_\_) \(\backslash\)}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{  do\{                                                    \(\backslash\)}}
\DoxyCodeLine{1552 \textcolor{preprocessor}{    TIM\_RESET\_ICPRESCALERVALUE((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_));  \(\backslash\)}}
\DoxyCodeLine{1553 \textcolor{preprocessor}{    TIM\_SET\_ICPRESCALERVALUE((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_), (\_\_ICPSC\_\_)); \(\backslash\)}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1555 }
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_ICPRESCALER(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)  \(\backslash\)}}
\DoxyCodeLine{1572 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \& TIM\_CCMR1\_IC1PSC) :\(\backslash\)}}
\DoxyCodeLine{1573 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \& TIM\_CCMR1\_IC2PSC) >> 8U) :\(\backslash\)}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \& TIM\_CCMR2\_IC3PSC) :\(\backslash\)}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{   (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \& TIM\_CCMR2\_IC4PSC)) >> 8U)}}
\DoxyCodeLine{1576 }
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_COMPARE(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_COMPARE\_\_) \(\backslash\)}}
\DoxyCodeLine{1592 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1595 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1596 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR5 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1597 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR6 = (\_\_COMPARE\_\_)))}}
\DoxyCodeLine{1598 }
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_COMPARE(\_\_HANDLE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1) :\(\backslash\)}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2) :\(\backslash\)}}
\DoxyCodeLine{1615 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3) :\(\backslash\)}}
\DoxyCodeLine{1616 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4) :\(\backslash\)}}
\DoxyCodeLine{1617 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR5) :\(\backslash\)}}
\DoxyCodeLine{1618 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR6))}}
\DoxyCodeLine{1619 }
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_OCxPRELOAD(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)    \(\backslash\)}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC1PE) :\(\backslash\)}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC2PE) :\(\backslash\)}}
\DoxyCodeLine{1636 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC3PE) :\(\backslash\)}}
\DoxyCodeLine{1637 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC4PE) :\(\backslash\)}}
\DoxyCodeLine{1638 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC5PE) :\(\backslash\)}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC6PE))}}
\DoxyCodeLine{1640 }
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_OCxPRELOAD(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)    \(\backslash\)}}
\DoxyCodeLine{1655 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC1PE) :\(\backslash\)}}
\DoxyCodeLine{1656 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC2PE) :\(\backslash\)}}
\DoxyCodeLine{1657 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC3PE) :\(\backslash\)}}
\DoxyCodeLine{1658 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC4PE) :\(\backslash\)}}
\DoxyCodeLine{1659 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC5PE) :\(\backslash\)}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC6PE))}}
\DoxyCodeLine{1661 }
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_OCxFAST(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)    \(\backslash\)}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC1FE) :\(\backslash\)}}
\DoxyCodeLine{1681 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC2FE) :\(\backslash\)}}
\DoxyCodeLine{1682 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC3FE) :\(\backslash\)}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC4FE) :\(\backslash\)}}
\DoxyCodeLine{1684 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC5FE) :\(\backslash\)}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC6FE))}}
\DoxyCodeLine{1686 }
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_OCxFAST(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)    \(\backslash\)}}
\DoxyCodeLine{1705 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC1FE) :\(\backslash\)}}
\DoxyCodeLine{1706 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC2FE) :\(\backslash\)}}
\DoxyCodeLine{1707 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC3FE) :\(\backslash\)}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC4FE) :\(\backslash\)}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC5FE) :\(\backslash\)}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC6FE))}}
\DoxyCodeLine{1711 }
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_URS\_ENABLE(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|= TIM\_CR1\_URS)}}
\DoxyCodeLine{1721 }
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_URS\_DISABLE(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\&=\string~TIM\_CR1\_URS)}}
\DoxyCodeLine{1734 }
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_POLARITY\_\_)    \(\backslash\)}}
\DoxyCodeLine{1751 \textcolor{preprocessor}{  do\{                                                                     \(\backslash\)}}
\DoxyCodeLine{1752 \textcolor{preprocessor}{    TIM\_RESET\_CAPTUREPOLARITY((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_));               \(\backslash\)}}
\DoxyCodeLine{1753 \textcolor{preprocessor}{    TIM\_SET\_CAPTUREPOLARITY((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_), (\_\_POLARITY\_\_)); \(\backslash\)}}
\DoxyCodeLine{1754 \textcolor{preprocessor}{  \}while(0)}}
\DoxyCodeLine{1755 }
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SELECT\_CCDMAREQUEST(\_\_HANDLE\_\_, \_\_CCDMA\_\_)    \(\backslash\)}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{  MODIFY\_REG((\_\_HANDLE\_\_)-\/>Instance-\/>CR2, TIM\_CR2\_CCDS, (\_\_CCDMA\_\_))}}
\DoxyCodeLine{1766 }
\DoxyCodeLine{1770 \textcolor{comment}{/* End of exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1771 }
\DoxyCodeLine{1772 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1776 \textcolor{comment}{/* The counter of a timer instance is disabled only if all the CCx and CCxN}}
\DoxyCodeLine{1777 \textcolor{comment}{   channels have been disabled */}}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define TIM\_CCER\_CCxE\_MASK  ((uint32\_t)(TIM\_CCER\_CC1E | TIM\_CCER\_CC2E | TIM\_CCER\_CC3E | TIM\_CCER\_CC4E))}}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define TIM\_CCER\_CCxNE\_MASK ((uint32\_t)(TIM\_CCER\_CC1NE | TIM\_CCER\_CC2NE | TIM\_CCER\_CC3NE))}}
\DoxyCodeLine{1783 \textcolor{comment}{/* End of private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1784 }
\DoxyCodeLine{1785 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_SOURCE(\_\_MODE\_\_)  (((\_\_MODE\_\_) == TIM\_CLEARINPUTSOURCE\_NONE)      || \(\backslash\)}}
\DoxyCodeLine{1790 \textcolor{preprocessor}{                                             ((\_\_MODE\_\_) == TIM\_CLEARINPUTSOURCE\_ETR))}}
\DoxyCodeLine{1791 }
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_BASE(\_\_BASE\_\_) (((\_\_BASE\_\_) == TIM\_DMABASE\_CR1)   || \(\backslash\)}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CR2)   || \(\backslash\)}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_SMCR)  || \(\backslash\)}}
\DoxyCodeLine{1795 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_DIER)  || \(\backslash\)}}
\DoxyCodeLine{1796 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_SR)    || \(\backslash\)}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_EGR)   || \(\backslash\)}}
\DoxyCodeLine{1798 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCMR1) || \(\backslash\)}}
\DoxyCodeLine{1799 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCMR2) || \(\backslash\)}}
\DoxyCodeLine{1800 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCER)  || \(\backslash\)}}
\DoxyCodeLine{1801 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CNT)   || \(\backslash\)}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_PSC)   || \(\backslash\)}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_ARR)   || \(\backslash\)}}
\DoxyCodeLine{1804 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_RCR)   || \(\backslash\)}}
\DoxyCodeLine{1805 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR1)  || \(\backslash\)}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR2)  || \(\backslash\)}}
\DoxyCodeLine{1807 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR3)  || \(\backslash\)}}
\DoxyCodeLine{1808 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR4)  || \(\backslash\)}}
\DoxyCodeLine{1809 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_BDTR)  || \(\backslash\)}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCMR3) || \(\backslash\)}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR5)  || \(\backslash\)}}
\DoxyCodeLine{1812 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR6)  || \(\backslash\)}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_AF1)   || \(\backslash\)}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_AF2)   || \(\backslash\)}}
\DoxyCodeLine{1815 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_TISEL))}}
\DoxyCodeLine{1816 }
\DoxyCodeLine{1817 }
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define IS\_TIM\_EVENT\_SOURCE(\_\_SOURCE\_\_) ((((\_\_SOURCE\_\_) \& 0xFFFFFE00U) == 0x00000000U) \&\& ((\_\_SOURCE\_\_) != 0x00000000U))}}
\DoxyCodeLine{1819 }
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE(\_\_MODE\_\_)      (((\_\_MODE\_\_) == TIM\_COUNTERMODE\_UP)              || \(\backslash\)}}
\DoxyCodeLine{1821 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_COUNTERMODE\_DOWN)            || \(\backslash\)}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_COUNTERMODE\_CENTERALIGNED1)  || \(\backslash\)}}
\DoxyCodeLine{1823 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_COUNTERMODE\_CENTERALIGNED2)  || \(\backslash\)}}
\DoxyCodeLine{1824 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_COUNTERMODE\_CENTERALIGNED3))}}
\DoxyCodeLine{1825 }
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#define IS\_TIM\_UIFREMAP\_MODE(\_\_MODE\_\_)     (((\_\_MODE\_\_) == TIM\_UIFREMAP\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1827 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_UIFREMAP\_ENALE))}}
\DoxyCodeLine{1828 }
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKDIVISION\_DIV(\_\_DIV\_\_)  (((\_\_DIV\_\_) == TIM\_CLOCKDIVISION\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{                                            ((\_\_DIV\_\_) == TIM\_CLOCKDIVISION\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1831 \textcolor{preprocessor}{                                            ((\_\_DIV\_\_) == TIM\_CLOCKDIVISION\_DIV4))}}
\DoxyCodeLine{1832 }
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define IS\_TIM\_AUTORELOAD\_PRELOAD(PRELOAD) (((PRELOAD) == TIM\_AUTORELOAD\_PRELOAD\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{                                            ((PRELOAD) == TIM\_AUTORELOAD\_PRELOAD\_ENABLE))}}
\DoxyCodeLine{1835 }
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define IS\_TIM\_FAST\_STATE(\_\_STATE\_\_)       (((\_\_STATE\_\_) == TIM\_OCFAST\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1837 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OCFAST\_ENABLE))}}
\DoxyCodeLine{1838 }
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define IS\_TIM\_OC\_POLARITY(\_\_POLARITY\_\_)   (((\_\_POLARITY\_\_) == TIM\_OCPOLARITY\_HIGH) || \(\backslash\)}}
\DoxyCodeLine{1840 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_OCPOLARITY\_LOW))}}
\DoxyCodeLine{1841 }
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define IS\_TIM\_OCN\_POLARITY(\_\_POLARITY\_\_)  (((\_\_POLARITY\_\_) == TIM\_OCNPOLARITY\_HIGH) || \(\backslash\)}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_OCNPOLARITY\_LOW))}}
\DoxyCodeLine{1844 }
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define IS\_TIM\_OCIDLE\_STATE(\_\_STATE\_\_)     (((\_\_STATE\_\_) == TIM\_OCIDLESTATE\_SET) || \(\backslash\)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OCIDLESTATE\_RESET))}}
\DoxyCodeLine{1847 }
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define IS\_TIM\_OCNIDLE\_STATE(\_\_STATE\_\_)    (((\_\_STATE\_\_) == TIM\_OCNIDLESTATE\_SET) || \(\backslash\)}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OCNIDLESTATE\_RESET))}}
\DoxyCodeLine{1850 }
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODERINPUT\_POLARITY(\_\_POLARITY\_\_)   (((\_\_POLARITY\_\_) == TIM\_ENCODERINPUTPOLARITY\_RISING)   || \(\backslash\)}}
\DoxyCodeLine{1852 \textcolor{preprocessor}{                                                      ((\_\_POLARITY\_\_) == TIM\_ENCODERINPUTPOLARITY\_FALLING))}}
\DoxyCodeLine{1853 }
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_POLARITY(\_\_POLARITY\_\_)   (((\_\_POLARITY\_\_) == TIM\_ICPOLARITY\_RISING)   || \(\backslash\)}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_ICPOLARITY\_FALLING)  || \(\backslash\)}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_ICPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{1857 }
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_SELECTION(\_\_SELECTION\_\_) (((\_\_SELECTION\_\_) == TIM\_ICSELECTION\_DIRECTTI) || \(\backslash\)}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{                                            ((\_\_SELECTION\_\_) == TIM\_ICSELECTION\_INDIRECTTI) || \(\backslash\)}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{                                            ((\_\_SELECTION\_\_) == TIM\_ICSELECTION\_TRC))}}
\DoxyCodeLine{1861 }
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_PRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == TIM\_ICPSC\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{                                            ((\_\_PRESCALER\_\_) == TIM\_ICPSC\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1864 \textcolor{preprocessor}{                                            ((\_\_PRESCALER\_\_) == TIM\_ICPSC\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{1865 \textcolor{preprocessor}{                                            ((\_\_PRESCALER\_\_) == TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{1866 }
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define IS\_TIM\_OPM\_MODE(\_\_MODE\_\_)          (((\_\_MODE\_\_) == TIM\_OPMODE\_SINGLE) || \(\backslash\)}}
\DoxyCodeLine{1868 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_OPMODE\_REPETITIVE))}}
\DoxyCodeLine{1869 }
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_MODE(\_\_MODE\_\_)      (((\_\_MODE\_\_) == TIM\_ENCODERMODE\_TI1) || \(\backslash\)}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_ENCODERMODE\_TI2) || \(\backslash\)}}
\DoxyCodeLine{1872 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_ENCODERMODE\_TI12))}}
\DoxyCodeLine{1873 }
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_SOURCE(\_\_SOURCE\_\_) ((((\_\_SOURCE\_\_) \& 0xFFFF80FFU) == 0x00000000U) \&\& ((\_\_SOURCE\_\_) != 0x00000000U))}}
\DoxyCodeLine{1875 }
\DoxyCodeLine{1876 \textcolor{preprocessor}{\#define IS\_TIM\_CHANNELS(\_\_CHANNEL\_\_)       (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) || \(\backslash\)}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) || \(\backslash\)}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) || \(\backslash\)}}
\DoxyCodeLine{1880 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) || \(\backslash\)}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_6) || \(\backslash\)}}
\DoxyCodeLine{1882 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_ALL))}}
\DoxyCodeLine{1883 }
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define IS\_TIM\_OPM\_CHANNELS(\_\_CHANNEL\_\_)   (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{1885 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2))}}
\DoxyCodeLine{1886 }
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define IS\_TIM\_COMPLEMENTARY\_CHANNELS(\_\_CHANNEL\_\_) (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{                                                    ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) || \(\backslash\)}}
\DoxyCodeLine{1889 \textcolor{preprocessor}{                                                    ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3))}}
\DoxyCodeLine{1890 }
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE(\_\_CLOCK\_\_) (((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_INTERNAL) || \(\backslash\)}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ETRMODE1) || \(\backslash\)}}
\DoxyCodeLine{1893 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ETRMODE2) || \(\backslash\)}}
\DoxyCodeLine{1894 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_TI1ED)    || \(\backslash\)}}
\DoxyCodeLine{1895 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_TI1)      || \(\backslash\)}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_TI2)      || \(\backslash\)}}
\DoxyCodeLine{1897 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ITR0)     || \(\backslash\)}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ITR1)     || \(\backslash\)}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ITR2)     || \(\backslash\)}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ITR3))}}
\DoxyCodeLine{1901 }
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKPOLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_INVERTED)    || \(\backslash\)}}
\DoxyCodeLine{1903 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_NONINVERTED) || \(\backslash\)}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_RISING)      || \(\backslash\)}}
\DoxyCodeLine{1905 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_FALLING)     || \(\backslash\)}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{1907 }
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKPRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == TIM\_CLOCKPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{                                              ((\_\_PRESCALER\_\_) == TIM\_CLOCKPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{                                              ((\_\_PRESCALER\_\_) == TIM\_CLOCKPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{1911 \textcolor{preprocessor}{                                              ((\_\_PRESCALER\_\_) == TIM\_CLOCKPRESCALER\_DIV8))}}
\DoxyCodeLine{1912 }
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKFILTER(\_\_ICFILTER\_\_)      ((\_\_ICFILTER\_\_) <= 0xFU)}}
\DoxyCodeLine{1914 }
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_POLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == TIM\_CLEARINPUTPOLARITY\_INVERTED) || \(\backslash\)}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{                                                  ((\_\_POLARITY\_\_) == TIM\_CLEARINPUTPOLARITY\_NONINVERTED))}}
\DoxyCodeLine{1917 }
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_PRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == TIM\_CLEARINPUTPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{                                                    ((\_\_PRESCALER\_\_) == TIM\_CLEARINPUTPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{                                                    ((\_\_PRESCALER\_\_) == TIM\_CLEARINPUTPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{1921 \textcolor{preprocessor}{                                                    ((\_\_PRESCALER\_\_) == TIM\_CLEARINPUTPRESCALER\_DIV8))}}
\DoxyCodeLine{1922 }
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_FILTER(\_\_ICFILTER\_\_) ((\_\_ICFILTER\_\_) <= 0xFU)}}
\DoxyCodeLine{1924 }
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define IS\_TIM\_OSSR\_STATE(\_\_STATE\_\_)       (((\_\_STATE\_\_) == TIM\_OSSR\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OSSR\_DISABLE))}}
\DoxyCodeLine{1927 }
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define IS\_TIM\_OSSI\_STATE(\_\_STATE\_\_)       (((\_\_STATE\_\_) == TIM\_OSSI\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OSSI\_DISABLE))}}
\DoxyCodeLine{1930 }
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define IS\_TIM\_LOCK\_LEVEL(\_\_LEVEL\_\_)       (((\_\_LEVEL\_\_) == TIM\_LOCKLEVEL\_OFF) || \(\backslash\)}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{                                            ((\_\_LEVEL\_\_) == TIM\_LOCKLEVEL\_1)   || \(\backslash\)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{                                            ((\_\_LEVEL\_\_) == TIM\_LOCKLEVEL\_2)   || \(\backslash\)}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{                                            ((\_\_LEVEL\_\_) == TIM\_LOCKLEVEL\_3))}}
\DoxyCodeLine{1935 }
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_FILTER(\_\_BRKFILTER\_\_) ((\_\_BRKFILTER\_\_) <= 0xFUL)}}
\DoxyCodeLine{1937 }
\DoxyCodeLine{1938 }
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_STATE(\_\_STATE\_\_)      (((\_\_STATE\_\_) == TIM\_BREAK\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1940 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_BREAK\_DISABLE))}}
\DoxyCodeLine{1941 }
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_POLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == TIM\_BREAKPOLARITY\_LOW) || \(\backslash\)}}
\DoxyCodeLine{1943 \textcolor{preprocessor}{                                             ((\_\_POLARITY\_\_) == TIM\_BREAKPOLARITY\_HIGH))}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#if  defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{1945 }
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_AFMODE(\_\_AFMODE\_\_) (((\_\_AFMODE\_\_) == TIM\_BREAK\_AFMODE\_INPUT) || \(\backslash\)}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{                                         ((\_\_AFMODE\_\_) == TIM\_BREAK\_AFMODE\_BIDIRECTIONAL))}}
\DoxyCodeLine{1948 }
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1950 }
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK2\_STATE(\_\_STATE\_\_)     (((\_\_STATE\_\_) == TIM\_BREAK2\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_BREAK2\_DISABLE))}}
\DoxyCodeLine{1953 }
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK2\_POLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == TIM\_BREAK2POLARITY\_LOW) || \(\backslash\)}}
\DoxyCodeLine{1955 \textcolor{preprocessor}{                                              ((\_\_POLARITY\_\_) == TIM\_BREAK2POLARITY\_HIGH))}}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#if  defined(TIM\_BDTR\_BKBID)}}
\DoxyCodeLine{1957 }
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK2\_AFMODE(\_\_AFMODE\_\_) (((\_\_AFMODE\_\_) == TIM\_BREAK2\_AFMODE\_INPUT) || \(\backslash\)}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{                                          ((\_\_AFMODE\_\_) == TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL))}}
\DoxyCodeLine{1960 }
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM\_BDTR\_BKBID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1962 }
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(\_\_STATE\_\_) (((\_\_STATE\_\_) == TIM\_AUTOMATICOUTPUT\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1964 \textcolor{preprocessor}{                                                  ((\_\_STATE\_\_) == TIM\_AUTOMATICOUTPUT\_DISABLE))}}
\DoxyCodeLine{1965 }
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define IS\_TIM\_GROUPCH5(\_\_OCREF\_\_) ((((\_\_OCREF\_\_) \& 0x1FFFFFFFU) == 0x00000000U))}}
\DoxyCodeLine{1967 }
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define IS\_TIM\_TRGO\_SOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == TIM\_TRGO\_RESET)  || \(\backslash\)}}
\DoxyCodeLine{1969 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1970 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_UPDATE) || \(\backslash\)}}
\DoxyCodeLine{1971 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC1)    || \(\backslash\)}}
\DoxyCodeLine{1972 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC1REF) || \(\backslash\)}}
\DoxyCodeLine{1973 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC2REF) || \(\backslash\)}}
\DoxyCodeLine{1974 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC3REF) || \(\backslash\)}}
\DoxyCodeLine{1975 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC4REF))}}
\DoxyCodeLine{1976 }
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define IS\_TIM\_TRGO2\_SOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == TIM\_TRGO2\_RESET)                        || \(\backslash\)}}
\DoxyCodeLine{1978 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_ENABLE)                       || \(\backslash\)}}
\DoxyCodeLine{1979 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_UPDATE)                       || \(\backslash\)}}
\DoxyCodeLine{1980 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC1)                          || \(\backslash\)}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC1REF)                       || \(\backslash\)}}
\DoxyCodeLine{1982 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC2REF)                       || \(\backslash\)}}
\DoxyCodeLine{1983 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC3REF)                       || \(\backslash\)}}
\DoxyCodeLine{1984 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC3REF)                       || \(\backslash\)}}
\DoxyCodeLine{1985 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC4REF)                       || \(\backslash\)}}
\DoxyCodeLine{1986 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC5REF)                       || \(\backslash\)}}
\DoxyCodeLine{1987 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC6REF)                       || \(\backslash\)}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC4REF\_RISINGFALLING)         || \(\backslash\)}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC6REF\_RISINGFALLING)         || \(\backslash\)}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_RISING)  || \(\backslash\)}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_FALLING) || \(\backslash\)}}
\DoxyCodeLine{1992 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_RISING)  || \(\backslash\)}}
\DoxyCodeLine{1993 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_FALLING))}}
\DoxyCodeLine{1994 }
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#define IS\_TIM\_MSM\_STATE(\_\_STATE\_\_)      (((\_\_STATE\_\_) == TIM\_MASTERSLAVEMODE\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1996 \textcolor{preprocessor}{                                          ((\_\_STATE\_\_) == TIM\_MASTERSLAVEMODE\_DISABLE))}}
\DoxyCodeLine{1997 }
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_MODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == TIM\_SLAVEMODE\_DISABLE)   || \(\backslash\)}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_RESET)     || \(\backslash\)}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_GATED)     || \(\backslash\)}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_TRIGGER)   || \(\backslash\)}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_EXTERNAL1) || \(\backslash\)}}
\DoxyCodeLine{2003 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER))}}
\DoxyCodeLine{2004 }
\DoxyCodeLine{2005 \textcolor{preprocessor}{\#define IS\_TIM\_PWM\_MODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == TIM\_OCMODE\_PWM1)               || \(\backslash\)}}
\DoxyCodeLine{2006 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_PWM2)               || \(\backslash\)}}
\DoxyCodeLine{2007 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_COMBINED\_PWM1)      || \(\backslash\)}}
\DoxyCodeLine{2008 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_COMBINED\_PWM2)      || \(\backslash\)}}
\DoxyCodeLine{2009 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_ASSYMETRIC\_PWM1)    || \(\backslash\)}}
\DoxyCodeLine{2010 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_ASSYMETRIC\_PWM2))}}
\DoxyCodeLine{2011 }
\DoxyCodeLine{2012 \textcolor{preprocessor}{\#define IS\_TIM\_OC\_MODE(\_\_MODE\_\_)  (((\_\_MODE\_\_) == TIM\_OCMODE\_TIMING)             || \(\backslash\)}}
\DoxyCodeLine{2013 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_ACTIVE)             || \(\backslash\)}}
\DoxyCodeLine{2014 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_INACTIVE)           || \(\backslash\)}}
\DoxyCodeLine{2015 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_TOGGLE)             || \(\backslash\)}}
\DoxyCodeLine{2016 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_FORCED\_ACTIVE)      || \(\backslash\)}}
\DoxyCodeLine{2017 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_FORCED\_INACTIVE)    || \(\backslash\)}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_RETRIGERRABLE\_OPM1) || \(\backslash\)}}
\DoxyCodeLine{2019 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_RETRIGERRABLE\_OPM2))}}
\DoxyCodeLine{2020 }
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGER\_SELECTION(\_\_SELECTION\_\_) (((\_\_SELECTION\_\_) == TIM\_TS\_ITR0)    || \(\backslash\)}}
\DoxyCodeLine{2022 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR1)    || \(\backslash\)}}
\DoxyCodeLine{2023 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR2)    || \(\backslash\)}}
\DoxyCodeLine{2024 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR3)    || \(\backslash\)}}
\DoxyCodeLine{2025 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR4)    || \(\backslash\)}}
\DoxyCodeLine{2026 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR5)    || \(\backslash\)}}
\DoxyCodeLine{2027 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR6)    || \(\backslash\)}}
\DoxyCodeLine{2028 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR7)    || \(\backslash\)}}
\DoxyCodeLine{2029 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR8)    || \(\backslash\)}}
\DoxyCodeLine{2030 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR12)   || \(\backslash\)}}
\DoxyCodeLine{2031 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR13)   || \(\backslash\)}}
\DoxyCodeLine{2032 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_TI1F\_ED) || \(\backslash\)}}
\DoxyCodeLine{2033 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_TI1FP1)  || \(\backslash\)}}
\DoxyCodeLine{2034 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_TI2FP2)  || \(\backslash\)}}
\DoxyCodeLine{2035 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ETRF))}}
\DoxyCodeLine{2036 }
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#define IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION(\_\_SELECTION\_\_) (((\_\_SELECTION\_\_) == TIM\_TS\_ITR0)  || \(\backslash\)}}
\DoxyCodeLine{2038 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR1)  || \(\backslash\)}}
\DoxyCodeLine{2039 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR2)  || \(\backslash\)}}
\DoxyCodeLine{2040 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR3)  || \(\backslash\)}}
\DoxyCodeLine{2041 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR4)  || \(\backslash\)}}
\DoxyCodeLine{2042 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR5)  || \(\backslash\)}}
\DoxyCodeLine{2043 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR6)  || \(\backslash\)}}
\DoxyCodeLine{2044 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR7)  || \(\backslash\)}}
\DoxyCodeLine{2045 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR8)  || \(\backslash\)}}
\DoxyCodeLine{2046 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR12) || \(\backslash\)}}
\DoxyCodeLine{2047 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR13) || \(\backslash\)}}
\DoxyCodeLine{2048 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_NONE))}}
\DoxyCodeLine{2049 }
\DoxyCodeLine{2050 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERPOLARITY(\_\_POLARITY\_\_)   (((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_INVERTED   ) || \(\backslash\)}}
\DoxyCodeLine{2051 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_NONINVERTED) || \(\backslash\)}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_RISING     ) || \(\backslash\)}}
\DoxyCodeLine{2053 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_FALLING    ) || \(\backslash\)}}
\DoxyCodeLine{2054 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_BOTHEDGE   ))}}
\DoxyCodeLine{2055 }
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERPRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == TIM\_TRIGGERPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{2057 \textcolor{preprocessor}{                                                ((\_\_PRESCALER\_\_) == TIM\_TRIGGERPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{2058 \textcolor{preprocessor}{                                                ((\_\_PRESCALER\_\_) == TIM\_TRIGGERPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{2059 \textcolor{preprocessor}{                                                ((\_\_PRESCALER\_\_) == TIM\_TRIGGERPRESCALER\_DIV8))}}
\DoxyCodeLine{2060 }
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERFILTER(\_\_ICFILTER\_\_) ((\_\_ICFILTER\_\_) <= 0xFU)}}
\DoxyCodeLine{2062 }
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define IS\_TIM\_TI1SELECTION(\_\_TI1SELECTION\_\_)  (((\_\_TI1SELECTION\_\_) == TIM\_TI1SELECTION\_CH1) || \(\backslash\)}}
\DoxyCodeLine{2064 \textcolor{preprocessor}{                                                ((\_\_TI1SELECTION\_\_) == TIM\_TI1SELECTION\_XORCOMBINATION))}}
\DoxyCodeLine{2065 }
\DoxyCodeLine{2066 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_LENGTH(\_\_LENGTH\_\_)      (((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_1TRANSFER)   || \(\backslash\)}}
\DoxyCodeLine{2067 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_2TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2068 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_3TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2069 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_4TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2070 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_5TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2071 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_6TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2072 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_7TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_8TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_9TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2075 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_10TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2076 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_11TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2077 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_12TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2078 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_13TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_14TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_15TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2081 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_16TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2082 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_17TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_18TRANSFERS))}}
\DoxyCodeLine{2084 }
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_DATA\_LENGTH(LENGTH) (((LENGTH) >= 0x1U) \&\& ((LENGTH) < 0x10000U))}}
\DoxyCodeLine{2086 }
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_FILTER(\_\_ICFILTER\_\_)   ((\_\_ICFILTER\_\_) <= 0xFU)}}
\DoxyCodeLine{2088 }
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define IS\_TIM\_DEADTIME(\_\_DEADTIME\_\_)    ((\_\_DEADTIME\_\_) <= 0xFFU)}}
\DoxyCodeLine{2090 }
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_SYSTEM(\_\_CONFIG\_\_)    (((\_\_CONFIG\_\_) == TIM\_BREAK\_SYSTEM\_ECC)                  || \(\backslash\)}}
\DoxyCodeLine{2092 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == TIM\_BREAK\_SYSTEM\_PVD)                  || \(\backslash\)}}
\DoxyCodeLine{2093 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR)    || \(\backslash\)}}
\DoxyCodeLine{2094 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == TIM\_BREAK\_SYSTEM\_LOCKUP))}}
\DoxyCodeLine{2095 }
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(\_\_TRIGGER\_\_) (((\_\_TRIGGER\_\_) == TIM\_SLAVEMODE\_TRIGGER) || \(\backslash\)}}
\DoxyCodeLine{2097 \textcolor{preprocessor}{                                                       ((\_\_TRIGGER\_\_) == TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER))}}
\DoxyCodeLine{2098 }
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define TIM\_SET\_ICPRESCALERVALUE(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_ICPSC\_\_) \(\backslash\)}}
\DoxyCodeLine{2100 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= (\_\_ICPSC\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2101 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= ((\_\_ICPSC\_\_) << 8U)) :\(\backslash\)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= (\_\_ICPSC\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= ((\_\_ICPSC\_\_) << 8U)))}}
\DoxyCodeLine{2104 }
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define TIM\_RESET\_ICPRESCALERVALUE(\_\_HANDLE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{2106 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_IC1PSC) :\(\backslash\)}}
\DoxyCodeLine{2107 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_IC2PSC) :\(\backslash\)}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_IC3PSC) :\(\backslash\)}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_IC4PSC))}}
\DoxyCodeLine{2110 }
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_POLARITY\_\_) \(\backslash\)}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER |= (\_\_POLARITY\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER |= ((\_\_POLARITY\_\_) << 4U)) :\(\backslash\)}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER |= ((\_\_POLARITY\_\_) << 8U)) :\(\backslash\)}}
\DoxyCodeLine{2115 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER |= (((\_\_POLARITY\_\_) << 12U))))}}
\DoxyCodeLine{2116 }
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define TIM\_RESET\_CAPTUREPOLARITY(\_\_HANDLE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \&= \string~(TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP)) :\(\backslash\)}}
\DoxyCodeLine{2119 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \&= \string~(TIM\_CCER\_CC2P | TIM\_CCER\_CC2NP)) :\(\backslash\)}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \&= \string~(TIM\_CCER\_CC3P | TIM\_CCER\_CC3NP)) :\(\backslash\)}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \&= \string~(TIM\_CCER\_CC4P | TIM\_CCER\_CC4NP)))}}
\DoxyCodeLine{2122 }
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_STATE\_GET(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{2124 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? (\_\_HANDLE\_\_)-\/>ChannelState[0] :\(\backslash\)}}
\DoxyCodeLine{2125 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? (\_\_HANDLE\_\_)-\/>ChannelState[1] :\(\backslash\)}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? (\_\_HANDLE\_\_)-\/>ChannelState[2] :\(\backslash\)}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? (\_\_HANDLE\_\_)-\/>ChannelState[3] :\(\backslash\)}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? (\_\_HANDLE\_\_)-\/>ChannelState[4] :\(\backslash\)}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{   (\_\_HANDLE\_\_)-\/>ChannelState[5])}}
\DoxyCodeLine{2130 }
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_STATE\_SET(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_CHANNEL\_STATE\_\_) \(\backslash\)}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>ChannelState[0] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2133 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>ChannelState[1] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2134 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>ChannelState[2] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2135 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>ChannelState[3] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>ChannelState[4] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>ChannelState[5] = (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{2138 }
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_STATE\_SET\_ALL(\_\_HANDLE\_\_,  \_\_CHANNEL\_STATE\_\_) do \{ \(\backslash\)}}
\DoxyCodeLine{2140 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[0]  = \(\backslash\)}}
\DoxyCodeLine{2141 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2142 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[1]  = \(\backslash\)}}
\DoxyCodeLine{2143 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2144 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[2]  = \(\backslash\)}}
\DoxyCodeLine{2145 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2146 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[3]  = \(\backslash\)}}
\DoxyCodeLine{2147 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2148 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[4]  = \(\backslash\)}}
\DoxyCodeLine{2149 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2150 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[5]  = \(\backslash\)}}
\DoxyCodeLine{2151 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2152 \textcolor{preprocessor}{                                                                     \} while(0)}}
\DoxyCodeLine{2153 }
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_N\_STATE\_GET(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{2155 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? (\_\_HANDLE\_\_)-\/>ChannelNState[0] :\(\backslash\)}}
\DoxyCodeLine{2156 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? (\_\_HANDLE\_\_)-\/>ChannelNState[1] :\(\backslash\)}}
\DoxyCodeLine{2157 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? (\_\_HANDLE\_\_)-\/>ChannelNState[2] :\(\backslash\)}}
\DoxyCodeLine{2158 \textcolor{preprocessor}{   (\_\_HANDLE\_\_)-\/>ChannelNState[3])}}
\DoxyCodeLine{2159 }
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_N\_STATE\_SET(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_CHANNEL\_STATE\_\_) \(\backslash\)}}
\DoxyCodeLine{2161 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>ChannelNState[0] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2162 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>ChannelNState[1] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2163 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>ChannelNState[2] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2164 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>ChannelNState[3] = (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{2165 }
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_N\_STATE\_SET\_ALL(\_\_HANDLE\_\_,  \_\_CHANNEL\_STATE\_\_) do \{ \(\backslash\)}}
\DoxyCodeLine{2167 \textcolor{preprocessor}{                                                                         (\_\_HANDLE\_\_)-\/>ChannelNState[0] = \(\backslash\)}}
\DoxyCodeLine{2168 \textcolor{preprocessor}{                                                                         (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2169 \textcolor{preprocessor}{                                                                         (\_\_HANDLE\_\_)-\/>ChannelNState[1] = \(\backslash\)}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{                                                                         (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2171 \textcolor{preprocessor}{                                                                         (\_\_HANDLE\_\_)-\/>ChannelNState[2] = \(\backslash\)}}
\DoxyCodeLine{2172 \textcolor{preprocessor}{                                                                         (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2173 \textcolor{preprocessor}{                                                                         (\_\_HANDLE\_\_)-\/>ChannelNState[3] = \(\backslash\)}}
\DoxyCodeLine{2174 \textcolor{preprocessor}{                                                                         (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2175 \textcolor{preprocessor}{                                                                       \} while(0)}}
\DoxyCodeLine{2176 }
\DoxyCodeLine{2180 \textcolor{comment}{/* End of private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2181 }
\DoxyCodeLine{2182 \textcolor{comment}{/* Include TIM HAL Extended module */}}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32h7xx__hal__tim__ex_8h}{stm32h7xx\_hal\_tim\_ex.h}}"{}}}
\DoxyCodeLine{2184 }
\DoxyCodeLine{2185 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2194 \textcolor{comment}{/* Time Base functions ********************************************************/}}
\DoxyCodeLine{2195 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2196 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2197 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2198 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2199 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2200 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2201 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2202 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2203 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2204 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2205 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2206 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{2207 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2216 \textcolor{comment}{/* Timer Output Compare functions *********************************************/}}
\DoxyCodeLine{2217 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2218 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2219 \textcolor{keywordtype}{void} HAL\_TIM\_OC\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2220 \textcolor{keywordtype}{void} HAL\_TIM\_OC\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2221 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2222 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2223 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2224 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2225 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2226 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2227 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2228 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{2229 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2238 \textcolor{comment}{/* Timer PWM functions ********************************************************/}}
\DoxyCodeLine{2239 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2240 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2241 \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2242 \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2243 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2244 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2245 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2246 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2247 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2248 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2249 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2250 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{2251 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2260 \textcolor{comment}{/* Timer Input Capture functions **********************************************/}}
\DoxyCodeLine{2261 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2262 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2263 \textcolor{keywordtype}{void} HAL\_TIM\_IC\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2264 \textcolor{keywordtype}{void} HAL\_TIM\_IC\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2265 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2266 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2267 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2268 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2269 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2270 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2271 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2272 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{2273 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2282 \textcolor{comment}{/* Timer One Pulse functions **************************************************/}}
\DoxyCodeLine{2283 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OnePulseMode);}
\DoxyCodeLine{2284 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2285 \textcolor{keywordtype}{void} HAL\_TIM\_OnePulse\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2286 \textcolor{keywordtype}{void} HAL\_TIM\_OnePulse\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2287 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2288 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{2289 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{2290 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2291 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{2292 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{2301 \textcolor{comment}{/* Timer Encoder functions ****************************************************/}}
\DoxyCodeLine{2302 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}} *sConfig);}
\DoxyCodeLine{2303 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2304 \textcolor{keywordtype}{void} HAL\_TIM\_Encoder\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2305 \textcolor{keywordtype}{void} HAL\_TIM\_Encoder\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2306 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2307 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2308 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2309 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2310 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2311 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2312 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2313 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData1,}
\DoxyCodeLine{2314                                             uint32\_t *pData2, uint16\_t Length);}
\DoxyCodeLine{2315 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2324 \textcolor{comment}{/* Interrupt Handler functions  ***********************************************/}}
\DoxyCodeLine{2325 \textcolor{keywordtype}{void} HAL\_TIM\_IRQHandler(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2334 \textcolor{comment}{/* Control functions  *********************************************************/}}
\DoxyCodeLine{2335 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *sConfig, uint32\_t Channel);}
\DoxyCodeLine{2336 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *sConfig, uint32\_t Channel);}
\DoxyCodeLine{2337 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}} *sConfig, uint32\_t Channel);}
\DoxyCodeLine{2338 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}} *sConfig,}
\DoxyCodeLine{2339                                                  uint32\_t OutputChannel,  uint32\_t InputChannel);}
\DoxyCodeLine{2340 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_ConfigOCrefClear(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}} *sClearInputConfig,}
\DoxyCodeLine{2341                                            uint32\_t Channel);}
\DoxyCodeLine{2342 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_ConfigClockSource(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}} *sClockSourceConfig);}
\DoxyCodeLine{2343 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_ConfigTI1Input(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t TI1\_Selection);}
\DoxyCodeLine{2344 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_SlaveConfigSynchro(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} *sSlaveConfig);}
\DoxyCodeLine{2345 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_SlaveConfigSynchro\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} *sSlaveConfig);}
\DoxyCodeLine{2346 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_WriteStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{2347                                               uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer, uint32\_t  BurstLength);}
\DoxyCodeLine{2348 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_MultiWriteStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{2349                                                    uint32\_t BurstRequestSrc, uint32\_t *BurstBuffer,}
\DoxyCodeLine{2350                                                    uint32\_t BurstLength,  uint32\_t DataLength);}
\DoxyCodeLine{2351 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_WriteStop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstRequestSrc);}
\DoxyCodeLine{2352 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_ReadStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{2353                                              uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer, uint32\_t  BurstLength);}
\DoxyCodeLine{2354 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_MultiReadStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{2355                                                   uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer,}
\DoxyCodeLine{2356                                                   uint32\_t  BurstLength, uint32\_t  DataLength);}
\DoxyCodeLine{2357 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_ReadStop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstRequestSrc);}
\DoxyCodeLine{2358 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_GenerateEvent(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t EventSource);}
\DoxyCodeLine{2359 uint32\_t HAL\_TIM\_ReadCapturedValue(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2368 \textcolor{comment}{/* Callback in non blocking modes (Interrupt and DMA) *************************/}}
\DoxyCodeLine{2369 \textcolor{keywordtype}{void} HAL\_TIM\_PeriodElapsedCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2370 \textcolor{keywordtype}{void} HAL\_TIM\_PeriodElapsedHalfCpltCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2371 \textcolor{keywordtype}{void} HAL\_TIM\_OC\_DelayElapsedCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2372 \textcolor{keywordtype}{void} HAL\_TIM\_IC\_CaptureCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2373 \textcolor{keywordtype}{void} HAL\_TIM\_IC\_CaptureHalfCpltCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2374 \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_PulseFinishedCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2375 \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2376 \textcolor{keywordtype}{void} HAL\_TIM\_TriggerCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2377 \textcolor{keywordtype}{void} HAL\_TIM\_TriggerHalfCpltCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2378 \textcolor{keywordtype}{void} HAL\_TIM\_ErrorCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2379 }
\DoxyCodeLine{2380 \textcolor{comment}{/* Callbacks Register/UnRegister functions  ***********************************/}}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{2382 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_RegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, HAL\_TIM\_CallbackIDTypeDef CallbackID,}
\DoxyCodeLine{2383                                            pTIM\_CallbackTypeDef pCallback);}
\DoxyCodeLine{2384 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_UnRegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, HAL\_TIM\_CallbackIDTypeDef CallbackID);}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2386 }
\DoxyCodeLine{2395 \textcolor{comment}{/* Peripheral State functions  ************************************************/}}
\DoxyCodeLine{2396 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_Base\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2397 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_OC\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2398 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_PWM\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2399 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_IC\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2400 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_OnePulse\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2401 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_Encoder\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2402 }
\DoxyCodeLine{2403 \textcolor{comment}{/* Peripheral Channel state functions  ************************************************/}}
\DoxyCodeLine{2404 \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}} HAL\_TIM\_GetActiveChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2405 \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} HAL\_TIM\_GetChannelState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  uint32\_t Channel);}
\DoxyCodeLine{2406 \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}} HAL\_TIM\_DMABurstState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2414 \textcolor{comment}{/* End of exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2415 }
\DoxyCodeLine{2416 \textcolor{comment}{/* Private functions-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2420 \textcolor{keywordtype}{void} TIM\_Base\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}} *Structure);}
\DoxyCodeLine{2421 \textcolor{keywordtype}{void} TIM\_TI1\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection, uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{2422 \textcolor{keywordtype}{void} TIM\_OC2\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config);}
\DoxyCodeLine{2423 \textcolor{keywordtype}{void} TIM\_ETR\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{2424                        uint32\_t TIM\_ExtTRGPolarity, uint32\_t ExtTRGFilter);}
\DoxyCodeLine{2425 }
\DoxyCodeLine{2426 \textcolor{keywordtype}{void} TIM\_DMADelayPulseHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{2427 \textcolor{keywordtype}{void} TIM\_DMAError(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{2428 \textcolor{keywordtype}{void} TIM\_DMACaptureCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{2429 \textcolor{keywordtype}{void} TIM\_DMACaptureHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{2430 \textcolor{keywordtype}{void} TIM\_CCxChannelCmd(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ChannelState);}
\DoxyCodeLine{2431 }
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{2433 \textcolor{keywordtype}{void} TIM\_ResetCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2435 }
\DoxyCodeLine{2439 \textcolor{comment}{/* End of private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2440 }
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{2450 \}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2452 }
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7xx\_HAL\_TIM\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
