module module_0 (
    input logic [id_1 : id_1] id_2,
    output logic id_3,
    input id_4,
    id_5,
    input logic [id_4 : id_3] id_6,
    input [id_5 : id_1] id_7
);
  id_8 id_9 (
      .id_1(id_6),
      .id_4(id_7),
      .id_3(1)
  );
  logic id_10 = id_4;
  logic id_11 (
      .id_3 (id_1),
      .id_7 (id_4),
      .id_4 (id_9),
      .id_4 (1),
      .id_10(id_2)
  );
endmodule
