{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733252305913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733252305914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 15:58:25 2024 " "Processing started: Tue Dec  3 15:58:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733252305914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252305914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252305914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733252306034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733252306034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Found entity 1: debouncing" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_Flop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file Flip_Flop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Flip_Flop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_Flop_T.v 1 1 " "Found 1 design units, including 1 entities, in source file Flip_Flop_T.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_T " "Found entity 1: Flip_Flop_T" {  } { { "Flip_Flop_T.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Flip_Flop_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia " "Found entity 1: DivisorFrequencia" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311055 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733252311055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ma_Es.v 1 1 " "Found 1 design units, including 1 entities, in source file Ma_Es.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ma_Es " "Found entity 1: Ma_Es" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Ma_Es.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Ma_Es.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ma_Es " "Found entity 1: Display_Ma_Es" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ma_Es_CE.v 1 1 " "Found 1 design units, including 1 entities, in source file Ma_Es_CE.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ma_Es_CE " "Found entity 1: Ma_Es_CE" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Ma_Es_CE.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Ma_Es_CE.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ma_Es_CE " "Found entity 1: Display_Ma_Es_CE" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Novas_Saidas_ELE.v 1 1 " "Found 1 design units, including 1 entities, in source file Novas_Saidas_ELE.v" { { "Info" "ISGN_ENTITY_NAME" "1 Novas_Saidas_ELE " "Found entity 1: Novas_Saidas_ELE" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Barra_e_Matriz_Leds.v 1 1 " "Found 1 design units, including 1 entities, in source file Barra_e_Matriz_Leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Barra_e_Matriz_Leds " "Found entity 1: Barra_e_Matriz_Leds" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252311057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notFS main.v(11) " "Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"notFS\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FS main.v(11) " "Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"FS\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notLD main.v(12) " "Verilog HDL Implicit Net warning at main.v(12): created implicit net for \"notLD\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD main.v(12) " "Verilog HDL Implicit Net warning at main.v(12): created implicit net for \"LD\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notBotao main.v(13) " "Verilog HDL Implicit Net warning at main.v(13): created implicit net for \"notBotao\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Botao main.v(13) " "Verilog HDL Implicit Net warning at main.v(13): created implicit net for \"Botao\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notIn main.v(14) " "Verilog HDL Implicit Net warning at main.v(14): created implicit net for \"notIn\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notDe main.v(15) " "Verilog HDL Implicit Net warning at main.v(15): created implicit net for \"notDe\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1s main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"F1s\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F8s main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"F8s\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F4s main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"F4s\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2s main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"F2s\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In0 main.v(20) " "Verilog HDL Implicit Net warning at main.v(20): created implicit net for \"In0\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "De0 main.v(21) " "Verilog HDL Implicit Net warning at main.v(21): created implicit net for \"De0\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 main.v(24) " "Verilog HDL Implicit Net warning at main.v(24): created implicit net for \"B1\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0 main.v(24) " "Verilog HDL Implicit Net warning at main.v(24): created implicit net for \"B0\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PA main.v(25) " "Verilog HDL Implicit Net warning at main.v(25): created implicit net for \"PA\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sub main.v(28) " "Verilog HDL Implicit Net warning at main.v(28): created implicit net for \"Sub\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Des main.v(28) " "Verilog HDL Implicit Net warning at main.v(28): created implicit net for \"Des\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PF main.v(28) " "Verilog HDL Implicit Net warning at main.v(28): created implicit net for \"PF\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaA7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaA7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaB7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaB7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaC7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaC7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaD7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaD7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaE7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaE7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaF7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaF7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaG7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaG7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaP7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaP7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeA7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeA7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeB7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeB7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeC7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeC7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeD7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeD7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeE7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeE7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeF7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeF7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeG7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeG7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeP7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeP7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ0 debouncing.v(7) " "Verilog HDL Implicit Net warning at debouncing.v(7): created implicit net for \"notQ0\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 debouncing.v(7) " "Verilog HDL Implicit Net warning at debouncing.v(7): created implicit net for \"Q0\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ1 debouncing.v(8) " "Verilog HDL Implicit Net warning at debouncing.v(8): created implicit net for \"notQ1\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 debouncing.v(8) " "Verilog HDL Implicit Net warning at debouncing.v(8): created implicit net for \"Q1\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "preset debouncing.v(11) " "Verilog HDL Implicit Net warning at debouncing.v(11): created implicit net for \"preset\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset debouncing.v(11) " "Verilog HDL Implicit Net warning at debouncing.v(11): created implicit net for \"reset\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q DivisorFrequencia.v(6) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(6): created implicit net for \"Q\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 DivisorFrequencia.v(7) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(7): created implicit net for \"Q0\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 DivisorFrequencia.v(8) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(8): created implicit net for \"Q1\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 DivisorFrequencia.v(9) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(9): created implicit net for \"Q2\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 DivisorFrequencia.v(10) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(10): created implicit net for \"Q3\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q4 DivisorFrequencia.v(11) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(11): created implicit net for \"Q4\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q5 DivisorFrequencia.v(12) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(12): created implicit net for \"Q5\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q6 DivisorFrequencia.v(13) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(13): created implicit net for \"Q6\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q7 DivisorFrequencia.v(14) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(14): created implicit net for \"Q7\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q8 DivisorFrequencia.v(15) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(15): created implicit net for \"Q8\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q9 DivisorFrequencia.v(16) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(16): created implicit net for \"Q9\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q10 DivisorFrequencia.v(17) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(17): created implicit net for \"Q10\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q11 DivisorFrequencia.v(18) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(18): created implicit net for \"Q11\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q12 DivisorFrequencia.v(19) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(19): created implicit net for \"Q12\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q13 DivisorFrequencia.v(20) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(20): created implicit net for \"Q13\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q14 DivisorFrequencia.v(21) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(21): created implicit net for \"Q14\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q16 DivisorFrequencia.v(23) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(23): created implicit net for \"Q16\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q17 DivisorFrequencia.v(24) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(24): created implicit net for \"Q17\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q18 DivisorFrequencia.v(25) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(25): created implicit net for \"Q18\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q19 DivisorFrequencia.v(26) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(26): created implicit net for \"Q19\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q20 DivisorFrequencia.v(27) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(27): created implicit net for \"Q20\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q21 DivisorFrequencia.v(28) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(28): created implicit net for \"Q21\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q22 DivisorFrequencia.v(29) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(29): created implicit net for \"Q22\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q23 DivisorFrequencia.v(30) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(30): created implicit net for \"Q23\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSeletor Mux.v(9) " "Verilog HDL Implicit Net warning at Mux.v(9): created implicit net for \"notSeletor\"" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux0 Mux.v(12) " "Verilog HDL Implicit Net warning at Mux.v(12): created implicit net for \"aux0\"" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux1 Mux.v(13) " "Verilog HDL Implicit Net warning at Mux.v(13): created implicit net for \"aux1\"" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAt Ma_Es.v(10) " "Verilog HDL Implicit Net warning at Ma_Es.v(10): created implicit net for \"notAt\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA1 Ma_Es.v(11) " "Verilog HDL Implicit Net warning at Ma_Es.v(11): created implicit net for \"notA1\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA2 Ma_Es.v(12) " "Verilog HDL Implicit Net warning at Ma_Es.v(12): created implicit net for \"notA2\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA3 Ma_Es.v(13) " "Verilog HDL Implicit Net warning at Ma_Es.v(13): created implicit net for \"notA3\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAndarB0 Ma_Es.v(14) " "Verilog HDL Implicit Net warning at Ma_Es.v(14): created implicit net for \"notAndarB0\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAndarB1 Ma_Es.v(15) " "Verilog HDL Implicit Net warning at Ma_Es.v(15): created implicit net for \"notAndarB1\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notErro Ma_Es.v(16) " "Verilog HDL Implicit Net warning at Ma_Es.v(16): created implicit net for \"notErro\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkr Ma_Es.v(17) " "Verilog HDL Implicit Net warning at Ma_Es.v(17): created implicit net for \"clkr\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0 Ma_Es.v(20) " "Verilog HDL Implicit Net warning at Ma_Es.v(20): created implicit net for \"B0\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Ma_Es.v(20) " "Verilog HDL Implicit Net warning at Ma_Es.v(20): created implicit net for \"reset\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "preset Ma_Es.v(20) " "Verilog HDL Implicit Net warning at Ma_Es.v(20): created implicit net for \"preset\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 Ma_Es.v(21) " "Verilog HDL Implicit Net warning at Ma_Es.v(21): created implicit net for \"B1\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 Ma_Es.v(27) " "Verilog HDL Implicit Net warning at Ma_Es.v(27): created implicit net for \"and2\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3 Ma_Es.v(28) " "Verilog HDL Implicit Net warning at Ma_Es.v(28): created implicit net for \"and3\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4 Ma_Es.v(29) " "Verilog HDL Implicit Net warning at Ma_Es.v(29): created implicit net for \"and4\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5 Ma_Es.v(30) " "Verilog HDL Implicit Net warning at Ma_Es.v(30): created implicit net for \"and5\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7 Ma_Es.v(31) " "Verilog HDL Implicit Net warning at Ma_Es.v(31): created implicit net for \"and7\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8 Ma_Es.v(32) " "Verilog HDL Implicit Net warning at Ma_Es.v(32): created implicit net for \"and8\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9 Ma_Es.v(33) " "Verilog HDL Implicit Net warning at Ma_Es.v(33): created implicit net for \"and9\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9_0 Ma_Es.v(34) " "Verilog HDL Implicit Net warning at Ma_Es.v(34): created implicit net for \"and9_0\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6 Ma_Es.v(36) " "Verilog HDL Implicit Net warning at Ma_Es.v(36): created implicit net for \"and6\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10 Ma_Es.v(39) " "Verilog HDL Implicit Net warning at Ma_Es.v(39): created implicit net for \"and10\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11 Ma_Es.v(40) " "Verilog HDL Implicit Net warning at Ma_Es.v(40): created implicit net for \"and11\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12 Ma_Es.v(41) " "Verilog HDL Implicit Net warning at Ma_Es.v(41): created implicit net for \"and12\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and13 Ma_Es.v(42) " "Verilog HDL Implicit Net warning at Ma_Es.v(42): created implicit net for \"and13\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and14 Ma_Es.v(43) " "Verilog HDL Implicit Net warning at Ma_Es.v(43): created implicit net for \"and14\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and15 Ma_Es.v(44) " "Verilog HDL Implicit Net warning at Ma_Es.v(44): created implicit net for \"and15\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notB0 Display_Ma_Es.v(7) " "Verilog HDL Implicit Net warning at Display_Ma_Es.v(7): created implicit net for \"notB0\"" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notB1 Display_Ma_Es.v(8) " "Verilog HDL Implicit Net warning at Display_Ma_Es.v(8): created implicit net for \"notB1\"" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notIn Ma_Es_CE.v(8) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(8): created implicit net for \"notIn\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notDe Ma_Es_CE.v(9) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(9): created implicit net for \"notDe\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ0 Ma_Es_CE.v(10) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(10): created implicit net for \"notQ0\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ1 Ma_Es_CE.v(11) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(11): created implicit net for \"notQ1\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0f Ma_Es_CE.v(14) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(14): created implicit net for \"Q0f\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1f Ma_Es_CE.v(15) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(15): created implicit net for \"Q1f\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1 Ma_Es_CE.v(18) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(18): created implicit net for \"and1\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 Ma_Es_CE.v(19) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(19): created implicit net for \"and2\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3 Ma_Es_CE.v(20) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(20): created implicit net for \"and3\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4 Ma_Es_CE.v(21) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(21): created implicit net for \"and4\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notPA Ma_Es_CE.v(21) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(21): created implicit net for \"notPA\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5 Ma_Es_CE.v(22) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(22): created implicit net for \"and5\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6 Ma_Es_CE.v(27) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(27): created implicit net for \"and6\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7 Ma_Es_CE.v(28) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(28): created implicit net for \"and7\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8 Ma_Es_CE.v(29) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(29): created implicit net for \"and8\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9 Ma_Es_CE.v(30) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(30): created implicit net for \"and9\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10 Ma_Es_CE.v(31) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(31): created implicit net for \"and10\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11 Ma_Es_CE.v(32) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(32): created implicit net for \"and11\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ0 Display_Ma_Es_CE.v(7) " "Verilog HDL Implicit Net warning at Display_Ma_Es_CE.v(7): created implicit net for \"notQ0\"" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ1 Display_Ma_Es_CE.v(8) " "Verilog HDL Implicit Net warning at Display_Ma_Es_CE.v(8): created implicit net for \"notQ1\"" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAt Novas_Saidas_ELE.v(6) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(6): created implicit net for \"notAt\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA1 Novas_Saidas_ELE.v(7) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(7): created implicit net for \"notA1\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA2 Novas_Saidas_ELE.v(8) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(8): created implicit net for \"notA2\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA3 Novas_Saidas_ELE.v(9) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(9): created implicit net for \"notA3\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAndarB0 Novas_Saidas_ELE.v(10) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(10): created implicit net for \"notAndarB0\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAndarB1 Novas_Saidas_ELE.v(11) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(11): created implicit net for \"notAndarB1\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1 Novas_Saidas_ELE.v(14) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(14): created implicit net for \"and1\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 Novas_Saidas_ELE.v(15) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(15): created implicit net for \"and2\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3 Novas_Saidas_ELE.v(16) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(16): created implicit net for \"and3\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4 Novas_Saidas_ELE.v(17) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(17): created implicit net for \"and4\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5 Novas_Saidas_ELE.v(22) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(22): created implicit net for \"and5\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6 Novas_Saidas_ELE.v(23) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(23): created implicit net for \"and6\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7 Novas_Saidas_ELE.v(24) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(24): created implicit net for \"and7\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8 Novas_Saidas_ELE.v(25) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(25): created implicit net for \"and8\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9 Novas_Saidas_ELE.v(31) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(31): created implicit net for \"and9\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10 Novas_Saidas_ELE.v(32) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(32): created implicit net for \"and10\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11 Novas_Saidas_ELE.v(33) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(33): created implicit net for \"and11\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12 Novas_Saidas_ELE.v(34) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(34): created implicit net for \"and12\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and15 Novas_Saidas_ELE.v(39) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(39): created implicit net for \"and15\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and16 Novas_Saidas_ELE.v(40) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(40): created implicit net for \"and16\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and17 Novas_Saidas_ELE.v(41) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(41): created implicit net for \"and17\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and18 Novas_Saidas_ELE.v(42) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(42): created implicit net for \"and18\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and19 Novas_Saidas_ELE.v(43) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(43): created implicit net for \"and19\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and20 Novas_Saidas_ELE.v(44) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(44): created implicit net for \"and20\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and21 Novas_Saidas_ELE.v(45) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(45): created implicit net for \"and21\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notPA Barra_e_Matriz_Leds.v(7) " "Verilog HDL Implicit Net warning at Barra_e_Matriz_Leds.v(7): created implicit net for \"notPA\"" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(6) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(6): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(7) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(7): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(8) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(8): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(9) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(9): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(10) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(10): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(11) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(11): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(12) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(12): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(13) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(13): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(14) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(14): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(15) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(15): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(16) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(16): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(17) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(17): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(18) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(18): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(19) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(19): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(20) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(20): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(21) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(21): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(22) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(22): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(23) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(23): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(24) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(24): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(25) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(25): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(26) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(26): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(27) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(27): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(28) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(28): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(29) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(29): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(30) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(30): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(31) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(31): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(32) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(32): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(33) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(33): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(34) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(34): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncing.v(11) " "Verilog HDL Instantiation warning at debouncing.v(11): instance has no name" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncing.v(12) " "Verilog HDL Instantiation warning at debouncing.v(12): instance has no name" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ma_Es.v(20) " "Verilog HDL Instantiation warning at Ma_Es.v(20): instance has no name" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ma_Es.v(21) " "Verilog HDL Instantiation warning at Ma_Es.v(21): instance has no name" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(24) " "Verilog HDL Instantiation warning at main.v(24): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ma_Es_CE.v(14) " "Verilog HDL Instantiation warning at Ma_Es_CE.v(14): instance has no name" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ma_Es_CE.v(15) " "Verilog HDL Instantiation warning at Ma_Es_CE.v(15): instance has no name" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(25) " "Verilog HDL Instantiation warning at main.v(25): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(28) " "Verilog HDL Instantiation warning at main.v(28): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(31) " "Verilog HDL Instantiation warning at main.v(31): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(34) " "Verilog HDL Instantiation warning at main.v(34): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(35) " "Verilog HDL Instantiation warning at main.v(35): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(38) " "Verilog HDL Instantiation warning at main.v(38): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(39) " "Verilog HDL Instantiation warning at main.v(39): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(40) " "Verilog HDL Instantiation warning at main.v(40): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(42) " "Verilog HDL Instantiation warning at main.v(42): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(43) " "Verilog HDL Instantiation warning at main.v(43): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(44) " "Verilog HDL Instantiation warning at main.v(44): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(45) " "Verilog HDL Instantiation warning at main.v(45): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252311062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733252311095 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(9) " "Verilog HDL warning at main.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311096 "|main"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(10) " "Verilog HDL warning at main.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311096 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrequencia DivisorFrequencia:comb_10 " "Elaborating entity \"DivisorFrequencia\" for hierarchy \"DivisorFrequencia:comb_10\"" {  } { { "main.v" "comb_10" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_T DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3 " "Elaborating entity \"Flip_Flop_T\" for hierarchy \"DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\"" {  } { { "DivisorFrequencia.v" "comb_3" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:a " "Elaborating entity \"debouncing\" for hierarchy \"debouncing:a\"" {  } { { "main.v" "a" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_D debouncing:a\|Flip_Flop_D:comb_5 " "Elaborating entity \"Flip_Flop_D\" for hierarchy \"debouncing:a\|Flip_Flop_D:comb_5\"" {  } { { "debouncing.v" "comb_5" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ma_Es Ma_Es:comb_11 " "Elaborating entity \"Ma_Es\" for hierarchy \"Ma_Es:comb_11\"" {  } { { "main.v" "comb_11" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311101 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "and6 0 Ma_Es.v(36) " "Net \"and6\" at Ma_Es.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733252311101 "|main|Ma_Es:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ma_Es_CE Ma_Es_CE:comb_12 " "Elaborating entity \"Ma_Es_CE\" for hierarchy \"Ma_Es_CE:comb_12\"" {  } { { "main.v" "comb_12" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311102 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notPA 0 Ma_Es_CE.v(21) " "Net \"notPA\" at Ma_Es_CE.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733252311102 "|Ma_Es_CE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Novas_Saidas_ELE Novas_Saidas_ELE:comb_13 " "Elaborating entity \"Novas_Saidas_ELE\" for hierarchy \"Novas_Saidas_ELE:comb_13\"" {  } { { "main.v" "comb_13" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barra_e_Matriz_Leds Barra_e_Matriz_Leds:comb_14 " "Elaborating entity \"Barra_e_Matriz_Leds\" for hierarchy \"Barra_e_Matriz_Leds:comb_14\"" {  } { { "main.v" "comb_14" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311103 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Barra_e_Matriz_Leds.v(11) " "Verilog HDL warning at Barra_e_Matriz_Leds.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311103 "|main|Barra_e_Matriz_Leds:comb_14"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Barra_e_Matriz_Leds.v(13) " "Verilog HDL warning at Barra_e_Matriz_Leds.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311103 "|main|Barra_e_Matriz_Leds:comb_14"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Barra_e_Matriz_Leds.v(27) " "Verilog HDL warning at Barra_e_Matriz_Leds.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311103 "|main|Barra_e_Matriz_Leds:comb_14"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Barra_e_Matriz_Leds.v(29) " "Verilog HDL warning at Barra_e_Matriz_Leds.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311103 "|main|Barra_e_Matriz_Leds:comb_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Ma_Es Display_Ma_Es:comb_15 " "Elaborating entity \"Display_Ma_Es\" for hierarchy \"Display_Ma_Es:comb_15\"" {  } { { "main.v" "comb_15" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311103 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display_Ma_Es.v(14) " "Verilog HDL warning at Display_Ma_Es.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311103 "|main|Display_Ma_Es:comb_15"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display_Ma_Es.v(32) " "Verilog HDL warning at Display_Ma_Es.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311103 "|main|Display_Ma_Es:comb_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Ma_Es_CE Display_Ma_Es_CE:comb_16 " "Elaborating entity \"Display_Ma_Es_CE\" for hierarchy \"Display_Ma_Es_CE:comb_16\"" {  } { { "main.v" "comb_16" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311104 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display_Ma_Es_CE.v(13) " "Verilog HDL warning at Display_Ma_Es_CE.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311104 "|main|Display_Ma_Es_CE:comb_16"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display_Ma_Es_CE.v(25) " "Verilog HDL warning at Display_Ma_Es_CE.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252311104 "|main|Display_Ma_Es_CE:comb_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:comb_17 " "Elaborating entity \"Mux\" for hierarchy \"Mux:comb_17\"" {  } { { "main.v" "comb_17" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252311104 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ma_Es:comb_11\|reset " "Net \"Ma_Es:comb_11\|reset\" is missing source, defaulting to GND" {  } { { "Ma_Es.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ma_Es:comb_11\|preset " "Net \"Ma_Es:comb_11\|preset\" is missing source, defaulting to GND" {  } { { "Ma_Es.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311113 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252311113 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|preset " "Net \"debouncing:b\|preset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|reset " "Net \"debouncing:b\|reset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311113 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252311113 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:a\|preset " "Net \"debouncing:a\|preset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311114 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:a\|reset " "Net \"debouncing:a\|reset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311114 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252311114 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|preset " "Net \"debouncing:b\|preset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311114 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|reset " "Net \"debouncing:b\|reset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311114 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252311114 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|preset " "Net \"debouncing:b\|preset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|reset " "Net \"debouncing:b\|reset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252311116 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252311116 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "11 " "Ignored 11 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1733252311159 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1733252311159 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Novas_Saidas_ELE:comb_13\|WideOr2~0 " "Found clock multiplexer Novas_Saidas_ELE:comb_13\|WideOr2~0" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733252311205 "|main|Novas_Saidas_ELE:comb_13|WideOr2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1733252311205 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733252311325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B7 GND " "Pin \"B7\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252311345 "|main|B7"} { "Warning" "WMLS_MLS_STUCK_PIN" "P7 VCC " "Pin \"P7\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252311345 "|main|P7"} { "Warning" "WMLS_MLS_STUCK_PIN" "L0 VCC " "Pin \"L0\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252311345 "|main|L0"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1 VCC " "Pin \"L1\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252311345 "|main|L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L8 VCC " "Pin \"L8\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252311345 "|main|L8"} { "Warning" "WMLS_MLS_STUCK_PIN" "L9 VCC " "Pin \"L9\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252311345 "|main|L9"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2 VCC " "Pin \"Disp2\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252311345 "|main|Disp2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3 VCC " "Pin \"Disp3\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252311345 "|main|Disp3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733252311345 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAt " "No output dependent on input pin \"SAt\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733252311400 "|main|SAt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA1 " "No output dependent on input pin \"SA1\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733252311400 "|main|SA1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA2 " "No output dependent on input pin \"SA2\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733252311400 "|main|SA2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA3 " "No output dependent on input pin \"SA3\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733252311400 "|main|SA3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733252311400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733252311401 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733252311401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733252311401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733252311401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 240 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 240 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733252311428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 15:58:31 2024 " "Processing ended: Tue Dec  3 15:58:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733252311428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733252311428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733252311428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252311428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733252312043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733252312044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 15:58:31 2024 " "Processing started: Tue Dec  3 15:58:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733252312044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733252312044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733252312044 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733252312072 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1733252312072 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1733252312072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733252312131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733252312131 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EPM240T100C5 " "Selected device EPM240T100C5 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733252312133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733252312195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733252312195 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733252312222 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733252312225 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733252312254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733252312254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733252312254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733252312254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733252312254 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733252312254 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 38 " "No exact pin location assignment(s) for 6 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733252312258 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733252312287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733252312288 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1733252312292 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1733252312292 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000           A1 " "   1.000           A1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q " "   1.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733252312292 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733252312292 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733252312294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733252312295 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733252312296 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q Global clock " "Automatically promoted some destinations of signal \"DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Disp1 " "Destination \"Disp1\" may be non-global or may not use global clock" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733252312299 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Disp4 " "Destination \"Disp4\" may be non-global or may not use global clock" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733252312299 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q " "Destination \"DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q\" may be non-global or may not use global clock" {  } { { "Flip_Flop_T.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Flip_Flop_T.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733252312299 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Mux:comb_17\|S~0 " "Destination \"Mux:comb_17\|S~0\" may be non-global or may not use global clock" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733252312299 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Mux:comb_19\|S~1 " "Destination \"Mux:comb_19\|S~1\" may be non-global or may not use global clock" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733252312299 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Mux:comb_21\|S~0 " "Destination \"Mux:comb_21\|S~0\" may be non-global or may not use global clock" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733252312299 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Mux:comb_22\|S~1 " "Destination \"Mux:comb_22\|S~1\" may be non-global or may not use global clock" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733252312299 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Mux:comb_23\|S~0 " "Destination \"Mux:comb_23\|S~0\" may be non-global or may not use global clock" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733252312299 ""}  } { { "Flip_Flop_T.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Flip_Flop_T.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733252312299 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Ma_Es:comb_11\|clkr Global clock " "Automatically promoted signal \"Ma_Es:comb_11\|clkr\" to use Global clock" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 17 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733252312299 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733252312299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1733252312300 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1733252312311 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1733252312327 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1733252312328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1733252312328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733252312328 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 4 2 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 4 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1733252312329 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1733252312329 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733252312329 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 29 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733252312330 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 19 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733252312330 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1733252312330 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733252312330 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733252312335 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733252312337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733252312420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733252312468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733252312469 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733252312736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733252312737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733252312748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+01 ns 2.4% " "4e+01 ns of routing delay (approximately 2.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1733252312823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/PBL-Elevador/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733252312833 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733252312833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733252312932 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733252312932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733252312933 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733252312942 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733252312948 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733252312954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/PBL-Elevador/output_files/main.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/PBL-Elevador/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733252312971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733252312980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 15:58:32 2024 " "Processing ended: Tue Dec  3 15:58:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733252312980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733252312980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733252312980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733252312980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733252313618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733252313619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 15:58:33 2024 " "Processing started: Tue Dec  3 15:58:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733252313619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733252313619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733252313619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733252313749 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733252313760 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733252313762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733252313825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 15:58:33 2024 " "Processing ended: Tue Dec  3 15:58:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733252313825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733252313825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733252313825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733252313825 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733252313912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733252314428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733252314429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 15:58:34 2024 " "Processing started: Tue Dec  3 15:58:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733252314429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733252314429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733252314429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733252314458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733252314506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733252314506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733252314564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733252314564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733252314632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733252314697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733252314719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733252314719 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A1 A1 " "create_clock -period 1.000 -name A1 A1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q " "create_clock -period 1.000 -name DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733252314721 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733252314721 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733252314723 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733252314728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733252314729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.862 " "Worst-case setup slack is -12.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.862             -29.874 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q  " "  -12.862             -29.874 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.141              -9.270 A1  " "   -6.141              -9.270 A1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -1.214 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q  " "   -1.214              -1.214 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q  " "    0.466               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q  " "    0.466               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q  " "    0.466               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q  " "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q  " "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q  " "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q  " "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q  " "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q  " "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q  " "    0.467               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q  " "    0.468               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q  " "    0.469               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q  " "    0.808               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q  " "    0.819               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q  " "    0.819               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q  " "    0.819               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q  " "    0.819               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q  " "    0.825               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q  " "    0.825               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q  " "    0.828               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q  " "    0.833               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q  " "    0.848               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.172               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q  " "    1.172               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q  " "    1.344               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.954               0.000 clk  " "    2.954               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733252314730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.008 " "Worst-case hold slack is -3.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008              -3.008 clk  " "   -3.008              -3.008 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123              -2.123 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q  " "   -2.123              -2.123 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398              -1.398 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q  " "   -1.398              -1.398 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226              -1.226 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q  " "   -1.226              -1.226 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902              -0.902 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q  " "   -0.902              -0.902 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q  " "   -0.887              -0.887 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882              -0.882 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q  " "   -0.882              -0.882 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q  " "   -0.879              -0.879 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q  " "   -0.879              -0.879 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q  " "   -0.873              -0.873 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q  " "   -0.873              -0.873 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q  " "   -0.873              -0.873 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q  " "   -0.873              -0.873 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q  " "   -0.862              -0.862 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -0.523 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q  " "   -0.523              -0.523 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q  " "   -0.522              -0.522 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q  " "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q  " "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q  " "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q  " "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q  " "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q  " "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q  " "   -0.521              -0.521 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q  " "   -0.520              -0.520 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q  " "   -0.520              -0.520 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q  " "   -0.520              -0.520 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 A1  " "    0.131               0.000 A1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.660               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q  " "    1.660               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733252314732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733252314732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733252314733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 A1  " "   -2.289              -2.289 A1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_20\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_22\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_26\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_27\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_28\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q  " "    0.234               0.000 DivisorFrequencia:comb_10\|Flip_Flop_T:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733252314733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733252314733 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1733252314795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733252314802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733252314802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733252314817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 15:58:34 2024 " "Processing ended: Tue Dec  3 15:58:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733252314817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733252314817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733252314817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733252314817 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 249 s " "Quartus Prime Full Compilation was successful. 0 errors, 249 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733252315420 ""}
