$date
	Sat Aug 23 15:08:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mem_stage $end
$var wire 1 ! me_o_we $end
$var wire 32 " me_o_store_data [31:0] $end
$var wire 5 # me_o_store_addr [4:0] $end
$var wire 1 $ me_o_stb $end
$var wire 1 % me_o_stall $end
$var wire 1 & me_o_rd_we $end
$var wire 32 ' me_o_rd_data [31:0] $end
$var wire 5 ( me_o_rd_addr [4:0] $end
$var wire 1 ) me_o_rd $end
$var wire 11 * me_o_opcode [10:0] $end
$var wire 32 + me_o_load_data [31:0] $end
$var wire 5 , me_o_load_addr [4:0] $end
$var wire 3 - me_o_funct3 [2:0] $end
$var wire 1 . me_o_flush $end
$var wire 1 / me_o_cyc $end
$var wire 1 0 me_o_ce $end
$var parameter 32 1 AWIDTH $end
$var parameter 32 2 DWIDTH $end
$var parameter 32 3 FUNCT_WIDTH $end
$var reg 1 4 me_clk $end
$var reg 32 5 me_i_alu_value [31:0] $end
$var reg 1 6 me_i_ce $end
$var reg 1 7 me_i_flush $end
$var reg 3 8 me_i_funct3 [2:0] $end
$var reg 11 9 me_i_opcode [10:0] $end
$var reg 5 : me_i_rd_addr [4:0] $end
$var reg 32 ; me_i_rd_data [31:0] $end
$var reg 32 < me_i_rs2_data [31:0] $end
$var reg 1 = me_i_stall $end
$var reg 1 > me_rst $end
$scope module UUT $end
$var wire 1 4 me_clk $end
$var wire 32 ? me_i_alu_value [31:0] $end
$var wire 1 6 me_i_ce $end
$var wire 1 7 me_i_flush $end
$var wire 3 @ me_i_funct3 [2:0] $end
$var wire 11 A me_i_opcode [10:0] $end
$var wire 5 B me_i_rd_addr [4:0] $end
$var wire 32 C me_i_rd_data [31:0] $end
$var wire 32 D me_i_rs2_data [31:0] $end
$var wire 1 = me_i_stall $end
$var wire 1 > me_rst $end
$var wire 1 E stall_bit $end
$var wire 32 F raw [31:0] $end
$var wire 5 G mem_addr [4:0] $end
$var wire 32 H me_i_load_data [31:0] $end
$var wire 1 I me_i_ack $end
$var wire 1 J m_i_stall $end
$var wire 2 K byte_offset [1:0] $end
$var parameter 32 L AWIDTH $end
$var parameter 32 M DWIDTH $end
$var parameter 32 N FUNCT_WIDTH $end
$var reg 4 O byte_enable [3:0] $end
$var reg 4 P byte_enable_d [3:0] $end
$var reg 32 Q final_load [31:0] $end
$var reg 3 R funct_d [2:0] $end
$var reg 1 0 me_o_ce $end
$var reg 1 / me_o_cyc $end
$var reg 1 . me_o_flush $end
$var reg 3 S me_o_funct3 [2:0] $end
$var reg 5 T me_o_load_addr [4:0] $end
$var reg 32 U me_o_load_data [31:0] $end
$var reg 32 V me_o_load_data_d [31:0] $end
$var reg 11 W me_o_opcode [10:0] $end
$var reg 1 ) me_o_rd $end
$var reg 5 X me_o_rd_addr [4:0] $end
$var reg 32 Y me_o_rd_data [31:0] $end
$var reg 1 & me_o_rd_we $end
$var reg 1 % me_o_stall $end
$var reg 1 $ me_o_stb $end
$var reg 5 Z me_o_store_addr [4:0] $end
$var reg 32 [ me_o_store_data [31:0] $end
$var reg 1 ! me_o_we $end
$var reg 1 \ pending_request $end
$var reg 5 ] rd_addr_d [4:0] $end
$var reg 32 ^ rd_data_d [31:0] $end
$var reg 1 _ rd_we_d $end
$var reg 32 ` store_data_aligned [31:0] $end
$var reg 32 a store_data_aligned_d [31:0] $end
$scope module m $end
$var wire 1 4 m_clk $end
$var wire 4 b m_i_byte_enable [3:0] $end
$var wire 1 / m_i_cyc $end
$var wire 32 c m_i_data_store [31:0] $end
$var wire 5 d m_i_load_addr [4:0] $end
$var wire 1 ) m_i_rd $end
$var wire 1 $ m_i_stb $end
$var wire 5 e m_i_store_addr [4:0] $end
$var wire 1 ! m_i_we $end
$var wire 1 > m_rst $end
$var wire 32 f mask [31:0] $end
$var parameter 32 g AWIDTH $end
$var parameter 37 h DEPTH $end
$var parameter 32 i DWIDTH $end
$var reg 32 j data_reg [31:0] $end
$var reg 5 k load_addr_reg [4:0] $end
$var reg 1 I m_o_ack $end
$var reg 32 l m_o_read_data [31:0] $end
$var reg 1 J m_o_stall $end
$var reg 32 m mask_reg [31:0] $end
$var reg 1 n rd_reg $end
$var reg 1 o req_active $end
$var reg 5 p store_addr_reg [4:0] $end
$var reg 1 q we_reg $end
$var integer 32 r i [31:0] $end
$upscope $end
$upscope $end
$scope task do_load $end
$var reg 5 s addr [4:0] $end
$var reg 3 t funct3 [2:0] $end
$upscope $end
$scope task do_reset $end
$upscope $end
$scope task do_rtype $end
$var reg 5 u rd_addr [4:0] $end
$var reg 32 v rd_data [31:0] $end
$upscope $end
$scope task do_store $end
$var reg 5 w addr [4:0] $end
$var reg 32 x data [31:0] $end
$var reg 3 y funct3 [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 i
b100000 h
b101 g
b11 N
b100000 M
b101 L
b11 3
b100000 2
b101 1
$end
#0
$dumpvars
bx y
bx x
bx w
bx v
bx u
bx t
bx s
b100000 r
xq
bx p
0o
xn
bx m
b0 l
bx k
bx j
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
0_
b0 ^
b0 ]
0\
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 K
0J
0I
b0 H
b0 G
b0 F
0E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
0>
0=
b0 <
b0 ;
b0 :
b0 9
b0 8
07
06
b0 5
04
00
0/
0.
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
0&
0%
0$
b0 #
b0 "
0!
$end
#5
b100000 r
14
#10
04
#15
b100000 r
14
#20
b11111111 f
b1000100010001000100010001000100 "
b1000100010001000100010001000100 [
b1000100010001000100010001000100 c
b1 #
b1 Z
b1 e
b1 G
b1 O
b1 b
b1000100010001000100010001000100 `
b11 *
b11 W
1$
1/
1!
04
16
b10001001000100011001101000100 <
b10001001000100011001101000100 D
b100 5
b100 ?
b11 9
b11 A
b0 y
b10001001000100011001101000100 x
b100 w
1>
#25
10
b1 R
1\
1o
0n
1q
b11111111 m
b1000100010001000100010001000100 j
b1 p
b0 k
b10 G
b1111111111111111 f
b11001100110111011100110011011101 "
b11001100110111011100110011011101 [
b11001100110111011100110011011101 c
b10 #
b10 Z
b10 e
b11001100110111011100110011011101 `
b11 O
b11 b
0$
0/
0!
b10101010101110111100110011011101 <
b10101010101110111100110011011101 D
b1000 5
b1000 ?
b1 8
b1 @
b1 y
b10101010101110111100110011011101 x
b1000 w
16
14
#30
04
#35
1E
0o
1I
1J
1%
b1110111100010000111011110001000 "
b1110111100010000111011110001000 [
b1110111100010000111011110001000 c
b10 #
b10 Z
b10 e
b1110111100010000111011110001000 `
b11 O
b11 b
b1010101011001100111011110001000 <
b1010101011001100111011110001000 D
b1010101011001100111011110001000 x
16
14
#40
04
#45
b100 G
b11001010111111101100101011111110 "
b11001010111111101100101011111110 [
b11001010111111101100101011111110 c
b100 #
b100 Z
b100 e
b11001010111111101100101011111110 `
0E
1$
1/
1!
b11111111111111111111111111111111 f
b11001010111111101100101011111110 <
b11001010111111101100101011111110 D
b10000 5
b10000 ?
b10 8
b10 @
b10 y
b11001010111111101100101011111110 x
b10000 w
0\
b1111 O
b1111 b
00
0%
0J
0I
16
14
#50
04
#55
1o
b11111111111111111111111111111111 m
b11001010111111101100101011111110 j
b100 p
10
b0 R
1\
b1 G
b11111111 f
b11111110111111101111111011111110 `
b1 O
b1 b
b1 ,
b1 T
b1 d
b10 *
b10 W
b0 "
b0 [
b0 c
b0 #
b0 Z
b0 e
0)
0$
0/
0!
b100 5
b100 ?
b0 8
b0 @
b10 9
b10 A
b0 t
b100 s
16
14
#60
04
#65
1E
1%
0o
1I
1J
b1 ,
b1 T
b1 d
b0 f
b0 `
b0 O
b0 b
b100 8
b100 @
b100 t
16
14
#70
04
#75
b10 G
b1111111111111111 f
b10 ,
b10 T
b10 d
b11 O
b11 b
b11001010111111101100101011111110 `
0E
1$
1/
1)
b1000 5
b1000 ?
b1 8
b1 @
b1 t
b1000 s
0J
0I
0\
00
0%
16
14
#80
04
#85
10
b101 R
1\
1o
1n
0q
b1111111111111111 m
b0 j
b0 p
b10 k
b10 ,
b10 T
b10 d
b0 f
b0 `
b0 O
b0 b
0$
0/
0)
b101 8
b101 @
b101 t
16
14
#90
04
#95
1E
0o
1I
1J
1%
b100 G
b11111111111111111111111111111111 f
b100 ,
b100 T
b100 d
b1111 O
b1111 b
b11001010111111101100101011111110 `
b10000 5
b10000 ?
b10 8
b10 @
b10 t
b10000 s
16
14
#100
04
#105
b10000 ^
b101 ]
b0 ,
b0 T
b0 d
0E
1_
b0 f
b10010001101000101011001111000 ;
b10010001101000101011001111000 C
b101 :
b101 B
b0 9
b0 A
b10010001101000101011001111000 v
b101 u
0\
b0 O
b0 b
00
0%
0J
0I
16
14
#110
04
#115
06
14
#120
04
#125
1.
17
14
#130
04
#135
0.
07
14
#140
04
#145
14
#150
04
#155
14
#160
04
#165
14
#170
04
#175
14
#180
04
#185
14
