{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547567541071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547567541087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 15 10:52:19 2019 " "Processing started: Tue Jan 15 10:52:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547567541087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547567541087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocesador -c microprocesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocesador -c microprocesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547567541087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547567542870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547567542870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-comp " "Found design unit 1: ROM-comp" {  } { { "ROM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547567573515 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547567573515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547567573515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-comp " "Found design unit 1: RAM-comp" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547567573526 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547567573526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547567573526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContUp-comp " "Found design unit 1: ContUp-comp" {  } { { "ContUp.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/ContUp.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547567573538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContUp " "Found entity 1: ContUp" {  } { { "ContUp.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/ContUp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547567573538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547567573538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547567573641 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Dout RAM.vhd(7) " "VHDL Signal Declaration warning at RAM.vhd(7): used implicit default value for signal \"Dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1547567573644 "|RAM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[0\] GND " "Pin \"Dout\[0\]\" is stuck at GND" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547567575009 "|RAM|Dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[1\] GND " "Pin \"Dout\[1\]\" is stuck at GND" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547567575009 "|RAM|Dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[2\] GND " "Pin \"Dout\[2\]\" is stuck at GND" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547567575009 "|RAM|Dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[3\] GND " "Pin \"Dout\[3\]\" is stuck at GND" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547567575009 "|RAM|Dout[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1547567575009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547567575631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547567575631 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Add\[0\] " "No output dependent on input pin \"Add\[0\]\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|Add[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Add\[1\] " "No output dependent on input pin \"Add\[1\]\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|Add[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Add\[2\] " "No output dependent on input pin \"Add\[2\]\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|Add[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Add\[3\] " "No output dependent on input pin \"Add\[3\]\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|Add[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[0\] " "No output dependent on input pin \"Din\[0\]\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|Din[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[1\] " "No output dependent on input pin \"Din\[1\]\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|Din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[2\] " "No output dependent on input pin \"Din\[2\]\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|Din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[3\] " "No output dependent on input pin \"Din\[3\]\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|Din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modo " "No output dependent on input pin \"modo\"" {  } { { "RAM.vhd" "" { Text "D:/OneDrive - Escuela Superior Politécnica del Litoral/ESPOL/2.SISTEMAS_DIGITALES_2/3_EVALUACION/0_NUEVOS/2018_2T/2018_2P_Leccion/RAM.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547567575902 "|RAM|modo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1547567575902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547567575904 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547567575904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547567575904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547567576080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 10:52:56 2019 " "Processing ended: Tue Jan 15 10:52:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547567576080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547567576080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547567576080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547567576080 ""}
