{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699003739099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699003739099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 17:28:58 2023 " "Processing started: Fri Nov 03 17:28:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699003739099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1699003739099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robert -c robert --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off robert -c robert --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1699003739099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1699003739429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1699003739430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/robert/verilog/rtl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/robert/verilog/rtl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../rtl/sync_fifo.v" "" { Text "E:/image/image_processing/Robert/verilog/rtl/sync_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699003749900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699003749900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/robert/verilog/rtl/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/robert/verilog/rtl/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "../rtl/sqrt.v" "" { Text "E:/image/image_processing/Robert/verilog/rtl/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699003749904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699003749904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/robert/verilog/rtl/robert.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/robert/verilog/rtl/robert.v" { { "Info" "ISGN_ENTITY_NAME" "1 robert " "Found entity 1: robert" {  } { { "../rtl/robert.v" "" { Text "E:/image/image_processing/Robert/verilog/rtl/robert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699003749907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699003749907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/robert/verilog/rtl/matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/robert/verilog/rtl/matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Generate_3x3_8Bit " "Found entity 1: Matrix_Generate_3x3_8Bit" {  } { { "../rtl/Matrix_Generate_3x3_8Bit.v" "" { Text "E:/image/image_processing/Robert/verilog/rtl/Matrix_Generate_3x3_8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699003749909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699003749909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robert " "Elaborating entity \"robert\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1699003749937 ""}
{ "Error" "EVRFX_VERI_PARAMETER_NOT_DEFINED" "IMG_HDISP robert.v(47) " "Verilog HDL error at robert.v(47): parameter \"IMG_HDISP\" is not a formal parameter of instantiated module" {  } { { "../rtl/robert.v" "" { Text "E:/image/image_processing/Robert/verilog/rtl/robert.v" 47 0 0 } }  } 0 10130 "Verilog HDL error at %2!s!: parameter \"%1!s!\" is not a formal parameter of instantiated module" 0 0 "Design Software" 0 -1 1699003749938 ""}
{ "Error" "EVRFX_VERI_PARAMETER_NOT_DEFINED" "IMG_VDISP robert.v(48) " "Verilog HDL error at robert.v(48): parameter \"IMG_VDISP\" is not a formal parameter of instantiated module" {  } { { "../rtl/robert.v" "" { Text "E:/image/image_processing/Robert/verilog/rtl/robert.v" 48 0 0 } }  } 0 10130 "Verilog HDL error at %2!s!: parameter \"%1!s!\" is not a formal parameter of instantiated module" 0 0 "Design Software" 0 -1 1699003749938 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1699003749938 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699003749953 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 03 17:29:09 2023 " "Processing ended: Fri Nov 03 17:29:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699003749953 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699003749953 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699003749953 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1699003749953 ""}
