$date
	Thu Oct 03 16:22:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ROM_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # j [7:0] $end
$var integer 32 $ t [31:0] $end
$scope module DUT $end
$var wire 8 % addr [7:0] $end
$var wire 1 " clk $end
$var parameter 32 & ADDR_WIDTH $end
$var parameter 32 ' DATA_WIDTH $end
$var reg 8 ( q [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1000 &
$end
#0
$dumpvars
b0 )
bx (
b0 %
b1101101100110110100101 $
b0 #
0"
bx !
$end
#1
b1001000 !
b1001000 (
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
b10000011 #
b10000011 %
b11000001111110010000111000100010 $
b1 )
#11
b11110101 !
b11110101 (
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
b10000 #
b10000 %
b1000010010100000101100111011 $
b10 )
#21
b1111100 !
b1111100 (
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
b11100010 #
b11100010 %
b1110001000101111111110101000000 $
b11 )
#31
b11100 !
b11100 (
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
b10001010 #
b10001010 %
b11000101010100100000110001000001 $
b100 )
#41
b11111111 !
b11111111 (
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
b101 )
#51
1"
#52
0"
#53
1"
#54
0"
#55
1"
#56
0"
#57
1"
#58
0"
#59
1"
#60
0"
#61
1"
#62
0"
#63
1"
#64
0"
#65
1"
#66
0"
#67
1"
#68
0"
#69
1"
#70
0"
#71
1"
#72
0"
#73
1"
#74
0"
#75
1"
#76
0"
#77
1"
#78
0"
#79
1"
#80
0"
#81
1"
#82
0"
#83
1"
#84
0"
#85
1"
#86
0"
#87
1"
#88
0"
#89
1"
#90
0"
#91
1"
#92
0"
#93
1"
#94
0"
#95
1"
#96
0"
#97
1"
#98
0"
#99
1"
#100
0"
