<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_write_row_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:54.048+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_read_row_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.799+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_maxes_7' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.796+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_maxes_6' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.793+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_maxes_5' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.791+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_maxes_4' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.788+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_maxes_3' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.785+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_maxes_2' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.779+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_maxes_1' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.777+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_maxes_0' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.774+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_kernel_sums_7' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.771+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_kernel_sums_6' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.768+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_kernel_sums_5' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.764+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_kernel_sums_4' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.761+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_kernel_sums_3' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.757+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_kernel_sums_2' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.755+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_kernel_sums_1' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.752+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_kernel_sums_0' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.750+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_read_col_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.688+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_read_row_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.683+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_iteration' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.680+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l2_write_col_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.668+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_maxes_3' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.660+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_maxes_2' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.655+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_maxes_1' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.621+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_maxes_0' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.619+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_read_col_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.593+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_channel_idx' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.589+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_write_row_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.586+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_write_col_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.581+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'l1_iteration' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:53.574+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-63] Unable to schedule the whole 37 cycles 'call' operation ('_ln260', cnn.cpp:260) to 'kernel' within the first cycle (II = 27).&#xA;Please consider increasing the target initiation interval of the pipeline." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:51.157+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:&#xA;&#x9;'mul' operation of DSP[1508] ('mul_ln90_7', cnn.cpp:90) [1399]  (3.36 ns)&#xA;&#x9;'add' operation of DSP[1508] ('add_ln90_46', cnn.cpp:90) [1508]  (3.02 ns)&#xA;&#x9;'add' operation ('add_ln90_47', cnn.cpp:90) [1510]  (3.87 ns)" projectName="hls" solutionName="solution1" date="2024-02-22T22:41:45.460+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.2538ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:45.436+0100" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] cnn.cpp:37: variable-indexed range selection may cause suboptimal QoR." projectName="hls" solutionName="solution1" date="2024-02-22T22:41:37.212+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-02-22T22:58:18.346+0100" type="Warning"/>
        <logs message="CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations." projectName="hls" solutionName="solution1" date="2024-02-22T22:57:55.718+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-02-22T22:57:40.709+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-328] Router estimated timing not met.&#xA;Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.&#xA;Phase 10 Post Router Timing | Checksum: 10a8c24fc&#xA;&#xA;&#xA;Time (s): cpu = 00:06:41 ; elapsed = 00:04:09 . Memory (MB): peak = 3094.449 ; gain = 133.375 ; free physical = 1967 ; free virtual = 18834" projectName="hls" solutionName="solution1" date="2024-02-22T22:57:20.701+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_r_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_r_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 851810fb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3013.297 ; gain = 52.223 ; free physical = 1907 ; free virtual = 18723&#xA;Post Restoration Checksum: NetGraph: 2e2fdc5a NumContArr: 56e834a1 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 851810fb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3013.297 ; gain = 52.223 ; free physical = 1907 ; free virtual = 18723&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 851810fb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3013.297 ; gain = 52.223 ; free physical = 1884 ; free virtual = 18704&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 851810fb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3013.297 ; gain = 52.223 ; free physical = 1883 ; free virtual = 18703&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 1560745af&#xA;&#xA;&#xA;Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 3014.258 ; gain = 53.184 ; free physical = 1936 ; free virtual = 18756" projectName="hls" solutionName="solution1" date="2024-02-22T22:53:35.601+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[60]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[60]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:21.012+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[59]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[59]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:21.006+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.993+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.988+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.982+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.972+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.958+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.932+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.927+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.918+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.913+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.895+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.892+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.819+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.813+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.809+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.804+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.796+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.791+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.787+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.781+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.773+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.768+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.761+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.757+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.750+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[56]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[56]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.745+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[55]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[55]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.738+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[48]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[48]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.731+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.722+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.718+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[54]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[54]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.713+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[53]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[53]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.709+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.704+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.700+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.690+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.686+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.682+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[62]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[62]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.673+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[61]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[61]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.669+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.665+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.646+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.642+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.635+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[52]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[52]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.630+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[51]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[51]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.619+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.615+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.611+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.606+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.602+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:20.594+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.803+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.788+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.784+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.761+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.743+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.707+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.700+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[50]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[50]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.678+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[49]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[49]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.671+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.667+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.663+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.659+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.651+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.634+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.617+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls" solutionName="solution1" date="2024-02-22T22:53:15.588+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2595.730 ; gain = 423.996 ; free physical = 3818 ; free virtual = 20552&#xA;Contents of report file './report/cnn_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Thu Feb 22 22:49:13 2024&#xA;| Host         : david running 64-bit Ubuntu 22.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/cnn_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.12 2019-11-22&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (67)&#xA;6. checking no_output_delay (139)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (67)&#xA;-------------------------------&#xA; There are 67 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (139)&#xA;---------------------------------&#xA; There are 139 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      0.847        0.000                      0                28280        0.252        0.000                      0                28280        4.500        0.000                       0                 20654  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              0.847        0.000                      0                28280        0.252        0.000                      0                28280        4.500        0.000                       0                 20654  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.847ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_channel_idx_load_reg_13908_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr_reg[0]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        9.146ns  (logic 3.519ns (38.476%)  route 5.627ns (61.524%))&#xA;  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=20656, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_kernel_fu_196/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_channel_idx_load_reg_13908_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_channel_idx_load_reg_13908_reg[0]/Q&#xA;                         net (fo=9, unplaced)         0.782     2.273    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_2_5_U/kernel_l1_stripesbkb_ram_u/icmp_ln39_reg_13921_reg[0][0]&#xA;                         LUT4 (Prop_lut4_I1_O)        0.319     2.592 f  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_2_5_U/kernel_l1_stripesbkb_ram_u/icmp_ln39_reg_13921[0]_i_3/O&#xA;                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_2_5_U/kernel_l1_stripesbkb_ram_u/icmp_ln39_reg_13921[0]_i_3_n_0&#xA;                         LUT6 (Prop_lut6_I5_O)        0.124     3.165 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_2_5_U/kernel_l1_stripesbkb_ram_u/icmp_ln39_reg_13921[0]_i_1/O&#xA;                         net (fo=15, unplaced)        0.502     3.667    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_2_5_U_n_30&#xA;                         LUT2 (Prop_lut2_I0_O)        0.124     3.791 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/select_ln39_reg_13926[3]_i_2/O&#xA;                         net (fo=1, unplaced)         0.000     3.791    bd_0_i/hls_inst/U0/grp_kernel_fu_196/select_ln39_reg_13926[3]_i_2_n_0&#xA;                         CARRY4 (Prop_carry4_S[0]_O[3])&#xA;                                                      0.608     4.399 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/select_ln39_reg_13926_reg[3]_i_1/O[3]&#xA;                         net (fo=2, unplaced)         0.629     5.028    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_2_U/kernel_l1_stripesbkb_ram_u/ram_reg_i_47_1[0]&#xA;                         LUT5 (Prop_lut5_I2_O)        0.307     5.335 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_2_U/kernel_l1_stripesbkb_ram_u/ram_reg_i_105/O&#xA;                         net (fo=1, unplaced)         0.449     5.784    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_2_U/kernel_l1_stripesbkb_ram_u/ram_reg_i_105_n_0&#xA;                         LUT6 (Prop_lut6_I2_O)        0.124     5.908 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_2_U/kernel_l1_stripesbkb_ram_u/ram_reg_i_56/O&#xA;                         net (fo=1, unplaced)         0.449     6.357    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_2_U/kernel_l1_stripesbkb_ram_u/ram_reg_i_56_n_0&#xA;                         LUT5 (Prop_lut5_I4_O)        0.124     6.481 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_2_U/kernel_l1_stripesbkb_ram_u/ram_reg_i_11__5/O&#xA;                         net (fo=644, unplaced)       0.779     7.260    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/ADDRARDADDR[3]&#xA;                         MUXF8 (Prop_muxf8_S_O)       0.283     7.543 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr_reg[0]_i_30__4/O&#xA;                         net (fo=1, unplaced)         0.717     8.260    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr_reg[0]_i_30__4_n_0&#xA;                         LUT6 (Prop_lut6_I0_O)        0.319     8.579 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr[0]_i_13__4/O&#xA;                         net (fo=1, unplaced)         0.000     8.579    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr[0]_i_13__4_n_0&#xA;                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.826 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr_reg[0]_i_6__4/O&#xA;                         net (fo=1, unplaced)         0.452     9.278    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr_reg[0]_i_6__4_n_0&#xA;                         LUT5 (Prop_lut5_I2_O)        0.298     9.576 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr[0]_i_2__0/O&#xA;                         net (fo=1, unplaced)         0.419     9.995    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr[0]_i_2__0_n_0&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124    10.119 r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr[0]_i_1__2/O&#xA;                         net (fo=1, unplaced)         0.000    10.119    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr[0]_i_1__2_n_0&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr_reg[0]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=20656, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr_reg[0]/C&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/U0/grp_kernel_fu_196/l1_stripes_1_3_U/sel1_sr_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.966    &#xA;                         arrival time                         -10.119    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.847    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.252ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/ibuf_inst/ireg_reg[10]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/obuf_inst/odata_int_reg[10]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))&#xA;  Logic Levels:           1  (LUT3=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=20656, unset)        0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/ibuf_inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/ibuf_inst/ireg_reg[10]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/ibuf_inst/ireg_reg[10]/Q&#xA;                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/ibuf_inst/ireg_reg_n_0_[10]&#xA;                         LUT3 (Prop_lut3_I2_O)        0.098     0.803 r  bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/ibuf_inst/odata_int[10]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/obuf_inst/D[10]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/obuf_inst/odata_int_reg[10]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=20656, unset)        0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/obuf_inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/obuf_inst/odata_int_reg[10]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_in_V_data_V_U/obuf_inst/odata_int_reg[10]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.552    &#xA;                         arrival time                           0.803    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.252    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/grp_kernel_fu_196/cnn_mac_muladd_5sYie_U72/cnn_mac_muladd_5sYie_DSP48_7_U/p/CLK&#xA;Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C&#xA;High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="hls" solutionName="solution1" date="2024-02-22T22:49:13.529+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
