
*** Running vivado
    with args -log top_level_wrapper_sha1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level_wrapper_sha1.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_level_wrapper_sha1.tcl -notrace
Command: link_design -top top_level_wrapper_sha1 -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_sha1_no_opts_zedboard/v2018_sha1_no_opts_zedboard.srcs/constrs_1/new/v2018_sha1_no_opts_zedboard.xdc]
Finished Parsing XDC File [/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_sha1_no_opts_zedboard/v2018_sha1_no_opts_zedboard.srcs/constrs_1/new/v2018_sha1_no_opts_zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.000 ; gain = 0.000 ; free physical = 105 ; free virtual = 3749
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1758.000 ; gain = 253.957 ; free physical = 112 ; free virtual = 3741
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1781.008 ; gain = 23.008 ; free physical = 115 ; free virtual = 3727

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cf1634aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2245.570 ; gain = 464.562 ; free physical = 111 ; free virtual = 3177

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cf1634aa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 106 ; free virtual = 3055
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cf1634aa

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 105 ; free virtual = 3055
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18f681418

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:02 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 103 ; free virtual = 3057
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18f681418

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:02 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 104 ; free virtual = 3058
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17ee3f977

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:03 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 857 ; free virtual = 3950
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17ee3f977

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:03 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 857 ; free virtual = 3950
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 857 ; free virtual = 3950
Ending Logic Optimization Task | Checksum: 17ee3f977

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:03 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 857 ; free virtual = 3950

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17ee3f977

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 857 ; free virtual = 3950

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17ee3f977

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 857 ; free virtual = 3950

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 857 ; free virtual = 3950
Ending Netlist Obfuscation Task | Checksum: 17ee3f977

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 857 ; free virtual = 3950
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2323.570 ; gain = 565.570 ; free physical = 857 ; free virtual = 3952
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.570 ; gain = 0.000 ; free physical = 844 ; free virtual = 3955
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 820 ; free virtual = 3945
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 819 ; free virtual = 3949
INFO: [Common 17-1381] The checkpoint '/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_sha1_no_opts_zedboard/v2018_sha1_no_opts_zedboard.runs/impl_1/top_level_wrapper_sha1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_wrapper_sha1_drc_opted.rpt -pb top_level_wrapper_sha1_drc_opted.pb -rpx top_level_wrapper_sha1_drc_opted.rpx
Command: report_drc -file top_level_wrapper_sha1_drc_opted.rpt -pb top_level_wrapper_sha1_drc_opted.pb -rpx top_level_wrapper_sha1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ew98f/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_sha1_no_opts_zedboard/v2018_sha1_no_opts_zedboard.runs/impl_1/top_level_wrapper_sha1_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 687 ; free virtual = 3911
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 662 ; free virtual = 3913
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8f3a3e2a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 662 ; free virtual = 3913
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 662 ; free virtual = 3913

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b11a751b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 636 ; free virtual = 3898

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20ea63e47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 624 ; free virtual = 3889

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20ea63e47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 624 ; free virtual = 3889
Phase 1 Placer Initialization | Checksum: 20ea63e47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 624 ; free virtual = 3889

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2101a65b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 624 ; free virtual = 3890

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.219 ; gain = 0.000 ; free physical = 571 ; free virtual = 3898

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ee84aeb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 571 ; free virtual = 3898
Phase 2 Global Placement | Checksum: 25f3c3e8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 571 ; free virtual = 3898

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25f3c3e8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 571 ; free virtual = 3898

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2400b200e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 570 ; free virtual = 3897

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aaa7c1ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 570 ; free virtual = 3897

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 176b8b31f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2363.219 ; gain = 7.633 ; free physical = 570 ; free virtual = 3897

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cd94c93d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.223 ; gain = 8.637 ; free physical = 564 ; free virtual = 3892

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cfa1c22d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.223 ; gain = 8.637 ; free physical = 564 ; free virtual = 3892

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a390d370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.223 ; gain = 8.637 ; free physical = 564 ; free virtual = 3892
Phase 3 Detail Placement | Checksum: 1a390d370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.223 ; gain = 8.637 ; free physical = 564 ; free virtual = 3892

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11d4cd88c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 11d4cd88c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893
INFO: [Place 30-746] Post Placement Timing Summary WNS=95.733. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15e7d16d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893
Phase 4.1 Post Commit Optimization | Checksum: 15e7d16d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15e7d16d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15e7d16d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.223 ; gain = 0.000 ; free physical = 564 ; free virtual = 3893
Phase 4.4 Final Placement Cleanup | Checksum: 117cb5654

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 117cb5654

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893
Ending Placer Task | Checksum: c111f76f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.223 ; gain = 9.637 ; free physical = 564 ; free virtual = 3893
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.223 ; gain = 0.000 ; free physical = 564 ; free virtual = 3893
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2365.223 ; gain = 0.000 ; free physical = 567 ; free virtual = 3898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.184 ; gain = 0.000 ; free physical = 567 ; free virtual = 3898
INFO: [Common 17-1381] The checkpoint '/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_sha1_no_opts_zedboard/v2018_sha1_no_opts_zedboard.runs/impl_1/top_level_wrapper_sha1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_wrapper_sha1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2370.184 ; gain = 3.000 ; free physical = 526 ; free virtual = 3861
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_sha1_utilization_placed.rpt -pb top_level_wrapper_sha1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_wrapper_sha1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2370.184 ; gain = 0.000 ; free physical = 524 ; free virtual = 3867
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2fa8122c ConstDB: 0 ShapeSum: 9169e543 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 186270081

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2500.859 ; gain = 130.676 ; free physical = 110 ; free virtual = 3365
Post Restoration Checksum: NetGraph: ce919761 NumContArr: b7956920 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 186270081

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2525.855 ; gain = 155.672 ; free physical = 97 ; free virtual = 3331

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 186270081

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2533.855 ; gain = 163.672 ; free physical = 112 ; free virtual = 3317

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 186270081

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2533.855 ; gain = 163.672 ; free physical = 112 ; free virtual = 3317
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11674ca56

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2541.910 ; gain = 171.727 ; free physical = 101 ; free virtual = 3297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.602 | TNS=0.000  | WHS=-0.129 | THS=-1.622 |

Phase 2 Router Initialization | Checksum: 19fb2ebcd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2541.910 ; gain = 171.727 ; free physical = 100 ; free virtual = 3299

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4c10aa4c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3302

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.039 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dbc24802

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3301
Phase 4 Rip-up And Reroute | Checksum: 1dbc24802

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3301

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dbc24802

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3301

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dbc24802

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3301
Phase 5 Delay and Skew Optimization | Checksum: 1dbc24802

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13a800310

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3302
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.194 | TNS=0.000  | WHS=0.162  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13a800310

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3302
Phase 6 Post Hold Fix | Checksum: 13a800310

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3302

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0105623 %
  Global Horizontal Routing Utilization  = 0.00929682 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13a800310

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 112 ; free virtual = 3302

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13a800310

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 111 ; free virtual = 3301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ce597a24

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 111 ; free virtual = 3301

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=95.194 | TNS=0.000  | WHS=0.162  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ce597a24

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 111 ; free virtual = 3301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 111 ; free virtual = 3301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2545.617 ; gain = 175.434 ; free physical = 108 ; free virtual = 3302
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.617 ; gain = 0.000 ; free physical = 108 ; free virtual = 3302
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2545.617 ; gain = 0.000 ; free physical = 100 ; free virtual = 3298
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.617 ; gain = 0.000 ; free physical = 110 ; free virtual = 3302
INFO: [Common 17-1381] The checkpoint '/home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_sha1_no_opts_zedboard/v2018_sha1_no_opts_zedboard.runs/impl_1/top_level_wrapper_sha1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_wrapper_sha1_drc_routed.rpt -pb top_level_wrapper_sha1_drc_routed.pb -rpx top_level_wrapper_sha1_drc_routed.rpx
Command: report_drc -file top_level_wrapper_sha1_drc_routed.rpt -pb top_level_wrapper_sha1_drc_routed.pb -rpx top_level_wrapper_sha1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_sha1_no_opts_zedboard/v2018_sha1_no_opts_zedboard.runs/impl_1/top_level_wrapper_sha1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_wrapper_sha1_methodology_drc_routed.rpt -pb top_level_wrapper_sha1_methodology_drc_routed.pb -rpx top_level_wrapper_sha1_methodology_drc_routed.rpx
Command: report_methodology -file top_level_wrapper_sha1_methodology_drc_routed.rpt -pb top_level_wrapper_sha1_methodology_drc_routed.pb -rpx top_level_wrapper_sha1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ew98f/Vivado_projects_and_input/Vivado_projects/v2018_sha1_no_opts_zedboard/v2018_sha1_no_opts_zedboard.runs/impl_1/top_level_wrapper_sha1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_wrapper_sha1_power_routed.rpt -pb top_level_wrapper_sha1_power_summary_routed.pb -rpx top_level_wrapper_sha1_power_routed.rpx
Command: report_power -file top_level_wrapper_sha1_power_routed.rpt -pb top_level_wrapper_sha1_power_summary_routed.pb -rpx top_level_wrapper_sha1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_level_wrapper_sha1_route_status.rpt -pb top_level_wrapper_sha1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_wrapper_sha1_timing_summary_routed.rpt -pb top_level_wrapper_sha1_timing_summary_routed.pb -rpx top_level_wrapper_sha1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_wrapper_sha1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_wrapper_sha1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_wrapper_sha1_bus_skew_routed.rpt -pb top_level_wrapper_sha1_bus_skew_routed.pb -rpx top_level_wrapper_sha1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 17:02:42 2023...

*** Running vivado
    with args -log top_level_wrapper_sha1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level_wrapper_sha1.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_level_wrapper_sha1.tcl -notrace
Command: open_checkpoint top_level_wrapper_sha1_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:01 . Memory (MB): peak = 1476.742 ; gain = 0.000 ; free physical = 131 ; free virtual = 4148
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2230.438 ; gain = 2.000 ; free physical = 183 ; free virtual = 4000
Restored from archive | CPU: 0.370000 secs | Memory: 1.137894 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2230.438 ; gain = 2.000 ; free physical = 183 ; free virtual = 4000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.438 ; gain = 0.000 ; free physical = 183 ; free virtual = 4000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2230.438 ; gain = 753.695 ; free physical = 182 ; free virtual = 4000
Command: write_bitstream -force top_level_wrapper_sha1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ew98f/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level_wrapper_sha1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2681.770 ; gain = 451.332 ; free physical = 299 ; free virtual = 3453
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 17:05:22 2023...
