

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Thu May 17 17:49:43 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Izigzagmatrix
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.62|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   52|   52|        26|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1155|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     268|    -|
|Register         |        -|      -|    1687|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1687|    1423|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |k_i_i_i_fu_730_p2           |     +    |      0|  0|  15|           6|           5|
    |sum10_i_i_fu_934_p2         |     +    |      0|  0|  70|          63|          63|
    |sum11_i_i_fu_953_p2         |     +    |      0|  0|  70|          63|          63|
    |sum12_i_i_fu_972_p2         |     +    |      0|  0|  70|          63|          63|
    |sum13_i_i_fu_991_p2         |     +    |      0|  0|  70|          63|          63|
    |sum14_i_i_fu_1010_p2        |     +    |      0|  0|  70|          63|          63|
    |sum15_i_i_fu_1029_p2        |     +    |      0|  0|  70|          63|          63|
    |sum1_i_i_fu_763_p2          |     +    |      0|  0|  70|          63|          63|
    |sum2_i_i_fu_782_p2          |     +    |      0|  0|  70|          63|          63|
    |sum3_i_i_fu_801_p2          |     +    |      0|  0|  70|          63|          63|
    |sum4_i_i_fu_820_p2          |     +    |      0|  0|  70|          63|          63|
    |sum5_i_i_fu_839_p2          |     +    |      0|  0|  70|          63|          63|
    |sum6_i_i_fu_858_p2          |     +    |      0|  0|  70|          63|          63|
    |sum7_i_i_fu_877_p2          |     +    |      0|  0|  70|          63|          63|
    |sum8_i_i_fu_896_p2          |     +    |      0|  0|  70|          63|          63|
    |sum9_i_i_fu_915_p2          |     +    |      0|  0|  70|          63|          63|
    |sum_i_i_fu_743_p2           |     +    |      0|  0|  70|          63|          63|
    |exitcond_i_i_i_i_fu_709_p2  |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1             |    or    |      0|  0|   9|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1155|        1021|        1021|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  129|         28|    1|         28|
    |ap_done                               |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_imatrix_ARREADY  |    9|          2|    1|          2|
    |imatrix_blk_n_AR                      |    9|          2|    1|          2|
    |imatrix_blk_n_R                       |    9|          2|    1|          2|
    |imatrix_offset_blk_n                  |    9|          2|    1|          2|
    |k_0_i_i_i_i_reg_698                   |    9|          2|    6|         12|
    |m_axi_imatrix_ARADDR                  |   85|         17|   64|       1088|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  268|         57|   76|       1138|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  27|   0|   27|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_imatrix_ARREADY  |   1|   0|    1|          0|
    |imatrix_addr_10_read_reg_1337         |  32|   0|   32|          0|
    |imatrix_addr_10_reg_1241              |  63|   0|   64|          1|
    |imatrix_addr_11_read_reg_1342         |  32|   0|   32|          0|
    |imatrix_addr_11_reg_1257              |  63|   0|   64|          1|
    |imatrix_addr_12_read_reg_1347         |  32|   0|   32|          0|
    |imatrix_addr_12_reg_1273              |  63|   0|   64|          1|
    |imatrix_addr_13_read_reg_1352         |  32|   0|   32|          0|
    |imatrix_addr_13_reg_1289              |  63|   0|   64|          1|
    |imatrix_addr_14_read_reg_1357         |  32|   0|   32|          0|
    |imatrix_addr_14_reg_1310              |  63|   0|   64|          1|
    |imatrix_addr_15_read_reg_1362         |  32|   0|   32|          0|
    |imatrix_addr_15_reg_1316              |  63|   0|   64|          1|
    |imatrix_addr_1_read_reg_1220          |  32|   0|   32|          0|
    |imatrix_addr_1_reg_1127               |  63|   0|   64|          1|
    |imatrix_addr_2_read_reg_1236          |  32|   0|   32|          0|
    |imatrix_addr_2_reg_1138               |  63|   0|   64|          1|
    |imatrix_addr_3_read_reg_1252          |  32|   0|   32|          0|
    |imatrix_addr_3_reg_1149               |  63|   0|   64|          1|
    |imatrix_addr_4_read_reg_1268          |  32|   0|   32|          0|
    |imatrix_addr_4_reg_1160               |  63|   0|   64|          1|
    |imatrix_addr_5_read_reg_1284          |  32|   0|   32|          0|
    |imatrix_addr_5_reg_1171               |  63|   0|   64|          1|
    |imatrix_addr_6_read_reg_1305          |  32|   0|   32|          0|
    |imatrix_addr_6_reg_1182               |  63|   0|   64|          1|
    |imatrix_addr_7_read_reg_1322          |  32|   0|   32|          0|
    |imatrix_addr_7_reg_1193               |  63|   0|   64|          1|
    |imatrix_addr_8_read_reg_1327          |  32|   0|   32|          0|
    |imatrix_addr_8_reg_1209               |  63|   0|   64|          1|
    |imatrix_addr_9_read_reg_1332          |  32|   0|   32|          0|
    |imatrix_addr_9_reg_1225               |  63|   0|   64|          1|
    |imatrix_addr_read_reg_1204            |  32|   0|   32|          0|
    |imatrix_addr_reg_1116                 |  63|   0|   64|          1|
    |imatrix_offset_cast2_reg_1097         |  62|   0|   63|          1|
    |imatrix_offset_read_reg_1044          |  62|   0|   62|          0|
    |k_0_i_i_i_i_reg_698                   |   6|   0|    6|          0|
    |k_i_i_i_reg_1092                      |   6|   0|    6|          0|
    |newIndex3_i_i_reg_1052                |   2|   0|   64|         62|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1687|   0| 1766|         79|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|in1_buf_0_address0      | out |    1|  ap_memory |    in1_buf_0   |     array    |
|in1_buf_0_ce0           | out |    1|  ap_memory |    in1_buf_0   |     array    |
|in1_buf_0_q0            |  in |    6|  ap_memory |    in1_buf_0   |     array    |
|m_axi_imatrix_AWVALID   | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWREADY   |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWADDR    | out |   64|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWID      | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWLEN     | out |   32|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWSIZE    | out |    3|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWBURST   | out |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWLOCK    | out |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWCACHE   | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWPROT    | out |    3|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWQOS     | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWREGION  | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWUSER    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WVALID    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WREADY    |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WDATA     | out |   32|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WSTRB     | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WLAST     | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WID       | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WUSER     | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARVALID   | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARREADY   |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARADDR    | out |   64|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARID      | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARLEN     | out |   32|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARSIZE    | out |    3|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARBURST   | out |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARLOCK    | out |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARCACHE   | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARPROT    | out |    3|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARQOS     | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARREGION  | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARUSER    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RVALID    |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RREADY    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RDATA     |  in |   32|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RLAST     |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RID       |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RUSER     |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RRESP     |  in |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BVALID    |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BREADY    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BRESP     |  in |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BID       |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BUSER     |  in |    1|    m_axi   |     imatrix    |    pointer   |
|imatrix_offset_dout     |  in |   62|   ap_fifo  | imatrix_offset |    pointer   |
|imatrix_offset_empty_n  |  in |    1|   ap_fifo  | imatrix_offset |    pointer   |
|imatrix_offset_read     | out |    1|   ap_fifo  | imatrix_offset |    pointer   |
|out_buf_0_address0      | out |    1|  ap_memory |    out_buf_0   |     array    |
|out_buf_0_ce0           | out |    1|  ap_memory |    out_buf_0   |     array    |
|out_buf_0_we0           | out |    1|  ap_memory |    out_buf_0   |     array    |
|out_buf_0_d0            | out |   32|  ap_memory |    out_buf_0   |     array    |
|in1_buf_1_address0      | out |    1|  ap_memory |    in1_buf_1   |     array    |
|in1_buf_1_ce0           | out |    1|  ap_memory |    in1_buf_1   |     array    |
|in1_buf_1_q0            |  in |    6|  ap_memory |    in1_buf_1   |     array    |
|out_buf_1_address0      | out |    1|  ap_memory |    out_buf_1   |     array    |
|out_buf_1_ce0           | out |    1|  ap_memory |    out_buf_1   |     array    |
|out_buf_1_we0           | out |    1|  ap_memory |    out_buf_1   |     array    |
|out_buf_1_d0            | out |   32|  ap_memory |    out_buf_1   |     array    |
|in1_buf_2_address0      | out |    1|  ap_memory |    in1_buf_2   |     array    |
|in1_buf_2_ce0           | out |    1|  ap_memory |    in1_buf_2   |     array    |
|in1_buf_2_q0            |  in |    6|  ap_memory |    in1_buf_2   |     array    |
|out_buf_2_address0      | out |    1|  ap_memory |    out_buf_2   |     array    |
|out_buf_2_ce0           | out |    1|  ap_memory |    out_buf_2   |     array    |
|out_buf_2_we0           | out |    1|  ap_memory |    out_buf_2   |     array    |
|out_buf_2_d0            | out |   32|  ap_memory |    out_buf_2   |     array    |
|in1_buf_3_address0      | out |    1|  ap_memory |    in1_buf_3   |     array    |
|in1_buf_3_ce0           | out |    1|  ap_memory |    in1_buf_3   |     array    |
|in1_buf_3_q0            |  in |    6|  ap_memory |    in1_buf_3   |     array    |
|out_buf_3_address0      | out |    1|  ap_memory |    out_buf_3   |     array    |
|out_buf_3_ce0           | out |    1|  ap_memory |    out_buf_3   |     array    |
|out_buf_3_we0           | out |    1|  ap_memory |    out_buf_3   |     array    |
|out_buf_3_d0            | out |   32|  ap_memory |    out_buf_3   |     array    |
|in1_buf_4_address0      | out |    1|  ap_memory |    in1_buf_4   |     array    |
|in1_buf_4_ce0           | out |    1|  ap_memory |    in1_buf_4   |     array    |
|in1_buf_4_q0            |  in |    6|  ap_memory |    in1_buf_4   |     array    |
|out_buf_4_address0      | out |    1|  ap_memory |    out_buf_4   |     array    |
|out_buf_4_ce0           | out |    1|  ap_memory |    out_buf_4   |     array    |
|out_buf_4_we0           | out |    1|  ap_memory |    out_buf_4   |     array    |
|out_buf_4_d0            | out |   32|  ap_memory |    out_buf_4   |     array    |
|in1_buf_5_address0      | out |    1|  ap_memory |    in1_buf_5   |     array    |
|in1_buf_5_ce0           | out |    1|  ap_memory |    in1_buf_5   |     array    |
|in1_buf_5_q0            |  in |    6|  ap_memory |    in1_buf_5   |     array    |
|out_buf_5_address0      | out |    1|  ap_memory |    out_buf_5   |     array    |
|out_buf_5_ce0           | out |    1|  ap_memory |    out_buf_5   |     array    |
|out_buf_5_we0           | out |    1|  ap_memory |    out_buf_5   |     array    |
|out_buf_5_d0            | out |   32|  ap_memory |    out_buf_5   |     array    |
|in1_buf_6_address0      | out |    1|  ap_memory |    in1_buf_6   |     array    |
|in1_buf_6_ce0           | out |    1|  ap_memory |    in1_buf_6   |     array    |
|in1_buf_6_q0            |  in |    6|  ap_memory |    in1_buf_6   |     array    |
|out_buf_6_address0      | out |    1|  ap_memory |    out_buf_6   |     array    |
|out_buf_6_ce0           | out |    1|  ap_memory |    out_buf_6   |     array    |
|out_buf_6_we0           | out |    1|  ap_memory |    out_buf_6   |     array    |
|out_buf_6_d0            | out |   32|  ap_memory |    out_buf_6   |     array    |
|in1_buf_7_address0      | out |    1|  ap_memory |    in1_buf_7   |     array    |
|in1_buf_7_ce0           | out |    1|  ap_memory |    in1_buf_7   |     array    |
|in1_buf_7_q0            |  in |    6|  ap_memory |    in1_buf_7   |     array    |
|out_buf_7_address0      | out |    1|  ap_memory |    out_buf_7   |     array    |
|out_buf_7_ce0           | out |    1|  ap_memory |    out_buf_7   |     array    |
|out_buf_7_we0           | out |    1|  ap_memory |    out_buf_7   |     array    |
|out_buf_7_d0            | out |   32|  ap_memory |    out_buf_7   |     array    |
|in1_buf_8_address0      | out |    1|  ap_memory |    in1_buf_8   |     array    |
|in1_buf_8_ce0           | out |    1|  ap_memory |    in1_buf_8   |     array    |
|in1_buf_8_q0            |  in |    6|  ap_memory |    in1_buf_8   |     array    |
|out_buf_8_address0      | out |    1|  ap_memory |    out_buf_8   |     array    |
|out_buf_8_ce0           | out |    1|  ap_memory |    out_buf_8   |     array    |
|out_buf_8_we0           | out |    1|  ap_memory |    out_buf_8   |     array    |
|out_buf_8_d0            | out |   32|  ap_memory |    out_buf_8   |     array    |
|in1_buf_9_address0      | out |    1|  ap_memory |    in1_buf_9   |     array    |
|in1_buf_9_ce0           | out |    1|  ap_memory |    in1_buf_9   |     array    |
|in1_buf_9_q0            |  in |    6|  ap_memory |    in1_buf_9   |     array    |
|out_buf_9_address0      | out |    1|  ap_memory |    out_buf_9   |     array    |
|out_buf_9_ce0           | out |    1|  ap_memory |    out_buf_9   |     array    |
|out_buf_9_we0           | out |    1|  ap_memory |    out_buf_9   |     array    |
|out_buf_9_d0            | out |   32|  ap_memory |    out_buf_9   |     array    |
|in1_buf_10_address0     | out |    1|  ap_memory |   in1_buf_10   |     array    |
|in1_buf_10_ce0          | out |    1|  ap_memory |   in1_buf_10   |     array    |
|in1_buf_10_q0           |  in |    6|  ap_memory |   in1_buf_10   |     array    |
|out_buf_10_address0     | out |    1|  ap_memory |   out_buf_10   |     array    |
|out_buf_10_ce0          | out |    1|  ap_memory |   out_buf_10   |     array    |
|out_buf_10_we0          | out |    1|  ap_memory |   out_buf_10   |     array    |
|out_buf_10_d0           | out |   32|  ap_memory |   out_buf_10   |     array    |
|in1_buf_11_address0     | out |    1|  ap_memory |   in1_buf_11   |     array    |
|in1_buf_11_ce0          | out |    1|  ap_memory |   in1_buf_11   |     array    |
|in1_buf_11_q0           |  in |    6|  ap_memory |   in1_buf_11   |     array    |
|out_buf_11_address0     | out |    1|  ap_memory |   out_buf_11   |     array    |
|out_buf_11_ce0          | out |    1|  ap_memory |   out_buf_11   |     array    |
|out_buf_11_we0          | out |    1|  ap_memory |   out_buf_11   |     array    |
|out_buf_11_d0           | out |   32|  ap_memory |   out_buf_11   |     array    |
|in1_buf_12_address0     | out |    1|  ap_memory |   in1_buf_12   |     array    |
|in1_buf_12_ce0          | out |    1|  ap_memory |   in1_buf_12   |     array    |
|in1_buf_12_q0           |  in |    6|  ap_memory |   in1_buf_12   |     array    |
|out_buf_12_address0     | out |    1|  ap_memory |   out_buf_12   |     array    |
|out_buf_12_ce0          | out |    1|  ap_memory |   out_buf_12   |     array    |
|out_buf_12_we0          | out |    1|  ap_memory |   out_buf_12   |     array    |
|out_buf_12_d0           | out |   32|  ap_memory |   out_buf_12   |     array    |
|in1_buf_13_address0     | out |    1|  ap_memory |   in1_buf_13   |     array    |
|in1_buf_13_ce0          | out |    1|  ap_memory |   in1_buf_13   |     array    |
|in1_buf_13_q0           |  in |    6|  ap_memory |   in1_buf_13   |     array    |
|out_buf_13_address0     | out |    1|  ap_memory |   out_buf_13   |     array    |
|out_buf_13_ce0          | out |    1|  ap_memory |   out_buf_13   |     array    |
|out_buf_13_we0          | out |    1|  ap_memory |   out_buf_13   |     array    |
|out_buf_13_d0           | out |   32|  ap_memory |   out_buf_13   |     array    |
|in1_buf_14_address0     | out |    1|  ap_memory |   in1_buf_14   |     array    |
|in1_buf_14_ce0          | out |    1|  ap_memory |   in1_buf_14   |     array    |
|in1_buf_14_q0           |  in |    6|  ap_memory |   in1_buf_14   |     array    |
|out_buf_14_address0     | out |    1|  ap_memory |   out_buf_14   |     array    |
|out_buf_14_ce0          | out |    1|  ap_memory |   out_buf_14   |     array    |
|out_buf_14_we0          | out |    1|  ap_memory |   out_buf_14   |     array    |
|out_buf_14_d0           | out |   32|  ap_memory |   out_buf_14   |     array    |
|in1_buf_15_address0     | out |    1|  ap_memory |   in1_buf_15   |     array    |
|in1_buf_15_ce0          | out |    1|  ap_memory |   in1_buf_15   |     array    |
|in1_buf_15_q0           |  in |    6|  ap_memory |   in1_buf_15   |     array    |
|out_buf_15_address0     | out |    1|  ap_memory |   out_buf_15   |     array    |
|out_buf_15_ce0          | out |    1|  ap_memory |   out_buf_15   |     array    |
|out_buf_15_we0          | out |    1|  ap_memory |   out_buf_15   |     array    |
|out_buf_15_d0           | out |   32|  ap_memory |   out_buf_15   |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

