# 2011 MICRO

- [Carlo Galuzzi](http://dblp2.uni-trier.de/pers/hd/g/Galuzzi:Carlo), [Luigi Carro](http://dblp2.uni-trier.de/pers/hd/c/Carro:Luigi), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas), [Milos Prvulovic](http://dblp2.uni-trier.de/pers/hd/p/Prvulovic:Milos):
  44rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2011, 3-7 December 2011, Porto Alegre, Brazil. ACM 2011, ISBN 978-1-4503-1053-6

## Best paper candidates A

- [Charles Lefurgy](http://dblp2.uni-trier.de/pers/hd/l/Lefurgy:Charles), [Alan J. Drake](http://dblp2.uni-trier.de/pers/hd/d/Drake:Alan_J=), [Michael S. Floyd](http://dblp2.uni-trier.de/pers/hd/f/Floyd:Michael_S=), [Malcolm Allen-Ware](http://dblp2.uni-trier.de/pers/hd/a/Allen=Ware:Malcolm), [Bishop Brock](http://dblp2.uni-trier.de/pers/hd/b/Brock:Bishop), [José A. Tierno](http://dblp2.uni-trier.de/pers/hd/t/Tierno:Jos=eacute=_A=), [John B. Carter](http://dblp2.uni-trier.de/pers/hd/c/Carter:John_B=):
  Active management of timing guardband to save energy in POWER7. 1-11

- [Shantanu Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Shantanu), [Shuguang Feng](http://dblp2.uni-trier.de/pers/hd/f/Feng:Shuguang), [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=), [David I. August](http://dblp2.uni-trier.de/pers/hd/a/August:David_I=):
  Bundled execution of recurring traces for energy-efficient general purpose processing. 12-23

- [Dimitris Kaseridis](http://dblp2.uni-trier.de/pers/hd/k/Kaseridis:Dimitris), [Jeffrey Stuecheli](http://dblp2.uni-trier.de/pers/hd/s/Stuecheli:Jeffrey), [Lizy Kurian John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_Kurian):
  **Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era**. 24-35

## Best paper candidates B

- [Mitchell Hayenga](http://dblp2.uni-trier.de/pers/hd/h/Hayenga:Mitchell), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  The NoX router. 36-46

- [Konstantinos Aisopos](http://dblp2.uni-trier.de/pers/hd/a/Aisopos:Konstantinos), [Li-Shiuan Peh](http://dblp2.uni-trier.de/pers/hd/p/Peh:Li=Shiuan):
  **A systematic methodology to develop resilient cache coherence protocols**. 47-58

- [Gagan Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Gagan), [Gurindar S. Sohi](http://dblp2.uni-trier.de/pers/hd/s/Sohi:Gurindar_S=):
  Dataflow execution of sequential imperative programs on multicore architectures. 59-70

## NoCs

- [Tushar Krishna](http://dblp2.uni-trier.de/pers/hd/k/Krishna:Tushar), [Li-Shiuan Peh](http://dblp2.uni-trier.de/pers/hd/p/Peh:Li=Shiuan), [Bradford M. Beckmann](http://dblp2.uni-trier.de/pers/hd/b/Beckmann:Bradford_M=), [Steven K. Reinhardt](http://dblp2.uni-trier.de/pers/hd/r/Reinhardt:Steven_K=):
  Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication. 71-82

- [George Michelogiannakis](http://dblp2.uni-trier.de/pers/hd/m/Michelogiannakis:George), [Nan Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Nan), [Daniel U. Becker](http://dblp2.uni-trier.de/pers/hd/b/Becker:Daniel_U=), [William J. Dally](http://dblp2.uni-trier.de/pers/hd/d/Dally:William_J=):
  Packet chaining: efficient single-cycle allocation for on-chip networks. 83-94

- [Christopher Nitta](http://dblp2.uni-trier.de/pers/hd/n/Nitta:Christopher), [Matthew K. Farrens](http://dblp2.uni-trier.de/pers/hd/f/Farrens:Matthew_K=), [Venkatesh Akella](http://dblp2.uni-trier.de/pers/hd/a/Akella:Venkatesh):
  Resilient microring resonator based photonic networks. 95-104

- [Yan Pan](http://dblp2.uni-trier.de/pers/hd/p/Pan:Yan), [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John), [Gokhan Memik](http://dblp2.uni-trier.de/pers/hd/m/Memik:Gokhan):
  FeatherWeight: low-cost optical arbitration with QoS support. 105-116

## Speculation

- [André Seznec](http://dblp2.uni-trier.de/pers/hd/s/Seznec:Andr=eacute=):
  A new case for the TAGE branch predictor. 117-127

- [Jing Xin](http://dblp2.uni-trier.de/pers/hd/x/Xin:Jing), [Russ Joseph](http://dblp2.uni-trier.de/pers/hd/j/Joseph:Russ):
  Identifying and predicting timing-critical instructions to boost timing speculation. 128-139

- [Marc de Kruijf](http://dblp2.uni-trier.de/pers/hd/k/Kruijf:Marc_de), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  Idempotent processor architecture. 140-151

- [Michael Ferdman](http://dblp2.uni-trier.de/pers/hd/f/Ferdman:Michael), [Cansu Kaynak](http://dblp2.uni-trier.de/pers/hd/k/Kaynak:Cansu), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak):
  **Proactive instruction fetch**. 152-162

## Energy efficiency

- [Ganesh Venkatesh](http://dblp2.uni-trier.de/pers/hd/v/Venkatesh:Ganesh), [Jack Sampson](http://dblp2.uni-trier.de/pers/hd/s/Sampson:Jack), [Nathan Goulding-Hotta](http://dblp2.uni-trier.de/pers/hd/g/Goulding=Hotta:Nathan), [Sravanthi Kota Venkata](http://dblp2.uni-trier.de/pers/hd/v/Venkata:Sravanthi_Kota), [Michael Bedford Taylor](http://dblp2.uni-trier.de/pers/hd/t/Taylor:Michael_Bedford), [Steven Swanson](http://dblp2.uni-trier.de/pers/hd/s/Swanson:Steven):
  QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores. 163-174

- [Ryan Cochran](http://dblp2.uni-trier.de/pers/hd/c/Cochran:Ryan), [Can Hankendi](http://dblp2.uni-trier.de/pers/hd/h/Hankendi:Can), [Ayse Kivilcim Coskun](http://dblp2.uni-trier.de/pers/hd/c/Coskun:Ayse_Kivilcim), [Sherief Reda](http://dblp2.uni-trier.de/pers/hd/r/Reda:Sherief):
  Pack & Cap: adaptive DVFS and thread packing under power caps. 175-185

- [Andrew Hay](http://dblp2.uni-trier.de/pers/hd/h/Hay:Andrew), [Karin Strauss](http://dblp2.uni-trier.de/pers/hd/s/Strauss:Karin), [Timothy Sherwood](http://dblp2.uni-trier.de/pers/hd/s/Sherwood:Timothy), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=), [Doug Burger](http://dblp2.uni-trier.de/pers/hd/b/Burger:Doug):
  **Preventing PCM banks from seizing too much power**. 186-195

- [Vignyan Reddy Kothinti Naresh](http://dblp2.uni-trier.de/pers/hd/n/Naresh:Vignyan_Reddy_Kothinti), [David J. Palframan](http://dblp2.uni-trier.de/pers/hd/p/Palframan:David_J=), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  CRAM: coded registers for amplified multiporting. 196-205

## Multi-core programmability

- [Jiaqi Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Jiaqi), [Weiwei Xiong](http://dblp2.uni-trier.de/pers/hd/x/Xiong:Weiwei), [Yang Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Yang), [Soyeon Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Soyeon), [Yuanyuan Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Yuanyuan), [Zhiqiang Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Zhiqiang):
  ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer. 206-215

- [Gilles Pokam](http://dblp2.uni-trier.de/pers/hd/p/Pokam:Gilles), [Cristiano Pereira](http://dblp2.uni-trier.de/pers/hd/p/Pereira:Cristiano), [Shiliang Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Shiliang), [Ali-Reza Adl-Tabatabai](http://dblp2.uni-trier.de/pers/hd/a/Adl=Tabatabai:Ali=Reza), [Justin Emile Gottschlich](http://dblp2.uni-trier.de/pers/hd/g/Gottschlich:Justin_Emile), [Jungwoo Ha](http://dblp2.uni-trier.de/pers/hd/h/Ha:Jungwoo), [Youfeng Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Youfeng):
  CoreRacer: a practical memory race recorder for multicore x86 TSO processors. 216-225

- [Jesse G. Beu](http://dblp2.uni-trier.de/pers/hd/b/Beu:Jesse_G=), [Michel C. Rosier](http://dblp2.uni-trier.de/pers/hd/r/Rosier:Michel_C=), [Thomas M. Conte](http://dblp2.uni-trier.de/pers/hd/c/Conte:Thomas_M=):
  Manager-client pairing: a framework for implementing coherence hierarchies. 226-236

- [Ahmed H. Abdel-Gawad](http://dblp2.uni-trier.de/pers/hd/a/Abdel=Gawad:Ahmed_H=), [Mithuna Thottethodi](http://dblp2.uni-trier.de/pers/hd/t/Thottethodi:Mithuna):
  TransCom: transforming stream communication for load balance and efficiency in networks-on-chip. 237-247

## Datacenters and virtualization

- [Jason Mars](http://dblp2.uni-trier.de/pers/hd/m/Mars:Jason), [Lingjia Tang](http://dblp2.uni-trier.de/pers/hd/t/Tang:Lingjia), [Robert Hundt](http://dblp2.uni-trier.de/pers/hd/h/Hundt:Robert), [Kevin Skadron](http://dblp2.uni-trier.de/pers/hd/s/Skadron:Kevin), [Mary Lou Soffa](http://dblp2.uni-trier.de/pers/hd/s/Soffa:Mary_Lou):
  Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations. 248-259

- [Sheng Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Sheng), [Kevin T. Lim](http://dblp2.uni-trier.de/pers/hd/l/Lim:Kevin_T=), [Paolo Faraboschi](http://dblp2.uni-trier.de/pers/hd/f/Faraboschi:Paolo), [Jichuan Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Jichuan), [Parthasarathy Ranganathan](http://dblp2.uni-trier.de/pers/hd/r/Ranganathan:Parthasarathy), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  System-level integrated server architectures for scale-out datacenters. 260-271

- [Seongwook Jin](http://dblp2.uni-trier.de/pers/hd/j/Jin:Seongwook), [Jeongseob Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jeongseob), [Sanghoon Cha](http://dblp2.uni-trier.de/pers/hd/c/Cha:Sanghoon), [Jaehyuk Huh](http://dblp2.uni-trier.de/pers/hd/h/Huh:Jaehyuk):
  Architectural support for secure virtualization under a vulnerable hypervisor. 272-283

## Exploiting parallelism

- [Nikolas Ioannou](http://dblp2.uni-trier.de/pers/hd/i/Ioannou:Nikolas), [Marcelo Cintra](http://dblp2.uni-trier.de/pers/hd/c/Cintra:Marcelo):
  Complementing user-level coarse-grain parallelism with implicit speculative parallelism. 284-295

- [Wilson W. L. Fung](http://dblp2.uni-trier.de/pers/hd/f/Fung:Wilson_W=_L=), [Inderpreet Singh](http://dblp2.uni-trier.de/pers/hd/s/Singh:Inderpreet), [Andrew Brownsword](http://dblp2.uni-trier.de/pers/hd/b/Brownsword:Andrew), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  Hardware transactional memory for GPU architectures. 296-307

- [Veynu Narasiman](http://dblp2.uni-trier.de/pers/hd/n/Narasiman:Veynu), [Michael Shebanow](http://dblp2.uni-trier.de/pers/hd/s/Shebanow:Michael), [Chang Joo Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Chang_Joo), [Rustam Miftakhutdinov](http://dblp2.uni-trier.de/pers/hd/m/Miftakhutdinov:Rustam), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  Improving GPU performance via large warps and two-level warp scheduling. 308-317

## Memory technologies

- [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=):
  **Pay-As-You-Go: low-overhead hard-error correction for phase change memories**. 318-328

- [Zhenyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Zhenyu), [Xiuyuan Bi](http://dblp2.uni-trier.de/pers/hd/b/Bi:Xiuyuan), [Hai Helen Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Hai_Helen), [Weng-Fai Wong](http://dblp2.uni-trier.de/pers/hd/w/Wong:Weng=Fai), [Zhong-Liang Ong](http://dblp2.uni-trier.de/pers/hd/o/Ong:Zhong=Liang), [Xiaochun Zhu](http://dblp2.uni-trier.de/pers/hd/z/Zhu:Xiaochun), [Wenqing Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Wenqing):
  **Multi retention level STT-RAM cache designs with a dynamic refresh scheme**. 329-338

- [Qing Guo](http://dblp2.uni-trier.de/pers/hd/g/Guo:Qing), [Xiaochen Guo](http://dblp2.uni-trier.de/pers/hd/g/Guo:Xiaochen), [Yuxin Bai](http://dblp2.uni-trier.de/pers/hd/b/Bai:Yuxin), [Engin Ipek](http://dblp2.uni-trier.de/pers/hd/i/Ipek:Engin):
  **A resistive TCAM accelerator for data-intensive computing**. 339-350

## Memory

- [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=):
  **A register-file approach for row buffer caches in die-stacked DRAMs**. 351-361

- [Eiman Ebrahimi](http://dblp2.uni-trier.de/pers/hd/e/Ebrahimi:Eiman), [Rustam Miftakhutdinov](http://dblp2.uni-trier.de/pers/hd/m/Miftakhutdinov:Rustam), [Chris Fallin](http://dblp2.uni-trier.de/pers/hd/f/Fallin:Chris), [Chang Joo Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Chang_Joo), [José A. Joao](http://dblp2.uni-trier.de/pers/hd/j/Joao:Jos=eacute=_A=), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  **Parallel application memory scheduling**. 362-373

- [Sai Prashanth Muralidhara](http://dblp2.uni-trier.de/pers/hd/m/Muralidhara:Sai_Prashanth), [Lavanya Subramanian](http://dblp2.uni-trier.de/pers/hd/s/Subramanian:Lavanya), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=), [Thomas Moscibroda](http://dblp2.uni-trier.de/pers/hd/m/Moscibroda:Thomas):
  **Reducing memory interference in multicore systems via application-aware memory channel partitioning**. 374-385

## Validation and reliability

- [Nikos Foutris](http://dblp2.uni-trier.de/pers/hd/f/Foutris:Nikos), [Dimitris Gizopoulos](http://dblp2.uni-trier.de/pers/hd/g/Gizopoulos:Dimitris), [Mihalis Psarakis](http://dblp2.uni-trier.de/pers/hd/p/Psarakis:Mihalis), [Xavier Vera](http://dblp2.uni-trier.de/pers/hd/v/Vera:Xavier), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  **Accelerating microprocessor silicon validation by exposing ISA diversity**. 386-397

- [Shuguang Feng](http://dblp2.uni-trier.de/pers/hd/f/Feng:Shuguang), [Shantanu Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Shantanu), [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=), [David I. August](http://dblp2.uni-trier.de/pers/hd/a/August:David_I=):
  Encore: low-cost, fine-grained transient fault recovery. 398-409

- [Ritesh Parikh](http://dblp2.uni-trier.de/pers/hd/p/Parikh:Ritesh), [Valeria Bertacco](http://dblp2.uni-trier.de/pers/hd/b/Bertacco:Valeria):
  Formally enhanced runtime verification to ensure NoC functional correctness. 410-419

## Caches

- [Soontae Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Soontae), [Jongmin Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee_0002:Jongmin), [Jesung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jesung), [Seokin Hong](http://dblp2.uni-trier.de/pers/hd/h/Hong:Seokin):
  **Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits**. 420-429

- [Carole-Jean Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Carole=Jean), [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [William Hasenplaugh](http://dblp2.uni-trier.de/pers/hd/h/Hasenplaugh:William), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret), [Simon C. Steely Jr.](http://dblp2.uni-trier.de/pers/hd/s/Steely_Jr=:Simon_C=), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=):
  **SHiP: signature-based hit predictor for high performance caching**. 430-441

- [Carole-Jean Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Carole=Jean), [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret), [Simon C. Steely Jr.](http://dblp2.uni-trier.de/pers/hd/s/Steely_Jr=:Simon_C=), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=):
  **PACMan: prefetch-aware cache management for high performance caching**. 442-453

- [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=):
  **Efficiently enabling conventional block sizes for very large die-stacked DRAM caches**. 454-464

## Compiler support

- [Mark Gebhart](http://dblp2.uni-trier.de/pers/hd/g/Gebhart:Mark), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=), [William J. Dally](http://dblp2.uni-trier.de/pers/hd/d/Dally:William_J=):
  A compile-time managed multi-level register file hierarchy. 465-476

- [Gregory Frederick Diamos](http://dblp2.uni-trier.de/pers/hd/d/Diamos:Gregory_Frederick), [Benjamin Ashbaugh](http://dblp2.uni-trier.de/pers/hd/a/Ashbaugh:Benjamin), [Subramaniam Maiyuran](http://dblp2.uni-trier.de/pers/hd/m/Maiyuran:Subramaniam), [Andrew Kerr](http://dblp2.uni-trier.de/pers/hd/k/Kerr:Andrew), [Haicheng Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Haicheng), [Sudhakar Yalamanchili](http://dblp2.uni-trier.de/pers/hd/y/Yalamanchili:Sudhakar):
  SIMD re-convergence at thread frontiers. 477-488

- [Yuanrui Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Yuanrui), [Wei Ding](http://dblp2.uni-trier.de/pers/hd/d/Ding:Wei), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=), [Jun Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Jun), [Ohyoung Jang](http://dblp2.uni-trier.de/pers/hd/j/Jang:Ohyoung):
  A data layout optimization framework for NUCA-based multicores. 489-500