From fb3eecdb2854d3d2a9b7f17ddbadfbbf97e3d63d Mon Sep 17 00:00:00 2001
From: "Shengqin.Zhang" <zsq@rock-chips.com>
Date: Sun, 12 Jul 2015 18:51:06 +0800
Subject: [PATCH] fix rga miss flush cmd reg to DDR bug

Signed-off-by: Shengqin.Zhang <zsq@rock-chips.com>
---
 drivers/video/rockchip/rga/rga_drv.c | 8 +++-----
 1 file changed, 3 insertions(+), 5 deletions(-)

diff --git a/drivers/video/rockchip/rga/rga_drv.c b/drivers/video/rockchip/rga/rga_drv.c
index 9686b2513955..cd76e6396c8e 100755
--- a/drivers/video/rockchip/rga/rga_drv.c
+++ b/drivers/video/rockchip/rga/rga_drv.c
@@ -635,15 +635,13 @@ static void rga_try_set_reg(void)
             rga_reg_from_wait_to_run(reg);
 
             #ifdef CONFIG_ARM
-            dmac_flush_range(&rga_service.cmd_buff[0], &rga_service.cmd_buff[28]);
-            outer_flush_range(virt_to_phys(&rga_service.cmd_buff[0]),virt_to_phys(&rga_service.cmd_buff[28]));
+            dmac_flush_range(&rga_service.cmd_buff[0], &rga_service.cmd_buff[32]);
+            outer_flush_range(virt_to_phys(&rga_service.cmd_buff[0]),virt_to_phys(&rga_service.cmd_buff[32]));
             #elif defined(CONFIG_ARM64)
-            __dma_flush_range(&rga_service.cmd_buff[0], &rga_service.cmd_buff[28]);
+            __dma_flush_range(&rga_service.cmd_buff[0], &rga_service.cmd_buff[32]);
             #endif
 
-            #if 1 
             rga_soft_reset();
-            #endif
 
             rga_write(0x0, RGA_SYS_CTRL);
             rga_write(0, RGA_MMU_CTRL);
-- 
2.35.3

