#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000116d660 .scope module, "main" "main" 2 12;
 .timescale 0 0;
P_00000000011ed5f0 .param/l "AUX1" 0 2 63, C4<0101>;
P_00000000011ed628 .param/l "AUX2" 0 2 64, C4<1111>;
P_00000000011ed660 .param/l "AUX3" 0 2 67, C4<0110>;
P_00000000011ed698 .param/l "AUX4" 0 2 68, C4<0111>;
P_00000000011ed6d0 .param/l "EX" 0 2 62, C4<0010>;
P_00000000011ed708 .param/l "FIM" 0 2 70, C4<1001>;
P_00000000011ed740 .param/l "ID" 0 2 61, C4<0001>;
P_00000000011ed778 .param/l "IF" 0 2 60, C4<0000>;
P_00000000011ed7b0 .param/l "MEM" 0 2 65, C4<0011>;
P_00000000011ed7e8 .param/l "SUMPC" 0 2 69, C4<1000>;
P_00000000011ed820 .param/l "WB" 0 2 66, C4<0100>;
v0000000001263040_0 .net "PC", 31 0, v00000000012634a0_0;  1 drivers
v0000000001264260_0 .net "alucontrol", 3 0, v0000000001263ae0_0;  1 drivers
v0000000001262960_0 .net "aluresult1", 0 0, v00000000011df440_0;  1 drivers
v0000000001263d60_0 .net "aluresult2", 31 0, v00000000011df260_0;  1 drivers
v0000000001263220_0 .net "alusrc", 0 0, v0000000001262dc0_0;  1 drivers
v00000000012641c0_0 .net "branch", 0 0, v0000000001263540_0;  1 drivers
v0000000001262e60_0 .net "clk", 0 0, v00000000011df4e0_0;  1 drivers
v00000000012630e0_0 .var "estado", 3 0;
v0000000001262fa0_0 .net "funct3", 2 0, v00000000011df620_0;  1 drivers
v0000000001264080_0 .net "funct7", 6 0, v00000000011dfbc0_0;  1 drivers
v0000000001263680_0 .net "immediate", 11 0, v00000000011dfd00_0;  1 drivers
v0000000001263180_0 .net "instrucao", 31 0, v00000000012573d0_0;  1 drivers
v0000000001262aa0_0 .net "mem0", 31 0, v0000000001256930_0;  1 drivers
v0000000001263720_0 .net "mem1", 31 0, v0000000001257470_0;  1 drivers
v00000000012637c0_0 .net "mem10", 31 0, v0000000001256cf0_0;  1 drivers
v0000000001263900_0 .net "mem11", 31 0, v0000000001257790_0;  1 drivers
v0000000001263860_0 .net "mem12", 31 0, v00000000012575b0_0;  1 drivers
v0000000001263b80_0 .net "mem13", 31 0, v0000000001258230_0;  1 drivers
v0000000001263cc0_0 .net "mem14", 31 0, v00000000012567f0_0;  1 drivers
v0000000001262b40_0 .net "mem15", 31 0, v00000000012569d0_0;  1 drivers
v0000000001262d20_0 .net "mem16", 31 0, v0000000001256a70_0;  1 drivers
v0000000001263e00_0 .net "mem17", 31 0, v0000000001257f10_0;  1 drivers
v0000000001263ea0_0 .net "mem18", 31 0, v0000000001256610_0;  1 drivers
v00000000012625a0_0 .net "mem19", 31 0, v0000000001257e70_0;  1 drivers
v0000000001262f00_0 .net "mem2", 31 0, v00000000012578d0_0;  1 drivers
v0000000001263f40_0 .net "mem20", 31 0, v0000000001258190_0;  1 drivers
v0000000001264120_0 .net "mem21", 31 0, v0000000001256b10_0;  1 drivers
v0000000001262500_0 .net "mem22", 31 0, v0000000001257510_0;  1 drivers
v0000000001264e70_0 .net "mem23", 31 0, v0000000001257830_0;  1 drivers
v0000000001264bf0_0 .net "mem24", 31 0, v0000000001256c50_0;  1 drivers
v0000000001265eb0_0 .net "mem25", 31 0, v0000000001258370_0;  1 drivers
v0000000001265910_0 .net "mem26", 31 0, v0000000001257290_0;  1 drivers
v0000000001266130_0 .net "mem27", 31 0, v0000000001257970_0;  1 drivers
v00000000012646f0_0 .net "mem28", 31 0, v0000000001257c90_0;  1 drivers
v0000000001266090_0 .net "mem29", 31 0, v0000000001256d90_0;  1 drivers
v00000000012645b0_0 .net "mem3", 31 0, v0000000001256bb0_0;  1 drivers
v00000000012659b0_0 .net "mem30", 31 0, v0000000001257a10_0;  1 drivers
v0000000001264790_0 .net "mem31", 31 0, v0000000001257ab0_0;  1 drivers
v0000000001265a50_0 .net "mem4", 31 0, v0000000001256e30_0;  1 drivers
v0000000001265550_0 .net "mem5", 31 0, v0000000001256ed0_0;  1 drivers
v0000000001264a10_0 .net "mem6", 31 0, v0000000001257b50_0;  1 drivers
v00000000012648d0_0 .net "mem7", 31 0, v0000000001257bf0_0;  1 drivers
v0000000001266270_0 .net "mem8", 31 0, v0000000001256f70_0;  1 drivers
v0000000001264970_0 .net "mem9", 31 0, v00000000012566b0_0;  1 drivers
v0000000001265ff0_0 .net "memread", 0 0, v00000000012626e0_0;  1 drivers
v00000000012655f0_0 .net "memtoreg", 0 0, v00000000012639a0_0;  1 drivers
v0000000001264650_0 .net "memwrite", 0 0, v0000000001262c80_0;  1 drivers
v0000000001265af0_0 .net "negativo", 0 0, v0000000001258050_0;  1 drivers
v0000000001265050_0 .net "opcode", 6 0, v0000000001257d30_0;  1 drivers
v0000000001264830_0 .net "pcsrc", 0 0, L_00000000011aaab0;  1 drivers
v0000000001265370_0 .net "rd", 4 0, v00000000012571f0_0;  1 drivers
v0000000001265f50_0 .net "readdata1R", 31 0, L_00000000011ab060;  1 drivers
v0000000001265b90_0 .net "readdata2R", 31 0, L_00000000011aaf10;  1 drivers
v0000000001265cd0_0 .net "reddataM", 31 0, v00000000012618f0_0;  1 drivers
v0000000001265d70_0 .net "reg0", 31 0, v0000000001262110_0;  1 drivers
v00000000012657d0_0 .net "reg1", 31 0, v00000000012615d0_0;  1 drivers
v0000000001264b50_0 .net "reg10", 31 0, v0000000001261670_0;  1 drivers
v0000000001264ab0_0 .net "reg11", 31 0, v0000000001261a30_0;  1 drivers
v0000000001266310_0 .net "reg12", 31 0, v0000000001261530_0;  1 drivers
v0000000001264c90_0 .net "reg13", 31 0, v0000000001262390_0;  1 drivers
v0000000001264d30_0 .net "reg14", 31 0, v0000000001261ad0_0;  1 drivers
v0000000001264dd0_0 .net "reg15", 31 0, v00000000012617b0_0;  1 drivers
v0000000001264f10_0 .net "reg16", 31 0, v0000000001261850_0;  1 drivers
v00000000012661d0_0 .net "reg17", 31 0, v00000000012604f0_0;  1 drivers
v00000000012654b0_0 .net "reg18", 31 0, v0000000001261df0_0;  1 drivers
v0000000001264fb0_0 .net "reg19", 31 0, v00000000012608b0_0;  1 drivers
v0000000001265690_0 .net "reg2", 31 0, v0000000001260d10_0;  1 drivers
v00000000012650f0_0 .net "reg20", 31 0, v0000000001261030_0;  1 drivers
v0000000001265e10_0 .net "reg21", 31 0, v0000000001261c10_0;  1 drivers
v0000000001265230_0 .net "reg22", 31 0, v0000000001261170_0;  1 drivers
v00000000012663b0_0 .net "reg23", 31 0, v0000000001260770_0;  1 drivers
v0000000001265190_0 .net "reg24", 31 0, v0000000001260e50_0;  1 drivers
v00000000012652d0_0 .net "reg25", 31 0, v0000000001261b70_0;  1 drivers
v0000000001264510_0 .net "reg26", 31 0, v0000000001260a90_0;  1 drivers
v0000000001265410_0 .net "reg27", 31 0, v0000000001260630_0;  1 drivers
v0000000001265730_0 .net "reg28", 31 0, v0000000001261cb0_0;  1 drivers
v0000000001265c30_0 .net "reg29", 31 0, v0000000001260810_0;  1 drivers
v0000000001265870_0 .net "reg3", 31 0, v0000000001261e90_0;  1 drivers
v000000000126c010_0 .net "reg30", 31 0, v0000000001261fd0_0;  1 drivers
v000000000126c1f0_0 .net "reg31", 31 0, v0000000001260b30_0;  1 drivers
v000000000126c330_0 .net "reg4", 31 0, v00000000012609f0_0;  1 drivers
v000000000126c3d0_0 .net "reg5", 31 0, v0000000001260590_0;  1 drivers
v000000000126a7b0_0 .net "reg6", 31 0, v00000000012621b0_0;  1 drivers
v000000000126b4d0_0 .net "reg7", 31 0, v0000000001260bd0_0;  1 drivers
v000000000126a530_0 .net "reg8", 31 0, v0000000001260c70_0;  1 drivers
v000000000126ba70_0 .net "reg9", 31 0, v00000000012613f0_0;  1 drivers
v000000000126b750_0 .net "regiwrite", 0 0, v0000000001262820_0;  1 drivers
v000000000126bed0_0 .net "rs1", 4 0, v00000000012580f0_0;  1 drivers
v000000000126a670_0 .net "rs2", 4 0, v0000000001257fb0_0;  1 drivers
v000000000126b7f0_0 .net "tipo", 2 0, v00000000012564d0_0;  1 drivers
v000000000126a710_0 .net "writedataR", 31 0, v0000000001261350_0;  1 drivers
S_00000000010ebc00 .scope module, "alu" "alu" 2 95, 3 1 0, S_000000000116d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_00000000011aaab0 .functor AND 1, v00000000011df440_0, v0000000001263540_0, C4<1>, C4<1>;
v00000000011df940_0 .net "alucontrol", 3 0, v0000000001263ae0_0;  alias, 1 drivers
v00000000011df440_0 .var "aluresult1", 0 0;
v00000000011df260_0 .var "aluresult2", 31 0;
v00000000011df120_0 .net "alusrc", 0 0, v0000000001262dc0_0;  alias, 1 drivers
v00000000011df9e0_0 .net "branch", 0 0, v0000000001263540_0;  alias, 1 drivers
v00000000011defe0_0 .net "clk", 0 0, v00000000011df4e0_0;  alias, 1 drivers
v00000000011df6c0_0 .net "estado", 3 0, v00000000012630e0_0;  1 drivers
v00000000011df8a0_0 .net "immediate", 11 0, v00000000011dfd00_0;  alias, 1 drivers
v00000000011df300_0 .net "negativo", 0 0, v0000000001258050_0;  alias, 1 drivers
v00000000011df3a0_0 .net "pcsrc", 0 0, L_00000000011aaab0;  alias, 1 drivers
v00000000011def40_0 .net "readdata1R", 31 0, L_00000000011ab060;  alias, 1 drivers
v00000000011dfa80_0 .net "readdata2R", 31 0, L_00000000011aaf10;  alias, 1 drivers
E_00000000011f6600 .event posedge, v00000000011defe0_0;
S_0000000001162860 .scope module, "clock" "clock" 2 83, 4 1 0, S_000000000116d660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
v00000000011df4e0_0 .var "clk", 0 0;
S_00000000011629f0 .scope module, "decodificacao" "decodificacao" 2 89, 5 1 0, S_000000000116d660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v00000000011df580_0 .net "clk", 0 0, v00000000011df4e0_0;  alias, 1 drivers
v00000000011deea0_0 .net "estado", 3 0, v00000000012630e0_0;  alias, 1 drivers
v00000000011df620_0 .var "funct3", 2 0;
v00000000011dfbc0_0 .var "funct7", 6 0;
v00000000011dfd00_0 .var "immediate", 11 0;
v00000000011dee00_0 .net "instrucao", 31 0, v00000000012573d0_0;  alias, 1 drivers
v0000000001258050_0 .var "negativo", 0 0;
v0000000001257d30_0 .var "opcode", 6 0;
v00000000012571f0_0 .var "rd", 4 0;
v00000000012580f0_0 .var "rs1", 4 0;
v0000000001257fb0_0 .var "rs2", 4 0;
v00000000012564d0_0 .var "tipo", 2 0;
S_0000000001142f00 .scope module, "lerinstrucao" "lerinstrucao" 2 87, 6 1 0, S_000000000116d660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
v00000000012582d0_0 .net "PC", 31 0, v00000000012634a0_0;  alias, 1 drivers
v0000000001257330_0 .net "clk", 0 0, v00000000011df4e0_0;  alias, 1 drivers
v0000000001257650_0 .net "estado", 3 0, v00000000012630e0_0;  alias, 1 drivers
v00000000012573d0_0 .var "instrucao", 31 0;
v0000000001256890 .array "instrucoes", 4 0, 31 0;
S_0000000001143090 .scope module, "memoria" "memoria" 2 97, 7 1 0, S_000000000116d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
v00000000012570b0_0 .net "aluresult2", 31 0, v00000000011df260_0;  alias, 1 drivers
v00000000012576f0_0 .net "clk", 0 0, v00000000011df4e0_0;  alias, 1 drivers
v0000000001256570_0 .net "estado", 3 0, v00000000012630e0_0;  alias, 1 drivers
v0000000001257dd0_0 .net "immediate", 11 0, v00000000011dfd00_0;  alias, 1 drivers
v0000000001256930_0 .var "mem0", 31 0;
v0000000001257470_0 .var "mem1", 31 0;
v0000000001256cf0_0 .var "mem10", 31 0;
v0000000001257790_0 .var "mem11", 31 0;
v00000000012575b0_0 .var "mem12", 31 0;
v0000000001258230_0 .var "mem13", 31 0;
v00000000012567f0_0 .var "mem14", 31 0;
v00000000012569d0_0 .var "mem15", 31 0;
v0000000001256a70_0 .var "mem16", 31 0;
v0000000001257f10_0 .var "mem17", 31 0;
v0000000001256610_0 .var "mem18", 31 0;
v0000000001257e70_0 .var "mem19", 31 0;
v00000000012578d0_0 .var "mem2", 31 0;
v0000000001258190_0 .var "mem20", 31 0;
v0000000001256b10_0 .var "mem21", 31 0;
v0000000001257510_0 .var "mem22", 31 0;
v0000000001257830_0 .var "mem23", 31 0;
v0000000001256c50_0 .var "mem24", 31 0;
v0000000001258370_0 .var "mem25", 31 0;
v0000000001257290_0 .var "mem26", 31 0;
v0000000001257970_0 .var "mem27", 31 0;
v0000000001257c90_0 .var "mem28", 31 0;
v0000000001256d90_0 .var "mem29", 31 0;
v0000000001256bb0_0 .var "mem3", 31 0;
v0000000001257a10_0 .var "mem30", 31 0;
v0000000001257ab0_0 .var "mem31", 31 0;
v0000000001256e30_0 .var "mem4", 31 0;
v0000000001256ed0_0 .var "mem5", 31 0;
v0000000001257b50_0 .var "mem6", 31 0;
v0000000001257bf0_0 .var "mem7", 31 0;
v0000000001256f70_0 .var "mem8", 31 0;
v00000000012566b0_0 .var "mem9", 31 0;
v0000000001256750 .array "memoria", 31 0, 31 0;
v0000000001257010_0 .net "memread", 0 0, v00000000012626e0_0;  alias, 1 drivers
v0000000001257150_0 .net "memwrite", 0 0, v0000000001262c80_0;  alias, 1 drivers
v0000000001261990_0 .net "readdata2R", 31 0, L_00000000011aaf10;  alias, 1 drivers
v00000000012618f0_0 .var "reddataM", 31 0;
v0000000001261350_0 .var "writedataR", 31 0;
S_0000000001143220 .scope module, "registradores" "registradores" 2 93, 8 1 0, S_000000000116d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
L_00000000011ab060 .functor BUFZ 32, L_000000000126bb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011aaf10 .functor BUFZ 32, L_000000000126a850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001260db0_0 .net *"_ivl_0", 31 0, L_000000000126bb10;  1 drivers
v0000000001261f30_0 .net *"_ivl_10", 6 0, L_000000000126b890;  1 drivers
L_000000000126d550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001261d50_0 .net *"_ivl_13", 1 0, L_000000000126d550;  1 drivers
v00000000012606d0_0 .net *"_ivl_2", 6 0, L_000000000126a5d0;  1 drivers
L_000000000126d508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001262070_0 .net *"_ivl_5", 1 0, L_000000000126d508;  1 drivers
v0000000001260f90_0 .net *"_ivl_8", 31 0, L_000000000126a850;  1 drivers
v0000000001260950 .array "bancoregistradores", 31 0, 31 0;
v0000000001261710_0 .net "clk", 0 0, v00000000011df4e0_0;  alias, 1 drivers
v0000000001261490_0 .net "estado", 3 0, v00000000012630e0_0;  alias, 1 drivers
v00000000012610d0_0 .net "memtoreg", 0 0, v00000000012639a0_0;  alias, 1 drivers
v0000000001261210_0 .net "rd", 4 0, v00000000012571f0_0;  alias, 1 drivers
v0000000001262250_0 .net "readdata1R", 31 0, L_00000000011ab060;  alias, 1 drivers
v00000000012612b0_0 .net "readdata2R", 31 0, L_00000000011aaf10;  alias, 1 drivers
v00000000012622f0_0 .net "reddataM", 31 0, v00000000012618f0_0;  alias, 1 drivers
v0000000001262110_0 .var "reg0", 31 0;
v00000000012615d0_0 .var "reg1", 31 0;
v0000000001261670_0 .var "reg10", 31 0;
v0000000001261a30_0 .var "reg11", 31 0;
v0000000001261530_0 .var "reg12", 31 0;
v0000000001262390_0 .var "reg13", 31 0;
v0000000001261ad0_0 .var "reg14", 31 0;
v00000000012617b0_0 .var "reg15", 31 0;
v0000000001261850_0 .var "reg16", 31 0;
v00000000012604f0_0 .var "reg17", 31 0;
v0000000001261df0_0 .var "reg18", 31 0;
v00000000012608b0_0 .var "reg19", 31 0;
v0000000001260d10_0 .var "reg2", 31 0;
v0000000001261030_0 .var "reg20", 31 0;
v0000000001261c10_0 .var "reg21", 31 0;
v0000000001261170_0 .var "reg22", 31 0;
v0000000001260770_0 .var "reg23", 31 0;
v0000000001260e50_0 .var "reg24", 31 0;
v0000000001261b70_0 .var "reg25", 31 0;
v0000000001260a90_0 .var "reg26", 31 0;
v0000000001260630_0 .var "reg27", 31 0;
v0000000001261cb0_0 .var "reg28", 31 0;
v0000000001260810_0 .var "reg29", 31 0;
v0000000001261e90_0 .var "reg3", 31 0;
v0000000001261fd0_0 .var "reg30", 31 0;
v0000000001260b30_0 .var "reg31", 31 0;
v00000000012609f0_0 .var "reg4", 31 0;
v0000000001260590_0 .var "reg5", 31 0;
v00000000012621b0_0 .var "reg6", 31 0;
v0000000001260bd0_0 .var "reg7", 31 0;
v0000000001260c70_0 .var "reg8", 31 0;
v00000000012613f0_0 .var "reg9", 31 0;
v0000000001260ef0_0 .net "regiwrite", 0 0, v0000000001262820_0;  alias, 1 drivers
v0000000001263c20_0 .net "rs1", 4 0, v00000000012580f0_0;  alias, 1 drivers
v0000000001263360_0 .net "rs2", 4 0, v0000000001257fb0_0;  alias, 1 drivers
v0000000001262640_0 .net "writedataR", 31 0, v0000000001261350_0;  alias, 1 drivers
L_000000000126bb10 .array/port v0000000001260950, L_000000000126a5d0;
L_000000000126a5d0 .concat [ 5 2 0 0], v00000000012580f0_0, L_000000000126d508;
L_000000000126a850 .array/port v0000000001260950, L_000000000126b890;
L_000000000126b890 .concat [ 5 2 0 0], v0000000001257fb0_0, L_000000000126d550;
S_00000000011a23f0 .scope module, "sinaisdecontrole" "sinaisdecontrole" 2 91, 9 1 0, S_000000000116d660;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v0000000001263ae0_0 .var "alucontrol", 3 0;
v0000000001262a00_0 .var "aluop", 1 0;
v0000000001262dc0_0 .var "alusrc", 0 0;
v0000000001263540_0 .var "branch", 0 0;
v0000000001262780_0 .net "clk", 0 0, v00000000011df4e0_0;  alias, 1 drivers
v0000000001263a40_0 .net "estado", 3 0, v00000000012630e0_0;  alias, 1 drivers
v00000000012628c0_0 .net "funct3", 2 0, v00000000011df620_0;  alias, 1 drivers
v0000000001263fe0_0 .net "funct7", 6 0, v00000000011dfbc0_0;  alias, 1 drivers
v00000000012626e0_0 .var "memread", 0 0;
v00000000012639a0_0 .var "memtoreg", 0 0;
v0000000001262c80_0 .var "memwrite", 0 0;
v0000000001262820_0 .var "regiwrite", 0 0;
v0000000001263400_0 .net "tipo", 2 0, v00000000012564d0_0;  alias, 1 drivers
S_00000000011817e0 .scope module, "somapc" "somapc" 2 85, 10 1 0, S_000000000116d660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
v00000000012634a0_0 .var "PC", 31 0;
v0000000001264300_0 .net "clk", 0 0, v00000000011df4e0_0;  alias, 1 drivers
v0000000001262be0_0 .net "estado", 3 0, v00000000012630e0_0;  alias, 1 drivers
v00000000012635e0_0 .net "immediate", 11 0, v00000000011dfd00_0;  alias, 1 drivers
v00000000012643a0_0 .net "negativo", 0 0, v0000000001258050_0;  alias, 1 drivers
v00000000012632c0_0 .net "pcsrc", 0 0, L_00000000011aaab0;  alias, 1 drivers
    .scope S_0000000001162860;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011df4e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000001162860;
T_1 ;
    %load/vec4 v00000000011df4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011df4e0_0, 0;
    %jmp T_1.2;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df4e0_0, 0;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011817e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012634a0_0, 0;
    %end;
    .thread T_2;
    .scope S_00000000011817e0;
T_3 ;
    %wait E_00000000011f6600;
    %load/vec4 v0000000001262be0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000012632c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v00000000012634a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000012634a0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v00000000012643a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v00000000012634a0_0;
    %load/vec4 v00000000012635e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000012634a0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v00000000012634a0_0;
    %load/vec4 v00000000012635e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000012634a0_0, 0;
T_3.6 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001142f00;
T_4 ;
    %vpi_call 6 10 "$readmemb", "entrada/assembler.bin", v0000000001256890 {0 0 0};
    %ix/getv 4, v00000000012582d0_0;
    %load/vec4a v0000000001256890, 4;
    %assign/vec4 v00000000012573d0_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000001142f00;
T_5 ;
    %wait E_00000000011f6600;
    %load/vec4 v0000000001257650_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_5.0, 4;
    %ix/getv 4, v00000000012582d0_0;
    %load/vec4a v0000000001256890, 4;
    %assign/vec4 v00000000012573d0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011629f0;
T_6 ;
    %wait E_00000000011f6600;
    %load/vec4 v00000000011deea0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000011dee00_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012571f0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012580f0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000011df620_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000011dfd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001258050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000012564d0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012571f0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012580f0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000011df620_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000000011dee00_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v00000000011dfd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001258050_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000000011dee00_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000011dfd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001258050_0, 0;
T_6.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000012564d0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v00000000011dee00_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000011dfd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001258050_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012580f0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001257fb0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000011df620_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000012564d0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v00000000011dee00_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v00000000011dfbc0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001257fb0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012580f0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012571f0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000011df620_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000012564d0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v00000000011dee00_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v00000000011dee00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000011dee00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011dee00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011dee00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000011dfd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001258050_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v00000000011dee00_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000011dfd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001258050_0, 0;
T_6.11 ;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012580f0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001257fb0_0, 0;
    %load/vec4 v00000000011dee00_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000011df620_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000012564d0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000011a23f0;
T_7 ;
    %wait E_00000000011f6600;
    %load/vec4 v0000000001263a40_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000000001263400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v00000000012628c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0000000001263fe0_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.0 ;
    %load/vec4 v0000000001263a40_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0000000001263400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %jmp T_7.24;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.24;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.24;
T_7.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.24;
T_7.22 ;
    %load/vec4 v00000000012628c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %jmp T_7.30;
T_7.25 ;
    %load/vec4 v0000000001263fe0_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %jmp T_7.33;
T_7.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.30;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v00000000012628c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %jmp T_7.36;
T_7.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001262c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012626e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001263ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001263540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012639a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001262dc0_0, 0;
    %jmp T_7.36;
T_7.36 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
T_7.17 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001143220;
T_8 ;
    %vpi_call 8 20 "$readmemb", "entrada/registradores.bin", v0000000001260950 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001262110_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012615d0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260d10_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261e90_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012609f0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260590_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012621b0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260bd0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260c70_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012613f0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261670_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261a30_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261530_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001262390_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261ad0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012617b0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261850_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012604f0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261df0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012608b0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261030_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261c10_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261170_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260770_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260e50_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261b70_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260a90_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260630_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261cb0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260810_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261fd0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260b30_0, 0;
    %end;
    .thread T_8;
    .scope S_0000000001143220;
T_9 ;
    %wait E_00000000011f6600;
    %load/vec4 v0000000001261490_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000001261490_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000000001260ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000000012610d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v00000000012622f0_0;
    %load/vec4 v0000000001261210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001260950, 0, 4;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000000001262640_0;
    %load/vec4 v0000000001261210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001260950, 0, 4;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001262110_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012615d0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260d10_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261e90_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012609f0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260590_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012621b0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260bd0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260c70_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012613f0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261670_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261a30_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261530_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001262390_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261ad0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012617b0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261850_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012604f0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261df0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v00000000012608b0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261030_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261c10_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261170_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260770_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260e50_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261b70_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260a90_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260630_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261cb0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260810_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001261fd0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001260950, 4;
    %assign/vec4 v0000000001260b30_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000010ebc00;
T_10 ;
    %wait E_00000000011f6600;
    %load/vec4 v00000000011df6c0_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000011df6c0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000011df120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v00000000011df940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011dfa80_0;
    %and;
    %assign/vec4 v00000000011df260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011dfa80_0;
    %or;
    %assign/vec4 v00000000011df260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011dfa80_0;
    %add;
    %assign/vec4 v00000000011df260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011dfa80_0;
    %sub;
    %assign/vec4 v00000000011df260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011dfa80_0;
    %xor;
    %assign/vec4 v00000000011df260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v00000000011def40_0;
    %ix/getv 4, v00000000011dfa80_0;
    %shiftr 4;
    %assign/vec4 v00000000011df260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v00000000011df940_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v00000000011df300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.17, 4;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011df8a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000011df260_0, 0;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011df8a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000011df260_0, 0;
T_10.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v00000000011df300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.19, 4;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011df8a0_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v00000000011df260_0, 0;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011df8a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v00000000011df260_0, 0;
T_10.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011dfa80_0;
    %sub;
    %assign/vec4 v00000000011df260_0, 0;
    %load/vec4 v00000000011df260_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
T_10.21 ;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v00000000011def40_0;
    %load/vec4 v00000000011dfa80_0;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011df440_0, 0;
T_10.24 ;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000001143090;
T_11 ;
    %vpi_call 7 18 "$readmemb", "entrada/memoria.bin", v0000000001256750 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256930_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257470_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012578d0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256bb0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256e30_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256ed0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257b50_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257bf0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256f70_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012566b0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256cf0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257790_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012575b0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001258230_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012567f0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012569d0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256a70_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257f10_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256610_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257e70_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001258190_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256b10_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257510_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257830_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256c50_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001258370_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257290_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257970_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257c90_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256d90_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257a10_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257ab0_0, 0;
    %end;
    .thread T_11;
    .scope S_0000000001143090;
T_12 ;
    %wait E_00000000011f6600;
    %load/vec4 v0000000001256570_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000001256570_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000001256570_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000000001257150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000000001261990_0;
    %ix/getv 3, v00000000012570b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001256750, 0, 4;
T_12.2 ;
    %load/vec4 v0000000001257010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %ix/getv 4, v00000000012570b0_0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012618f0_0, 0;
T_12.4 ;
    %load/vec4 v00000000012570b0_0;
    %assign/vec4 v0000000001261350_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256930_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257470_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012578d0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256bb0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256e30_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256ed0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257b50_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257bf0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256f70_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012566b0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256cf0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257790_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012575b0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001258230_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012567f0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v00000000012569d0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256a70_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257f10_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256610_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257e70_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001258190_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256b10_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257510_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257830_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256c50_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001258370_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257290_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257970_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257c90_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001256d90_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257a10_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001256750, 4;
    %assign/vec4 v0000000001257ab0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000116d660;
T_13 ;
    %vpi_call 2 77 "$dumpfile", "wavefile.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %end;
    .thread T_13;
    .scope S_000000000116d660;
T_14 ;
    %wait E_00000000011f6600;
    %load/vec4 v00000000012630e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.1 ;
    %load/vec4 v0000000001263180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
T_14.13 ;
    %jmp T_14.11;
T_14.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.3 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012630e0_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %vpi_call 2 138 "$finish" {0 0 0};
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "main.v";
    "./modulos/alu.v";
    "./modulos/clock.v";
    "./modulos/decodificacao.v";
    "./modulos/lerinstrucao.v";
    "./modulos/memoria.v";
    "./modulos/registradores.v";
    "./modulos/sinaisdecontrole.v";
    "./modulos/somapc.v";
