* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     May 3 2022 18:25:34

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : SPI.N_481_rep1_fast
T_3_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_47
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_4/in_0

T_3_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_47
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_6/in_0

T_3_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_47
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_3/in_1

T_3_3_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_47
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_5/in_1

T_3_3_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g2_7
T_4_2_wire_logic_cluster/lc_2/in_1

T_3_3_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g2_7
T_4_2_wire_logic_cluster/lc_4/in_1

T_3_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g0_7
T_4_3_wire_logic_cluster/lc_0/in_1

T_3_3_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_2/in_1

T_3_3_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g2_7
T_4_2_wire_logic_cluster/lc_5/in_0

T_3_3_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g2_7
T_4_2_wire_logic_cluster/lc_3/in_0

End 

Net : SPI.N_481_fast_0
T_3_3_wire_logic_cluster/lc_2/out
T_3_2_sp4_v_t_36
T_3_5_lc_trk_g1_4
T_3_5_wire_logic_cluster/lc_6/in_1

T_3_3_wire_logic_cluster/lc_2/out
T_3_2_sp4_v_t_36
T_3_5_lc_trk_g1_4
T_3_5_wire_logic_cluster/lc_7/in_0

T_3_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g1_2
T_3_4_wire_logic_cluster/lc_0/in_1

T_3_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g1_2
T_3_4_wire_logic_cluster/lc_2/in_1

T_3_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g1_2
T_3_4_wire_logic_cluster/lc_4/in_1

T_3_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g1_2
T_3_4_wire_logic_cluster/lc_6/in_1

T_3_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g1_2
T_3_4_wire_logic_cluster/lc_7/in_0

T_3_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g1_2
T_3_4_wire_logic_cluster/lc_1/in_0

T_3_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g1_2
T_3_4_wire_logic_cluster/lc_3/in_0

T_3_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g1_2
T_3_4_wire_logic_cluster/lc_5/in_0

End 

Net : SPI.N_481_fast_fast
T_3_3_wire_logic_cluster/lc_3/out
T_3_3_sp4_h_l_11
T_5_3_lc_trk_g3_6
T_5_3_wire_logic_cluster/lc_6/in_1

T_3_3_wire_logic_cluster/lc_3/out
T_3_2_lc_trk_g1_3
T_3_2_wire_logic_cluster/lc_3/in_1

T_3_3_wire_logic_cluster/lc_3/out
T_3_2_lc_trk_g1_3
T_3_2_wire_logic_cluster/lc_5/in_1

T_3_3_wire_logic_cluster/lc_3/out
T_3_2_lc_trk_g1_3
T_3_2_wire_logic_cluster/lc_7/in_1

T_3_3_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_1/in_1

T_3_3_wire_logic_cluster/lc_3/out
T_3_2_lc_trk_g1_3
T_3_2_wire_logic_cluster/lc_2/in_0

T_3_3_wire_logic_cluster/lc_3/out
T_3_2_lc_trk_g1_3
T_3_2_wire_logic_cluster/lc_4/in_0

T_3_3_wire_logic_cluster/lc_3/out
T_3_2_lc_trk_g1_3
T_3_2_wire_logic_cluster/lc_6/in_0

T_3_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g0_3
T_4_3_wire_logic_cluster/lc_2/in_3

T_3_3_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_0/in_0

End 

Net : SPI.N_481_rep1
T_3_3_wire_logic_cluster/lc_5/out
T_4_2_sp4_v_t_43
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_2/in_1

T_3_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_5/in_1

T_3_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_1/in_1

T_3_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_3/in_1

T_3_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_7/in_1

T_3_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_7/in_1

T_3_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_1/in_1

T_3_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_6/in_0

T_3_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_0/in_0

T_3_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_4/in_0

End 

Net : SPI.shift_regZ0Z_16
T_2_3_wire_logic_cluster/lc_7/out
T_2_3_sp4_h_l_3
T_4_3_lc_trk_g2_6
T_4_3_wire_logic_cluster/lc_3/in_1

End 

Net : SPI.shift_regZ0Z_104
T_4_1_wire_logic_cluster/lc_2/out
T_2_1_sp4_h_l_1
T_2_1_lc_trk_g1_4
T_2_1_wire_logic_cluster/lc_4/in_1

End 

Net : SPI.N_481_rep1_rep1
T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_7/in_0

End 

Net : SPI.N_481_rep2_rep1
T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_6/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_3_7_lc_trk_g1_3
T_3_7_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_3_7_lc_trk_g1_3
T_3_7_wire_logic_cluster/lc_3/in_1

End 

Net : SPI.N_481_rep2
T_4_6_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g2_1
T_3_6_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g2_1
T_3_6_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g2_1
T_3_6_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_3_7_lc_trk_g0_1
T_3_7_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_3_7_lc_trk_g0_1
T_3_7_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g2_1
T_3_6_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g2_1
T_3_6_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g2_1
T_3_6_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g2_1
T_3_6_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_3_7_lc_trk_g0_1
T_3_7_wire_logic_cluster/lc_1/in_0

End 

Net : SPI.N_481_rep2_fast
T_4_6_wire_logic_cluster/lc_2/out
T_3_7_lc_trk_g1_2
T_3_7_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_3_6_lc_trk_g3_2
T_3_6_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_3_7_lc_trk_g1_2
T_3_7_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_3_7_lc_trk_g1_2
T_3_7_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_4/in_0

End 

Net : SPI.N_481_fast
T_5_2_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g3_6
T_4_2_wire_logic_cluster/lc_7/in_0

T_5_2_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g1_6
T_5_1_wire_logic_cluster/lc_6/in_1

T_5_2_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g1_6
T_5_1_wire_logic_cluster/lc_4/in_1

T_5_2_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g1_6
T_5_1_wire_logic_cluster/lc_2/in_1

T_5_2_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g1_6
T_5_1_wire_logic_cluster/lc_0/in_1

T_5_2_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g3_6
T_4_2_wire_logic_cluster/lc_6/in_1

T_5_2_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g1_6
T_5_1_wire_logic_cluster/lc_1/in_0

T_5_2_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g1_6
T_5_1_wire_logic_cluster/lc_3/in_0

T_5_2_wire_logic_cluster/lc_6/out
T_4_1_lc_trk_g2_6
T_4_1_wire_logic_cluster/lc_1/in_1

T_5_2_wire_logic_cluster/lc_6/out
T_4_1_lc_trk_g2_6
T_4_1_wire_logic_cluster/lc_7/in_1

End 

Net : SPI.N_481_fast_rep1
T_3_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g0_4
T_4_1_wire_logic_cluster/lc_3/in_1

T_3_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g2_4
T_2_1_wire_logic_cluster/lc_1/in_1

T_3_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g2_4
T_2_1_wire_logic_cluster/lc_5/in_1

T_3_1_wire_logic_cluster/lc_4/out
T_3_2_lc_trk_g1_4
T_3_2_wire_logic_cluster/lc_1/in_0

T_3_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g0_4
T_4_1_wire_logic_cluster/lc_6/in_0

T_3_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g0_4
T_4_1_wire_logic_cluster/lc_4/in_0

T_3_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g0_4
T_4_1_wire_logic_cluster/lc_2/in_0

T_3_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g2_4
T_2_1_wire_logic_cluster/lc_4/in_0

T_3_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g2_4
T_2_1_wire_logic_cluster/lc_6/in_0

T_3_1_wire_logic_cluster/lc_4/out
T_3_2_lc_trk_g1_4
T_3_2_wire_logic_cluster/lc_0/in_1

End 

Net : SPI.N_481_rep1_0
T_3_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_3/in_0

T_3_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_5/in_0

T_3_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_7/in_0

T_3_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_wire_logic_cluster/lc_4/in_1

T_3_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_wire_logic_cluster/lc_6/in_1

T_3_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_2/in_1

T_3_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_4/in_1

T_3_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_6/in_1

T_3_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_wire_logic_cluster/lc_3/in_0

T_3_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_wire_logic_cluster/lc_5/in_0

End 

Net : SPI.shift_reg_rstZ0
T_3_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g2_0
T_2_3_wire_logic_cluster/lc_1/in_1

T_3_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_2/in_1

T_3_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_4/in_1

T_3_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_0/in_1

T_3_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_6/in_1

T_3_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g2_0
T_2_3_wire_logic_cluster/lc_0/in_0

T_3_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_5/in_0

T_3_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_1/in_0

T_3_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_3/in_0

T_3_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_7/in_0

End 

Net : SPI.shift_regZ0Z_118
T_4_2_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g1_1
T_4_3_input_2_2
T_4_3_wire_logic_cluster/lc_2/in_2

End 

Net : SPI.shift_regZ0Z_86
T_4_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g1_0
T_4_2_input_2_5
T_4_2_wire_logic_cluster/lc_5/in_2

End 

Net : SPI.shift_regZ0Z_20
T_4_3_wire_logic_cluster/lc_6/out
T_3_4_lc_trk_g0_6
T_3_4_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_21
T_3_4_wire_logic_cluster/lc_7/out
T_3_4_lc_trk_g2_7
T_3_4_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_22
T_3_4_wire_logic_cluster/lc_0/out
T_3_4_lc_trk_g2_0
T_3_4_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_23
T_3_4_wire_logic_cluster/lc_1/out
T_3_4_lc_trk_g2_1
T_3_4_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_24
T_3_4_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g2_2
T_3_4_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_25
T_3_4_wire_logic_cluster/lc_3/out
T_3_4_lc_trk_g0_3
T_3_4_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_26
T_3_4_wire_logic_cluster/lc_4/out
T_3_4_lc_trk_g0_4
T_3_4_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_27
T_3_4_wire_logic_cluster/lc_5/out
T_3_4_lc_trk_g2_5
T_3_4_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_28
T_3_4_wire_logic_cluster/lc_6/out
T_3_5_lc_trk_g0_6
T_3_5_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_29
T_3_5_wire_logic_cluster/lc_7/out
T_3_5_lc_trk_g2_7
T_3_5_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_3
T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g2_2
T_2_2_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_30
T_3_5_wire_logic_cluster/lc_6/out
T_3_6_lc_trk_g0_6
T_3_6_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_31
T_3_6_wire_logic_cluster/lc_5/out
T_3_6_lc_trk_g2_5
T_3_6_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_105
T_2_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_33
T_3_6_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g0_3
T_3_6_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_34
T_3_6_wire_logic_cluster/lc_4/out
T_3_6_lc_trk_g1_4
T_3_6_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_35
T_3_6_wire_logic_cluster/lc_0/out
T_3_6_lc_trk_g2_0
T_3_6_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_36
T_3_6_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g1_1
T_3_6_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_37
T_3_6_wire_logic_cluster/lc_7/out
T_3_7_lc_trk_g0_7
T_3_7_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_40
T_3_7_wire_logic_cluster/lc_2/out
T_3_7_lc_trk_g2_2
T_3_7_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_38
T_3_7_wire_logic_cluster/lc_0/out
T_3_7_lc_trk_g2_0
T_3_7_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_39
T_3_7_wire_logic_cluster/lc_1/out
T_3_7_lc_trk_g2_1
T_3_7_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_32
T_3_6_wire_logic_cluster/lc_2/out
T_3_6_lc_trk_g2_2
T_3_6_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_0
T_2_1_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g1_7
T_2_2_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_1
T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_10
T_2_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g1_0
T_2_3_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_100
T_4_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g2_1
T_4_1_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_101
T_4_1_wire_logic_cluster/lc_6/out
T_4_1_lc_trk_g0_6
T_4_1_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_102
T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g0_3
T_4_1_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_103
T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_4
T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_106
T_2_1_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g3_1
T_2_1_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_107
T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g2_5
T_2_1_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_108
T_2_1_wire_logic_cluster/lc_6/out
T_3_2_lc_trk_g3_6
T_3_2_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_109
T_3_2_wire_logic_cluster/lc_0/out
T_3_2_lc_trk_g2_0
T_3_2_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_11
T_2_3_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g2_2
T_2_3_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_110
T_3_2_wire_logic_cluster/lc_1/out
T_3_2_lc_trk_g2_1
T_3_2_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_111
T_3_2_wire_logic_cluster/lc_2/out
T_3_2_lc_trk_g2_2
T_3_2_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_112
T_3_2_wire_logic_cluster/lc_3/out
T_3_2_lc_trk_g2_3
T_3_2_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_113
T_3_2_wire_logic_cluster/lc_4/out
T_3_2_lc_trk_g0_4
T_3_2_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_114
T_3_2_wire_logic_cluster/lc_5/out
T_3_2_lc_trk_g2_5
T_3_2_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_115
T_3_2_wire_logic_cluster/lc_6/out
T_3_2_lc_trk_g2_6
T_3_2_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_116
T_3_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g0_7
T_4_2_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_117
T_4_2_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_119
T_4_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g1_2
T_5_3_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_12
T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_13
T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g0_4
T_2_3_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_14
T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g2_5
T_2_3_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_15
T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_17
T_4_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g2_3
T_4_3_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_18
T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_5/in_1

End 

Net : SPI.shift_regZ0Z_41
T_3_7_wire_logic_cluster/lc_3/out
T_3_7_lc_trk_g0_3
T_3_7_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_42
T_3_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_43
T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_44
T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_45
T_4_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_46
T_4_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_47
T_4_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_48
T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_49
T_4_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g0_3
T_4_7_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_5
T_2_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_50
T_4_7_wire_logic_cluster/lc_4/out
T_3_7_lc_trk_g2_4
T_3_7_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_51
T_3_7_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g2_5
T_3_7_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_52
T_3_7_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g2_6
T_3_7_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_53
T_3_7_wire_logic_cluster/lc_7/out
T_3_6_lc_trk_g0_7
T_3_6_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_54
T_3_6_wire_logic_cluster/lc_6/out
T_3_5_lc_trk_g1_6
T_3_5_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_55
T_3_5_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g1_2
T_3_5_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_56
T_3_5_wire_logic_cluster/lc_0/out
T_3_5_lc_trk_g2_0
T_3_5_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_57
T_3_5_wire_logic_cluster/lc_3/out
T_3_5_lc_trk_g0_3
T_3_5_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_58
T_3_5_wire_logic_cluster/lc_4/out
T_3_5_lc_trk_g2_4
T_3_5_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_59
T_3_5_wire_logic_cluster/lc_5/out
T_3_5_lc_trk_g1_5
T_3_5_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_6
T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_60
T_3_5_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_61
T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_62
T_4_4_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g2_0
T_4_4_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_63
T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_64
T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_65
T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g0_3
T_4_4_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_66
T_4_4_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_67
T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_68
T_4_3_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g1_1
T_4_4_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_69
T_4_4_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_7
T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g2_6
T_2_2_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_19
T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_71
T_4_5_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_72
T_4_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_73
T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_74
T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_75
T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_76
T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_77
T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_78
T_5_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_79
T_5_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_7/in_0

End 

Net : SPI.shift_regZ0Z_8
T_2_2_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g1_7
T_2_3_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_80
T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_81
T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_82
T_4_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_5/in_3

End 

Net : SPI.shift_regZ0Z_83
T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_84
T_4_5_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g1_6
T_4_4_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_70
T_4_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_2
T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_87
T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_88
T_4_2_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g2_2
T_4_2_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_89
T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_9
T_2_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g2_1
T_2_3_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_90
T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_91
T_4_2_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g2_6
T_4_2_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_92
T_4_2_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g1_7
T_4_1_wire_logic_cluster/lc_7/in_3

End 

Net : SPI.shift_regZ0Z_93
T_4_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_94
T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g2_1
T_5_1_wire_logic_cluster/lc_6/in_3

End 

Net : SPI.shift_regZ0Z_95
T_5_1_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g3_6
T_5_1_wire_logic_cluster/lc_4/in_3

End 

Net : SPI.shift_regZ0Z_96
T_5_1_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g0_4
T_5_1_wire_logic_cluster/lc_3/in_3

End 

Net : SPI.shift_regZ0Z_97
T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g0_3
T_5_1_wire_logic_cluster/lc_2/in_3

End 

Net : SPI.shift_regZ0Z_98
T_5_1_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g3_2
T_5_1_wire_logic_cluster/lc_0/in_3

End 

Net : SPI.shift_regZ0Z_99
T_5_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g2_0
T_4_1_wire_logic_cluster/lc_1/in_3

End 

Net : SPI.shift_regZ0Z_85
T_4_4_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g1_2
T_4_3_wire_logic_cluster/lc_0/in_3

End 

Net : LED_c
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_20
T_3_2_sp4_h_l_9
T_5_2_lc_trk_g2_4
T_5_2_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_4
T_3_1_sp4_h_l_9
T_3_1_lc_trk_g0_4
T_3_1_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_44
T_5_4_lc_trk_g2_1
T_5_4_wire_logic_cluster/lc_7/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_7_4_lc_trk_g0_2
T_7_4_wire_io_cluster/io_0/D_OUT_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_3_0_span4_vert_37
T_3_3_lc_trk_g1_5
T_3_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_3_0_span4_vert_37
T_3_3_lc_trk_g1_5
T_3_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_3_0_span4_vert_37
T_3_3_lc_trk_g1_5
T_3_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_3_0_span4_vert_37
T_3_3_lc_trk_g1_5
T_3_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_3_0_span4_vert_37
T_3_3_lc_trk_g1_5
T_3_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_3_0_span4_vert_37
T_3_3_lc_trk_g1_5
T_3_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_20
T_6_2_sp4_v_t_37
T_3_6_sp4_h_l_5
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_20
T_6_2_sp4_v_t_37
T_3_6_sp4_h_l_5
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_20
T_6_2_sp4_v_t_37
T_3_6_sp4_h_l_5
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_20
T_6_2_sp4_v_t_37
T_3_6_sp4_h_l_5
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

End 

Net : SPI.LED_c_i
T_5_4_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_43
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

End 

Net : CONSTANT_ONE_NET
T_5_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_45
T_3_3_lc_trk_g3_5
T_3_3_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_45
T_3_3_lc_trk_g3_5
T_3_3_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_45
T_3_3_lc_trk_g3_5
T_3_3_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_45
T_3_3_lc_trk_g3_5
T_3_3_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_45
T_3_3_lc_trk_g3_5
T_3_3_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_45
T_3_3_lc_trk_g3_5
T_3_3_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_45
T_4_0_span4_vert_17
T_3_1_lc_trk_g3_1
T_3_1_wire_logic_cluster/lc_4/in_0

End 

Net : SPI_SCK_c_g
T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_5_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_4_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_6_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_3_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_7_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_2_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_1_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_2_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_3/clk

T_0_5_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_1_wire_logic_cluster/lc_3/clk

End 

Net : SPI_SCK_ibuf_gb_io_gb_input
T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span12_vert_8
T_0_5_span12_horz_12
T_0_5_lc_trk_g1_4
T_0_5_wire_gbuf/in

End 

Net : SPI_SDI_c
T_5_0_wire_io_cluster/io_1/D_IN_0
T_5_0_span4_vert_4
T_2_1_sp4_h_l_4
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_7/in_0

End 

Net : SPI_SDO_c
T_5_3_wire_logic_cluster/lc_6/out
T_5_0_span12_vert_16
T_5_0_lc_trk_g0_0
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

