
---------- Begin Simulation Statistics ----------
final_tick                               1137035288610                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115365                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384676                       # Number of bytes of host memory used
host_op_rate                                   132833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20911.25                       # Real time elapsed on the host
host_tick_rate                                8563845                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2412431941                       # Number of instructions simulated
sim_ops                                    2777714109                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.179081                       # Number of seconds simulated
sim_ticks                                179080738404                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       770334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1540655                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.951352                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        27183271                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     90758078                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       103919                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     79814985                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3381102                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3382364                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1262                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        94939925                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         4180630                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         134305767                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        119522970                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       103765                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           93658483                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      28325351                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      7430485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2767641                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    412431940                       # Number of instructions committed
system.switch_cpus.commit.committedOps      482561481                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    429040477                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.124746                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.282527                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    293857229     68.49%     68.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     52597632     12.26%     80.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     17398994      4.06%     84.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     10379650      2.42%     87.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     11457453      2.67%     89.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3283813      0.77%     90.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7007259      1.63%     92.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4733096      1.10%     93.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28325351      6.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    429040477                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      4154265                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         437822025                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             104055000                       # Number of loads committed
system.switch_cpus.commit.membars             8256059                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    293336263     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1651276      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    104055000     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     83518942     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    482561481                       # Class of committed instruction
system.switch_cpus.commit.refs              187573942                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          10217294                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           412431940                       # Number of Instructions Simulated
system.switch_cpus.committedOps             482561481                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.041263                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.041263                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     347971853                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           155                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     27097067                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      486813024                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         14687851                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          48710684                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         105896                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           573                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      17972963                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            94939925                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          51279624                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             377991534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8091                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              417672568                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          212100                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.221073                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     51351604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     34745003                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.972575                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    429449248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.137273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.479024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        334620941     77.92%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11949710      2.78%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          9832083      2.29%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10752354      2.50%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         10461884      2.44%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4600377      1.07%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6990066      1.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4194516      0.98%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         36047317      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    429449248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       154730                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         93796407                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.139735                       # Inst execution rate
system.switch_cpus.iew.exec_refs            193682276                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           83633248                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          304825                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     104474785                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      7456363                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     83818817                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    485329084                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     110049028                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       188767                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     489459445                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             27                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5585231                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         105896                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5586068                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      3400731                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2894                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5780363                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       419783                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       299875                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2894                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       154138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         443045134                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             483518501                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574630                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         254586903                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.125901                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              483571543                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        560430454                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       331945305                       # number of integer regfile writes
system.switch_cpus.ipc                       0.960372                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.960372                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     294212844     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1651276      0.34%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    110098821     22.49%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     83685272     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      489648216                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8017045                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016373                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          829866     10.35%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2734638     34.11%     44.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4452541     55.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      482349887                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1386285998                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    473301120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    477877467                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          477872720                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         489648216                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      7456364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2767597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9836                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        25879                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2809206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    429449248                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.140177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.972044                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    278259234     64.79%     64.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     44854989     10.44%     75.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     23658209      5.51%     80.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19541817      4.55%     85.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19083941      4.44%     89.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18000560      4.19%     93.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     14405503      3.35%     97.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7080184      1.65%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4564811      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    429449248                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.140175                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       15315374                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     30486559                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     10217381                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     10222074                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      2551465                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4952322                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    104474785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     83818817                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       577912684                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       29721888                       # number of misc regfile writes
system.switch_cpus.numCycles                429450212                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9159262                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     468602502                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1643518                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         23157549                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      111474501                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         51747                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     725087128                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      485983335                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    472314094                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          58930108                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           4295                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         105896                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     127457754                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3711589                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    557383732                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    210638677                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      9133473                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         106290845                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      7456379                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      6813127                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            886044079                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           971067044                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          6811567                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         3405819                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       770335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       770322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1540670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         770336                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             770283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       610448                       # Transaction distribution
system.membus.trans_dist::CleanEvict           159872                       # Transaction distribution
system.membus.trans_dist::ReadExReq                52                       # Transaction distribution
system.membus.trans_dist::ReadExResp               52                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        770283                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1156789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1154201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2310990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2310990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     88686720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     88053504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    176740224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               176740224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            770335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  770335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              770335                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3547029027                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3545800369                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7183744709                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1137035288610                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            770283                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1220897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          930222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              52                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       770244                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2310888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2311005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    176735360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              176745344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1380823                       # Total snoops (count)
system.tol2bus.snoopTraffic                  78137344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2151158                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1380808     64.19%     64.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 770336     35.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2151158                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1660753374                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1606067160                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     49354752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          49356928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     39329792                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       39329792                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       385584                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             385601                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       307264                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            307264                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        12151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    275600561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            275612712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        12151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           12151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     219620448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           219620448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     219620448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        12151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    275600561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           495233160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    614528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    771168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000052838878                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        34308                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        34308                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1502409                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            580929                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     385601                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    307264                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   771202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  614528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           206442                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           104866                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            41914                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           103172                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            53198                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           87216                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          154926                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           103168                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           104806                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             9672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            41912                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           103216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            51648                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               52                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            9736                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           87117                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          103172                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  8638533342                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3856010000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            23098570842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11201.39                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29951.39                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  687937                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 554875                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                89.20                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.29                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               771202                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              614528                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 385551                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 385552                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 32363                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 32785                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 34299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 34310                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 34310                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 34309                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 34308                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 34308                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 34308                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 34308                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   433                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       142888                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   620.659090                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   485.457555                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   357.313753                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2226      1.56%      1.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        23107     16.17%     17.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        13418      9.39%     27.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        22367     15.65%     42.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        12167      8.52%     51.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         5817      4.07%     55.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6640      4.65%     60.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         6118      4.28%     64.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        51028     35.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       142888                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        34308                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.478372                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.387424                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     2.036174                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         1104      3.22%      3.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         6297     18.35%     21.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        13941     40.63%     62.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        10167     29.63%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         2142      6.24%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29          385      1.12%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31          268      0.78%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50-51            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        34308                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        34308                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.911245                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.905711                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.431197                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1521      4.43%      4.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             282      0.82%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           32228     93.94%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             275      0.80%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        34308                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              49356928                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               39327936                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               49356928                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            39329792                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      275.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      219.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   275.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   219.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.87                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 179080570770                       # Total gap between requests
system.mem_ctrls0.avgGap                    258463.87                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     49354752                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     39327936                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 12150.943866955802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 275600561.176252126694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 219610083.979425698519                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       771168                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       614528                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1850934                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  23096719908                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4158542869220                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     54439.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29950.31                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6767051.90                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   89.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           329368200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           175059555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1798723080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1044401940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    14136105360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     41132946480                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     34128308160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       92744912775                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       517.894407                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  88272730966                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5979740000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  84828267438                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           690859260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           367200405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3707659200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2163282840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    14136105360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     67461042990                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     11957699040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      100483849095                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       561.109196                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  30341322817                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5979740000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 142759675587                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     49243136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          49245952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     38807552                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       38807552                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       384712                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             384734                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       303184                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            303184                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        15725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    274977289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            274993014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        15725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           15725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     216704221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           216704221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     216704221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        15725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    274977289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           491697235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    606368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    769424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000064604116                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        33917                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        33917                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1493444                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            573942                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     384734                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    303184                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   769468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  606368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           206414                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           104840                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9674                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            43526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           103172                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            54812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            4836                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           87186                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          154928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           103168                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           103168                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             8060                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            43524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           103224                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            50034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            4842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           87127                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          103176                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.79                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  8924266504                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3847340000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            23351791504                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11597.97                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30347.97                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  682134                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 546051                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                88.65                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.05                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               769468                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              606368                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 384707                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 384707                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 31628                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 31839                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 33918                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 33918                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 33917                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       147629                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   596.435226                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   454.207888                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   366.809472                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2191      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        30157     20.43%     21.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        14133      9.57%     31.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        23128     15.67%     47.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         8518      5.77%     52.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6164      4.18%     57.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6529      4.42%     61.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5808      3.93%     65.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        51001     34.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       147629                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        33917                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.686617                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.582314                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.168525                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15           93      0.27%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17           43      0.13%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19          777      2.29%      2.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         5959     17.57%     20.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        13159     38.80%     59.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         8737     25.76%     84.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         4589     13.53%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29          537      1.58%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33            9      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-61            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        33917                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        33917                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.877436                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.870232                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.491330                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2078      6.13%      6.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             193      0.57%      6.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           31454     92.74%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             192      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        33917                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              49245952                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               38806336                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               49245952                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            38807552                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      274.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      216.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   274.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   216.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 179080418982                       # Total gap between requests
system.mem_ctrls1.avgGap                    260322.33                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     49243136                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     38806336                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 15724.750886648684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 274977289.232017695904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 216697431.258375972509                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       769424                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       606368                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1724512                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  23350066992                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4071772493157                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39193.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30347.46                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6715018.76                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   89.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           337079400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           179154360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1763665680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1018792620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    14136105360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     38942247240                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     35973481440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       92350526100                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       515.692123                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  93056704529                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5979740000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  80044293875                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           717013080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           381097695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3730335840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2146349160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    14136105360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     69108714630                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     10570164480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      100789780245                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       562.817538                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  26743725841                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5979740000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 146357272563                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       770296                       # number of demand (read+write) misses
system.l2.demand_misses::total                 770335                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       770296                       # number of overall misses
system.l2.overall_misses::total                770335                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3841821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  62226141537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62229983358                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3841821                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  62226141537                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62229983358                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       770296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               770335                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       770296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              770335                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 98508.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80782.116923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80783.014348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 98508.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80782.116923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80783.014348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              610448                       # number of writebacks
system.l2.writebacks::total                    610448                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       770296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            770335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       770296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           770335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3507444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  55649073540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55652580984                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3507444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  55649073540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55652580984                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89934.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72243.752454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72244.648087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89934.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72243.752454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72244.648087                       # average overall mshr miss latency
system.l2.replacements                        1380823                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       610449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           610449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       610449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       610449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       159833                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        159833                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  52                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4246728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4246728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81667.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81667.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3801043                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3801043                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73096.980769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73096.980769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3841821                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3841821                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 98508.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98508.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3507444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3507444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89934.461538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89934.461538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data       770244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          770244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  62221894809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  62221894809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       770244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        770244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80782.057126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80782.057126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       770244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       770244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  55645272497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  55645272497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72243.694851                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72243.694851                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     1380855                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1380855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.666543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    17.332833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.458329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.541651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26031319                       # Number of tag accesses
system.l2.tags.data_accesses                 26031319                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957954550206                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   179080738404                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     51279573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2053379271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099698                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     51279573                       # number of overall hits
system.cpu.icache.overall_hits::total      2053379271                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            844                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total           844                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5094072                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5094072                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5094072                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5094072                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     51279623                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2053380115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     51279623                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2053380115                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 101881.440000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6035.630332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 101881.440000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6035.630332                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          209                       # number of writebacks
system.cpu.icache.writebacks::total               209                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3893529                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3893529                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3893529                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3893529                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 99834.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99834.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 99834.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99834.076923                       # average overall mshr miss latency
system.cpu.icache.replacements                    209                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     51279573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2053379271                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           844                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5094072                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5094072                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     51279623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2053380115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 101881.440000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6035.630332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3893529                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3893529                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 99834.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99834.076923                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.808484                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2053380104                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               833                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2465042.141657                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.842335                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.966149                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80081825318                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80081825318                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756136939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    166992194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        923129133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756136939                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    166992194                       # number of overall hits
system.cpu.dcache.overall_hits::total       923129133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6829208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3359707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10188915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6829208                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3359707                       # number of overall misses
system.cpu.dcache.overall_misses::total      10188915                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 278090908223                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 278090908223                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 278090908223                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 278090908223                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762966147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    170351901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    933318048                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762966147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    170351901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    933318048                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019722                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010917                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82772.369205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27293.476118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82772.369205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27293.476118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6831274                       # number of writebacks
system.cpu.dcache.writebacks::total           6831274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2589424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2589424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2589424                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2589424                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       770283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       770283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       770283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       770283                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  63188852757                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63188852757                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  63188852757                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63188852757                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000825                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000825                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82033.295240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82033.295240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82033.295240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82033.295240                       # average overall mshr miss latency
system.cpu.dcache.replacements                7599306                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393219004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     90903841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       484122845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2771604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3359590                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6131194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 278080758027                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 278080758027                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395990608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     94263431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    490254039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82772.230548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45355.074073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2589359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2589359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       770231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       770231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  63184540977                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  63184540977                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001571                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82033.235454                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82033.235454                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362917935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     76088353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      439006288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4057604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4057721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     10150196                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10150196                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366975539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     76088470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    443064009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009158                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86753.811966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.501452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      4311780                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4311780                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82918.846154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82918.846154                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28391707                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7430499                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     35822206                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           24                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2172987                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2172987                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28391765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7430523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     35822288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 90541.125000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26499.841463                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           13                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       958683                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       958683                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73744.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73744.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28391765                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7430472                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     35822237                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28391765                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7430472                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     35822237                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1137035288610                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998789                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1002373138                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7599562                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.898804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   224.030019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    31.968771                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.875117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.124878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32166401898                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32166401898                       # Number of data accesses

---------- End Simulation Statistics   ----------
