// Seed: 2466488615
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8
);
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5
    , id_21,
    input wire id_6,
    output wire id_7,
    input supply0 id_8,
    output tri0 id_9,
    output wire id_10,
    output tri id_11,
    input wire id_12,
    input tri id_13,
    output tri0 id_14,
    output tri id_15,
    input wor id_16,
    input tri0 id_17,
    input tri0 id_18,
    input tri0 id_19
);
  assign id_7 = id_3 + -1'b0 | "";
  module_0(
      id_7, id_15, id_19, id_8, id_3, id_3, id_6, id_18, id_14
  );
endmodule
