module module_0 (
    input logic [id_1 : id_1] id_2,
    output [id_2 : id_1] id_3,
    output id_4,
    input [id_1 : id_3] id_5,
    input id_6,
    output logic id_7,
    input id_8,
    output [id_1 : id_6] id_9,
    input id_10,
    input id_11
);
  id_12 id_13 (
      .id_3 (id_11),
      .id_10(id_5)
  );
endmodule
