Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net2_1)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0)  Track: 15  
 CHANX (10,0)  Track: 15  
 CHANX (11,0)  Track: 15  
 CHANY (11,1)  Track: 15  
  IPIN (12,1)  Pin: 0  
  SINK (12,1)  Class: 0  


Net 1 (net2_infix3_1)

SOURCE (10,1)  Class: 17  
  OPIN (10,1)  Pin: 17  
 CHANY (9,1)  Track: 1  
 CHANX (10,0)  Track: 1  
 CHANX (11,0)  Track: 1  
 CHANX (12,0)  Track: 1  
  IPIN (12,1)  Pin: 1  
  SINK (12,1)  Class: 1  


Net 2 (net2_infix4_1)

SOURCE (11,1)  Class: 17  
  OPIN (11,1)  Pin: 17  
 CHANY (10,1)  Track: 0  
 CHANX (11,0)  Track: 0  
 CHANX (12,0)  Track: 0  
 CHANY (12,1)  Track: 0  
  IPIN (12,1)  Pin: 2  
  SINK (12,1)  Class: 2  


Net 3 (net3_1)

SOURCE (12,0)  Pad: 1  
  OPIN (12,0)  Pad: 1  
 CHANX (12,0)  Track: 16  
 CHANY (12,1)  Track: 16  
 CHANX (12,1)  Track: 16  
  IPIN (12,1)  Pin: 3  
  SINK (12,1)  Class: 3  


Net 4 (net1_1)

SOURCE (12,1)  Class: 16  
  OPIN (12,1)  Pin: 16  
 CHANY (11,1)  Track: 16  
 CHANX (11,0)  Track: 16  
  IPIN (11,0)  Pad: 0  
  SINK (11,0)  Pad: 0  


Net 5 (vcc): global net connecting:

Block vcc (#5) at (7, 0), Pin class 16.
Block net2_infix4_1 (#1) at (11, 1), Pin class 8.
Block net2_infix3_1 (#2) at (10, 1), Pin class 8.


Net 6 (gnd): global net connecting:

Block gnd (#4) at (7, 0), Pin class 13.
Block net2_infix4_1 (#1) at (11, 1), Pin class 10.
Block net2_infix3_1 (#2) at (10, 1), Pin class 10.
