

================================================================
== Vitis HLS Report for 'sha384Accel'
================================================================
* Date:           Fri Aug  1 20:18:14 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha384Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.262 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399  |sha384Accel_Pipeline_VITIS_LOOP_15_2  |      898|      898|  8.980 us|  8.980 us|  897|  897|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442  |sha384Accel_Pipeline_VITIS_LOOP_26_3  |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483  |sha384Accel_Pipeline_VITIS_LOOP_38_4  |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520  |sha384Accel_Pipeline_VITIS_LOOP_46_5  |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_fu_557                        |chunkProcessor                        |      336|      336|  3.360 us|  3.360 us|  336|  336|                                              no|
        |grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566  |sha384Accel_Pipeline_VITIS_LOOP_52_7  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        ?|        ?|      1402|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|   137|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |       10|   -|  2319|  5992|    0|
|Memory           |        2|   -|   256|    48|    0|
|Multiplexer      |        -|   -|     0|  3758|    -|
|Register         |        -|   -|   905|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |       12|   0|  3480|  9935|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |      120|   0|    46|   264|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_chunkProcessor_fu_557                        |chunkProcessor                        |       10|   0|  1952|  2691|    0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399  |sha384Accel_Pipeline_VITIS_LOOP_15_2  |        0|   0|   156|  1246|    0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442  |sha384Accel_Pipeline_VITIS_LOOP_26_3  |        0|   0|   155|  1240|    0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483  |sha384Accel_Pipeline_VITIS_LOOP_38_4  |        0|   0|    21|   140|    0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520  |sha384Accel_Pipeline_VITIS_LOOP_46_5  |        0|   0|    24|   611|    0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566  |sha384Accel_Pipeline_VITIS_LOOP_52_7  |        0|   0|    11|    64|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |       10|   0|  2319|  5992|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |    Memory   |               Module               | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |buffer_U     |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_1_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_2_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_3_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_4_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_5_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_6_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_7_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_8_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_9_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_10_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_11_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_12_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_13_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_14_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_15_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_16_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_17_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_18_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_19_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_20_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_21_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_22_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_23_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_24_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_25_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_26_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_27_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_28_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_29_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_30_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_31_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |interHash_U  |chunkProcessor_wvars_RAM_AUTO_1R1W  |        0|  128|   8|    0|     8|   64|     1|          512|
    |message_U    |message_RAM_AUTO_1R1W               |        2|    0|   0|    0|    16|   64|     1|         1024|
    |wordsout_U   |wordsout_RAM_AUTO_1R1W              |        0|   64|   8|    0|     8|   64|     1|          512|
    +-------------+------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total        |                                    |        2|  256|  48|    0|  1056|  224|    35|         3072|
    +-------------+------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |counter_5_fu_605_p2  |         +|   0|  0|  135|         128|          11|
    |interHash_we0        |        or|   0|  0|    2|           1|           1|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  137|         129|          12|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |addSize_2_reg_371         |   9|          2|    1|          2|
    |addSize_reg_348           |   9|          2|    1|          2|
    |ap_NS_fsm                 |  89|         19|    1|         19|
    |bitstream_read            |  15|          3|    1|          3|
    |buffer_10_address0        |  27|          5|    5|         25|
    |buffer_10_ce0             |  27|          5|    1|          5|
    |buffer_10_ce1             |   9|          2|    1|          2|
    |buffer_10_d0              |  21|          4|    1|          4|
    |buffer_10_we0             |  21|          4|    1|          4|
    |buffer_11_address0        |  27|          5|    5|         25|
    |buffer_11_ce0             |  27|          5|    1|          5|
    |buffer_11_ce1             |   9|          2|    1|          2|
    |buffer_11_d0              |  21|          4|    1|          4|
    |buffer_11_we0             |  21|          4|    1|          4|
    |buffer_12_address0        |  27|          5|    5|         25|
    |buffer_12_ce0             |  27|          5|    1|          5|
    |buffer_12_ce1             |   9|          2|    1|          2|
    |buffer_12_d0              |  21|          4|    1|          4|
    |buffer_12_we0             |  21|          4|    1|          4|
    |buffer_13_address0        |  27|          5|    5|         25|
    |buffer_13_ce0             |  27|          5|    1|          5|
    |buffer_13_ce1             |   9|          2|    1|          2|
    |buffer_13_d0              |  21|          4|    1|          4|
    |buffer_13_we0             |  21|          4|    1|          4|
    |buffer_14_address0        |  27|          5|    5|         25|
    |buffer_14_ce0             |  27|          5|    1|          5|
    |buffer_14_ce1             |   9|          2|    1|          2|
    |buffer_14_d0              |  21|          4|    1|          4|
    |buffer_14_we0             |  21|          4|    1|          4|
    |buffer_15_address0        |  27|          5|    5|         25|
    |buffer_15_ce0             |  27|          5|    1|          5|
    |buffer_15_ce1             |   9|          2|    1|          2|
    |buffer_15_d0              |  21|          4|    1|          4|
    |buffer_15_we0             |  21|          4|    1|          4|
    |buffer_16_address0        |  27|          5|    5|         25|
    |buffer_16_ce0             |  27|          5|    1|          5|
    |buffer_16_ce1             |   9|          2|    1|          2|
    |buffer_16_d0              |  21|          4|    1|          4|
    |buffer_16_we0             |  21|          4|    1|          4|
    |buffer_17_address0        |  27|          5|    5|         25|
    |buffer_17_ce0             |  27|          5|    1|          5|
    |buffer_17_ce1             |   9|          2|    1|          2|
    |buffer_17_d0              |  21|          4|    1|          4|
    |buffer_17_we0             |  21|          4|    1|          4|
    |buffer_18_address0        |  27|          5|    5|         25|
    |buffer_18_ce0             |  27|          5|    1|          5|
    |buffer_18_ce1             |   9|          2|    1|          2|
    |buffer_18_d0              |  21|          4|    1|          4|
    |buffer_18_we0             |  21|          4|    1|          4|
    |buffer_19_address0        |  27|          5|    5|         25|
    |buffer_19_ce0             |  27|          5|    1|          5|
    |buffer_19_ce1             |   9|          2|    1|          2|
    |buffer_19_d0              |  21|          4|    1|          4|
    |buffer_19_we0             |  21|          4|    1|          4|
    |buffer_1_address0         |  27|          5|    5|         25|
    |buffer_1_ce0              |  27|          5|    1|          5|
    |buffer_1_ce1              |   9|          2|    1|          2|
    |buffer_1_d0               |  21|          4|    1|          4|
    |buffer_1_we0              |  21|          4|    1|          4|
    |buffer_20_address0        |  27|          5|    5|         25|
    |buffer_20_ce0             |  27|          5|    1|          5|
    |buffer_20_ce1             |   9|          2|    1|          2|
    |buffer_20_d0              |  21|          4|    1|          4|
    |buffer_20_we0             |  21|          4|    1|          4|
    |buffer_21_address0        |  27|          5|    5|         25|
    |buffer_21_ce0             |  27|          5|    1|          5|
    |buffer_21_ce1             |   9|          2|    1|          2|
    |buffer_21_d0              |  21|          4|    1|          4|
    |buffer_21_we0             |  21|          4|    1|          4|
    |buffer_22_address0        |  27|          5|    5|         25|
    |buffer_22_ce0             |  27|          5|    1|          5|
    |buffer_22_ce1             |   9|          2|    1|          2|
    |buffer_22_d0              |  21|          4|    1|          4|
    |buffer_22_we0             |  21|          4|    1|          4|
    |buffer_23_address0        |  27|          5|    5|         25|
    |buffer_23_ce0             |  27|          5|    1|          5|
    |buffer_23_ce1             |   9|          2|    1|          2|
    |buffer_23_d0              |  21|          4|    1|          4|
    |buffer_23_we0             |  21|          4|    1|          4|
    |buffer_24_address0        |  27|          5|    5|         25|
    |buffer_24_ce0             |  27|          5|    1|          5|
    |buffer_24_ce1             |   9|          2|    1|          2|
    |buffer_24_d0              |  21|          4|    1|          4|
    |buffer_24_we0             |  21|          4|    1|          4|
    |buffer_25_address0        |  27|          5|    5|         25|
    |buffer_25_ce0             |  27|          5|    1|          5|
    |buffer_25_ce1             |   9|          2|    1|          2|
    |buffer_25_d0              |  21|          4|    1|          4|
    |buffer_25_we0             |  21|          4|    1|          4|
    |buffer_26_address0        |  27|          5|    5|         25|
    |buffer_26_ce0             |  27|          5|    1|          5|
    |buffer_26_ce1             |   9|          2|    1|          2|
    |buffer_26_d0              |  21|          4|    1|          4|
    |buffer_26_we0             |  21|          4|    1|          4|
    |buffer_27_address0        |  27|          5|    5|         25|
    |buffer_27_ce0             |  27|          5|    1|          5|
    |buffer_27_ce1             |   9|          2|    1|          2|
    |buffer_27_d0              |  21|          4|    1|          4|
    |buffer_27_we0             |  21|          4|    1|          4|
    |buffer_28_address0        |  27|          5|    5|         25|
    |buffer_28_ce0             |  27|          5|    1|          5|
    |buffer_28_ce1             |   9|          2|    1|          2|
    |buffer_28_d0              |  21|          4|    1|          4|
    |buffer_28_we0             |  21|          4|    1|          4|
    |buffer_29_address0        |  27|          5|    5|         25|
    |buffer_29_ce0             |  27|          5|    1|          5|
    |buffer_29_ce1             |   9|          2|    1|          2|
    |buffer_29_d0              |  21|          4|    1|          4|
    |buffer_29_we0             |  21|          4|    1|          4|
    |buffer_2_address0         |  27|          5|    5|         25|
    |buffer_2_ce0              |  27|          5|    1|          5|
    |buffer_2_ce1              |   9|          2|    1|          2|
    |buffer_2_d0               |  21|          4|    1|          4|
    |buffer_2_we0              |  21|          4|    1|          4|
    |buffer_30_address0        |  27|          5|    5|         25|
    |buffer_30_ce0             |  27|          5|    1|          5|
    |buffer_30_ce1             |   9|          2|    1|          2|
    |buffer_30_d0              |  21|          4|    1|          4|
    |buffer_30_we0             |  21|          4|    1|          4|
    |buffer_31_address0        |  27|          5|    5|         25|
    |buffer_31_ce0             |  27|          5|    1|          5|
    |buffer_31_ce1             |   9|          2|    1|          2|
    |buffer_31_d0              |  21|          4|    1|          4|
    |buffer_31_we0             |  21|          4|    1|          4|
    |buffer_3_address0         |  27|          5|    5|         25|
    |buffer_3_ce0              |  27|          5|    1|          5|
    |buffer_3_ce1              |   9|          2|    1|          2|
    |buffer_3_d0               |  21|          4|    1|          4|
    |buffer_3_we0              |  21|          4|    1|          4|
    |buffer_4_address0         |  27|          5|    5|         25|
    |buffer_4_ce0              |  27|          5|    1|          5|
    |buffer_4_ce1              |   9|          2|    1|          2|
    |buffer_4_d0               |  21|          4|    1|          4|
    |buffer_4_we0              |  21|          4|    1|          4|
    |buffer_5_address0         |  27|          5|    5|         25|
    |buffer_5_ce0              |  27|          5|    1|          5|
    |buffer_5_ce1              |   9|          2|    1|          2|
    |buffer_5_d0               |  21|          4|    1|          4|
    |buffer_5_we0              |  21|          4|    1|          4|
    |buffer_6_address0         |  27|          5|    5|         25|
    |buffer_6_ce0              |  27|          5|    1|          5|
    |buffer_6_ce1              |   9|          2|    1|          2|
    |buffer_6_d0               |  21|          4|    1|          4|
    |buffer_6_we0              |  21|          4|    1|          4|
    |buffer_7_address0         |  27|          5|    5|         25|
    |buffer_7_ce0              |  27|          5|    1|          5|
    |buffer_7_ce1              |   9|          2|    1|          2|
    |buffer_7_d0               |  21|          4|    1|          4|
    |buffer_7_we0              |  21|          4|    1|          4|
    |buffer_8_address0         |  27|          5|    5|         25|
    |buffer_8_ce0              |  27|          5|    1|          5|
    |buffer_8_ce1              |   9|          2|    1|          2|
    |buffer_8_d0               |  21|          4|    1|          4|
    |buffer_8_we0              |  21|          4|    1|          4|
    |buffer_9_address0         |  27|          5|    5|         25|
    |buffer_9_ce0              |  27|          5|    1|          5|
    |buffer_9_ce1              |   9|          2|    1|          2|
    |buffer_9_d0               |  21|          4|    1|          4|
    |buffer_9_we0              |  21|          4|    1|          4|
    |buffer_address0           |  27|          5|    5|         25|
    |buffer_ce0                |  27|          5|    1|          5|
    |buffer_ce1                |   9|          2|    1|          2|
    |buffer_d0                 |  21|          4|    1|          4|
    |buffer_we0                |  21|          4|    1|          4|
    |counter_fu_100            |   9|          2|  128|        256|
    |interHash_address0        |  15|          3|    3|          9|
    |interHash_address0_local  |  39|          8|    3|         24|
    |interHash_address1_local  |  39|          8|    3|         24|
    |interHash_ce0             |  15|          3|    1|          3|
    |interHash_d0              |   9|          2|   64|        128|
    |interHash_d0_local        |  27|          5|   64|        320|
    |interHash_d1_local        |  27|          5|   64|        320|
    |interHash_we0             |   9|          2|    1|          2|
    |iterneeded_reg_360        |   9|          2|    1|          2|
    |message_address0          |  15|          3|    4|         12|
    |message_ce0               |  15|          3|    1|          3|
    |message_we0               |   9|          2|    1|          2|
    |wordsout_address0         |  15|          3|    3|          9|
    |wordsout_ce0              |  15|          3|    1|          3|
    |wordsout_we0              |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |3758|        722|  635|       2425|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |addSize_1_loc_load_reg_695                                    |    1|   0|    1|          0|
    |addSize_2_reg_371                                             |    1|   0|    1|          0|
    |addSize_reg_348                                               |    1|   0|    1|          0|
    |ap_CS_fsm                                                     |   18|   0|   18|          0|
    |counter_fu_100                                                |  128|   0|  128|          0|
    |counter_load_1_reg_685                                        |  128|   0|  128|          0|
    |grp_chunkProcessor_fu_557_ap_start_reg                        |    1|   0|    1|          0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start_reg  |    1|   0|    1|          0|
    |interHash_load_1_reg_712                                      |   64|   0|   64|          0|
    |interHash_load_2_reg_717                                      |   64|   0|   64|          0|
    |interHash_load_3_reg_722                                      |   64|   0|   64|          0|
    |interHash_load_reg_707                                        |   64|   0|   64|          0|
    |iterneeded_1_reg_384                                          |    1|   0|    1|          0|
    |iterneeded_reg_360                                            |    1|   0|    1|          0|
    |or_ln_reg_699                                                 |  118|   0|  128|         10|
    |size_read_reg_678                                             |  128|   0|  128|          0|
    |tmp_reg_690                                                   |  118|   0|  118|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         |  905|   0|  915|         10|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   sha384Accel|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   sha384Accel|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   sha384Accel|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   sha384Accel|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   sha384Accel|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   sha384Accel|  return value|
|bitstream_dout     |   in|    1|     ap_fifo|     bitstream|       pointer|
|bitstream_empty_n  |   in|    1|     ap_fifo|     bitstream|       pointer|
|bitstream_read     |  out|    1|     ap_fifo|     bitstream|       pointer|
|size               |   in|  128|     ap_none|          size|        scalar|
|output_r           |  out|  384|      ap_vld|      output_r|       pointer|
|output_r_ap_vld    |  out|    1|      ap_vld|      output_r|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

