# CPE480-Assignment-2

Verilog for a multi-cycle processor using the TACKY instruction set (http://aggregate.org/EE480/tacky.html) 
done for the Spring 2019 CPE480 class at the University of Kentucky.

Authors:
Tyler Burkett
Alex 
