

================================================================
== Vitis HLS Report for 'axi_N_zeroes'
================================================================
* Date:           Tue Jun 11 22:56:25 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_N_zeroes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1231|     1231|  12.310 us|  12.310 us|  1232|  1232|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_stream  |     1229|     1229|         3|          1|          1|  1228|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     79|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    120|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_1_fu_75_p2                      |         +|   0|  0|  12|          11|           1|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_145                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_81_p2                |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          32|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |in_data_V_TDATA_blk_n          |   9|          2|    1|          2|
    |j_reg_64                       |   9|          2|   11|         22|
    |out_data_V_TDATA_blk_n         |   9|          2|    1|          2|
    |out_data_V_TDATA_int_regslice  |  14|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  79|         17|   48|        130|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |j_reg_64                   |  11|   0|   11|          0|
    |tmp_1_reg_108              |  32|   0|   32|          0|
    |tmp_reg_104                |   1|   0|    1|          0|
    |tmp_reg_104_pp0_iter1_reg  |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  51|   0|   51|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  axi_N_zeroes|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  axi_N_zeroes|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  axi_N_zeroes|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  axi_N_zeroes|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  axi_N_zeroes|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  axi_N_zeroes|  return value|
|in_data_V_TDATA    |   in|   32|        axis|     in_data_V|       pointer|
|in_data_V_TVALID   |   in|    1|        axis|     in_data_V|       pointer|
|in_data_V_TREADY   |  out|    1|        axis|     in_data_V|       pointer|
|out_data_V_TDATA   |  out|   32|        axis|    out_data_V|       pointer|
|out_data_V_TVALID  |  out|    1|        axis|    out_data_V|       pointer|
|out_data_V_TREADY  |   in|    1|        axis|    out_data_V|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

