var pairs =
{
"instantiating":{"pmi":1}
,"pmi":{"module":1,"modules":1,"folder":1,"instantiation":1}
,"modules":{"instantiated":1,"hdl":1}
,"instantiated":{"modules":1}
,"hdl":{"diamond":1}
,"diamond":{"software":1}
,"software":{"provides":1}
,"provides":{"template":1}
,"template":{"verilog":1,"editor":1,"shows":1,"choose":1}
,"verilog":{"vhdl":1}
,"vhdl":{"instantiation":1,"additional":1}
,"instantiation":{"command":1}
,"command":{"specifies":1,"copied":1,"information":1,"example":1}
,"specifies":{"customized":1}
,"customized":{"module\u2019s":1}
,"module\u2019s":{"ports":1}
,"ports":{"parameters":1,"instantiation":1}
,"parameters":{"customize":1}
,"customize":{"module":1}
,"module":{"changing":1,"running":1,"ports":1,"module":1,"reference":1}
,"changing":{"parameters":1}
,"instantiate":{"pmi":1}
,"source":{"editor":1,"file":1}
,"editor":{"open":1,"view":1}
,"open":{"source":1,"system":1}
,"file":{"receive":1}
,"receive":{"module":1}
,"running":{"source":1}
,"place":{"cursor":1}
,"cursor":{"desired":1}
,"desired":{"spot":1}
,"spot":{"instantiation":1}
,"choose":{"view":1,"insert":1}
,"view":{"template":1,"appears":1}
,"system":{"templates":1}
,"templates":{"pmi":1}
,"folder":{"select":1}
,"select":{"module":1}
,"code":{"template":1}
,"shows":{"lower":1}
,"lower":{"box":1}
,"box":{"template":1}
,"right-click":{"template":1}
,"insert":{"text":1}
,"copied":{"source":1}
,"add":{"instance":1,"signal":1}
,"instance":{"name":1}
,"name":{"parameter":1}
,"parameter":{"values":1}
,"values":{"add":1,"section":1}
,"signal":{"names":1}
,"names":{"corresponding":1}
,"corresponding":{"module":1}
,"information":{"allowed":1}
,"allowed":{"parameter":1}
,"section":{"module":1}
,"reference":{"guide":1}
,"save":{"close":1}
,"close":{"source":1}
,"simulation":{"synthesis":1}
,"synthesis":{"require":1,"pmi":1}
,"require":{"additional":1}
,"additional":{"preparation":1,"requirements":1}
,"preparation":{"vhdl":1}
,"requirements":{"requirements":1,"simulation":1}
}
;Search.control.loadWordPairs(pairs);
