Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,299
design__inferred_latch__count,0
design__instance__count,1170
design__instance__area,26836.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,12
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0033466783352196217
power__switching__total,0.0009488544892519712
power__leakage__total,1.248781700269319E-7
power__total,0.004295657388865948
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.27816236212833756
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2728220782065546
timing__hold__ws__corner:nom_tt_025C_3v30,1.020572766295049
timing__setup__ws__corner:nom_tt_025C_3v30,10.704629485814625
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.020573
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,10.704630
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,3
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,12
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3011388723619851
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.2923563418549984
timing__hold__ws__corner:nom_ss_125C_3v00,2.323696190125254
timing__setup__ws__corner:nom_ss_125C_3v00,1.1959891193699617
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.323696
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,1.195989
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,12
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2677928787850696
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.26391004018008263
timing__hold__ws__corner:nom_ff_n40C_3v60,0.47455751782546385
timing__setup__ws__corner:nom_ff_n40C_3v60,13.537634507686574
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.474558
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,14.687572
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,3
design__max_fanout_violation__count,12
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.26618666357876625
clock__skew__worst_setup,0.26293859500606126
timing__hold__ws,0.47113769774599185
timing__setup__ws,0.9327614500356881
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.471138
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.932761
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1170
design__instance__area__stdcell,26836.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.516411
design__instance__utilization__stdcell,0.516411
design__instance__count__class:tie_cell,18
design__instance__count__class:buffer,6
design__instance__count__class:inverter,48
design__instance__count__class:sequential_cell,162
design__instance__count__class:multi_input_combinational_cell,434
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19145.7
design__violations,0
design__instance__count__class:timing_repair_buffer,44
design__instance__count__class:clock_buffer,22
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,748
route__net__special,2
route__drc_errors__iter:1,106
route__wirelength__iter:1,21698
route__drc_errors__iter:2,5
route__wirelength__iter:2,21489
route__drc_errors__iter:3,4
route__wirelength__iter:3,21505
route__drc_errors__iter:4,0
route__wirelength__iter:4,21504
route__drc_errors,0
route__wirelength,21504
route__vias,4678
route__vias__singlecut,4678
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,531.43
design__instance__count__class:fill_cell,1283
timing__unannotated_net__count__corner:nom_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,12
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.27563138662751874
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2712143641991256
timing__hold__ws__corner:min_tt_025C_3v30,1.0147949434668868
timing__setup__ws__corner:min_tt_025C_3v30,10.814397683452981
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.014795
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,10.814398
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,3
design__max_fanout_violation__count__corner:min_ss_125C_3v00,12
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2965301144118166
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.28932809744738625
timing__hold__ws__corner:min_ss_125C_3v00,2.312947010496826
timing__setup__ws__corner:min_ss_125C_3v00,1.416736990045407
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.312947
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,1.416737
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,12
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.26618666357876625
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.26293859500606126
timing__hold__ws__corner:min_ff_n40C_3v60,0.47113769774599185
timing__setup__ws__corner:min_ff_n40C_3v60,13.569702190436782
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.471138
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,14.751299
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,12
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2811606305134371
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2747957217332492
timing__hold__ws__corner:max_tt_025C_3v30,1.0278627129255167
timing__setup__ws__corner:max_tt_025C_3v30,10.571231300651846
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.027863
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,10.571231
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,3
design__max_fanout_violation__count__corner:max_ss_125C_3v00,12
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3066176010988544
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.29607825362801465
timing__hold__ws__corner:max_ss_125C_3v00,2.3369649099570244
timing__setup__ws__corner:max_ss_125C_3v00,0.9327614500356881
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.336965
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,0.932761
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,12
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.26968697482980003
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.26510058787421037
timing__hold__ws__corner:max_ff_n40C_3v60,0.4788762855133988
timing__setup__ws__corner:max_ff_n40C_3v60,13.499418853741323
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.478876
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,14.610423
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000116859
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000985893
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000262364
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000985893
design_powergrid__voltage__worst,0.0000985893
design_powergrid__voltage__worst__net:VPWR,3.29988
design_powergrid__drop__worst,0.000116859
design_powergrid__drop__worst__net:VPWR,0.000116859
design_powergrid__voltage__worst__net:VGND,0.0000985893
design_powergrid__drop__worst__net:VGND,0.0000985893
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000269999999999999989899572561125040692786569707095623016357421875
ir__drop__worst,0.00011699999999999999788190263583231853772304020822048187255859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
