
// Generated by Cadence Genus(TM) Synthesis Solution 17.22-s017_1
// Generated on: Nov 19 2018 14:06:45 CET (Nov 19 2018 13:06:45 UTC)

// Verification Directory fv/permut_sel_aio 

module or_op_17(A, B, Z);
  input [7:0] A, B;
  output [7:0] Z;
  wire [7:0] A, B;
  wire [7:0] Z;
  or g1 (Z[0], A[0], B[0]);
  or g2 (Z[1], A[1], B[1]);
  or g3 (Z[2], A[2], B[2]);
  or g4 (Z[3], A[3], B[3]);
  or g5 (Z[4], A[4], B[4]);
  or g6 (Z[5], A[5], B[5]);
  or g7 (Z[6], A[6], B[6]);
  or g8 (Z[7], A[7], B[7]);
endmodule

module lt_unsigned(A, B, Z);
  input [15:0] A, B;
  output Z;
  wire [15:0] A, B;
  wire Z;
  wire n_52, n_53, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_68;
  wire n_69, n_71, n_72, n_73, n_74, n_75, n_76, n_77;
  wire n_78, n_79, n_80, n_81, n_82, n_83, n_84, n_85;
  wire n_86, n_87, n_88, n_89, n_90, n_91, n_92, n_93;
  wire n_94, n_95, n_96, n_97, n_98, n_99, n_100, n_101;
  wire n_102, n_103, n_104, n_105, n_106, n_107, n_108, n_109;
  wire n_110, n_111, n_112, n_113, n_114, n_115, n_116, n_117;
  wire n_118, n_121, n_122, n_123, n_124, n_127, n_129, n_130;
  wire n_131, n_132, n_133, n_134, n_137, n_139, n_140, n_141;
  wire n_142, n_143, n_144, n_147, n_149, n_150, n_151, n_152;
  wire n_153, n_154, n_162, n_163, n_164, n_165, n_166, n_169;
  wire n_177, n_178, n_179, n_180, n_181, n_200, n_201, n_202;
  not g2 (n_52, B[15]);
  not g3 (n_53, B[14]);
  not g4 (n_54, B[13]);
  not g5 (n_55, B[12]);
  not g6 (n_56, B[11]);
  not g7 (n_57, B[10]);
  not g8 (n_58, B[9]);
  not g9 (n_59, B[8]);
  not g10 (n_60, B[7]);
  not g11 (n_61, B[6]);
  not g12 (n_62, B[5]);
  not g13 (n_63, B[4]);
  not g14 (n_64, B[3]);
  not g15 (n_65, B[2]);
  not g16 (n_66, B[1]);
  not g18 (Z, n_68);
  nand g22 (n_72, n_69, B[0]);
  nor g23 (n_71, A[1], n_66);
  nand g24 (n_74, A[1], n_66);
  nor g25 (n_81, A[2], n_65);
  nand g26 (n_76, A[2], n_65);
  nor g27 (n_77, A[3], n_64);
  nand g28 (n_78, A[3], n_64);
  nor g29 (n_87, A[4], n_63);
  nand g30 (n_82, A[4], n_63);
  nor g31 (n_83, A[5], n_62);
  nand g32 (n_84, A[5], n_62);
  nor g33 (n_93, A[6], n_61);
  nand g34 (n_88, A[6], n_61);
  nor g35 (n_89, A[7], n_60);
  nand g36 (n_90, A[7], n_60);
  nor g37 (n_99, A[8], n_59);
  nand g38 (n_94, A[8], n_59);
  nor g39 (n_95, A[9], n_58);
  nand g40 (n_96, A[9], n_58);
  nor g41 (n_105, A[10], n_57);
  nand g42 (n_100, A[10], n_57);
  nor g43 (n_101, A[11], n_56);
  nand g44 (n_102, A[11], n_56);
  nor g45 (n_111, A[12], n_55);
  nand g46 (n_106, A[12], n_55);
  nor g47 (n_107, A[13], n_54);
  nand g48 (n_108, A[13], n_54);
  nor g49 (n_117, A[14], n_53);
  nand g50 (n_112, A[14], n_53);
  nor g51 (n_113, A[15], n_52);
  nand g52 (n_114, A[15], n_52);
  not g53 (n_73, n_71);
  nand g54 (n_75, n_72, n_73);
  nand g55 (n_118, n_74, n_75);
  nor g56 (n_79, n_76, n_77);
  not g57 (n_80, n_78);
  nor g58 (n_122, n_79, n_80);
  nor g59 (n_121, n_81, n_77);
  nor g60 (n_85, n_82, n_83);
  not g61 (n_86, n_84);
  nor g62 (n_124, n_85, n_86);
  nor g63 (n_127, n_87, n_83);
  nor g64 (n_91, n_88, n_89);
  not g65 (n_92, n_90);
  nor g66 (n_131, n_91, n_92);
  nor g67 (n_129, n_93, n_89);
  nor g68 (n_97, n_94, n_95);
  not g69 (n_98, n_96);
  nor g70 (n_134, n_97, n_98);
  nor g71 (n_137, n_99, n_95);
  nor g72 (n_103, n_100, n_101);
  not g73 (n_104, n_102);
  nor g74 (n_141, n_103, n_104);
  nor g75 (n_139, n_105, n_101);
  nor g76 (n_109, n_106, n_107);
  not g77 (n_110, n_108);
  nor g78 (n_144, n_109, n_110);
  nor g79 (n_147, n_111, n_107);
  nor g80 (n_115, n_112, n_113);
  not g81 (n_116, n_114);
  nor g82 (n_151, n_115, n_116);
  nor g83 (n_149, n_117, n_113);
  nand g87 (n_123, n_121, n_118);
  nand g88 (n_154, n_122, n_123);
  not g94 (n_130, n_129);
  nor g95 (n_132, n_124, n_130);
  not g96 (n_133, n_131);
  nor g97 (n_164, n_132, n_133);
  nand g98 (n_162, n_127, n_129);
  not g104 (n_140, n_139);
  nor g105 (n_142, n_134, n_140);
  not g106 (n_143, n_141);
  nor g107 (n_166, n_142, n_143);
  nand g108 (n_169, n_137, n_139);
  not g114 (n_150, n_149);
  nor g115 (n_152, n_144, n_150);
  not g116 (n_153, n_151);
  nor g117 (n_178, n_152, n_153);
  nand g118 (n_177, n_147, n_149);
  not g127 (n_163, n_162);
  nand g128 (n_165, n_154, n_163);
  nand g129 (n_181, n_164, n_165);
  nor g143 (n_179, n_177, n_166);
  not g144 (n_180, n_178);
  nor g145 (n_201, n_179, n_180);
  nor g146 (n_200, n_169, n_177);
  nand g164 (n_202, n_200, n_181);
  nand g165 (n_68, n_201, n_202);
  not g205 (n_69, A[0]);
endmodule

module lt_unsigned_4(A, B, Z);
  input [3:0] A, B;
  output Z;
  wire [3:0] A, B;
  wire Z;
  wire n_16, n_17, n_18, n_20, n_21, n_23, n_24, n_25;
  wire n_26, n_27, n_28, n_29, n_30, n_31, n_32, n_33;
  wire n_34, n_37, n_38, n_39;
  not g2 (n_16, B[3]);
  not g3 (n_17, B[2]);
  not g4 (n_18, B[1]);
  not g6 (Z, n_20);
  nand g10 (n_24, n_21, B[0]);
  nor g11 (n_23, A[1], n_18);
  nand g12 (n_26, A[1], n_18);
  nor g13 (n_33, A[2], n_17);
  nand g14 (n_28, A[2], n_17);
  nor g15 (n_29, A[3], n_16);
  nand g16 (n_30, A[3], n_16);
  not g17 (n_25, n_23);
  nand g18 (n_27, n_24, n_25);
  nand g19 (n_34, n_26, n_27);
  nor g20 (n_31, n_28, n_29);
  not g21 (n_32, n_30);
  nor g22 (n_38, n_31, n_32);
  nor g23 (n_37, n_33, n_29);
  nand g27 (n_39, n_37, n_34);
  nand g28 (n_20, n_38, n_39);
  not g37 (n_21, A[0]);
endmodule

module lt_unsigned_6(A, B, Z);
  input [2:0] A;
  input [3:0] B;
  output Z;
  wire [2:0] A;
  wire [3:0] B;
  wire Z;
  wire n_17, n_18, n_20, n_21, n_23, n_24, n_25, n_26;
  wire n_27, n_28, n_31, n_33, n_34, n_37, n_38, n_39;
  not g3 (n_17, B[2]);
  not g4 (n_18, B[1]);
  not g6 (Z, n_20);
  nand g10 (n_24, n_21, B[0]);
  nor g11 (n_23, A[1], n_18);
  nand g12 (n_26, A[1], n_18);
  nor g13 (n_33, A[2], n_17);
  nand g14 (n_28, A[2], n_17);
  not g17 (n_25, n_23);
  nand g18 (n_27, n_24, n_25);
  nand g19 (n_34, n_26, n_27);
  nor g20 (n_31, n_28, B[3]);
  nor g23 (n_37, n_33, B[3]);
  nand g27 (n_39, n_37, n_34);
  nand g28 (n_20, n_38, n_39);
  not g37 (n_21, A[0]);
  not g39 (n_38, n_31);
endmodule

module add_unsigned(A, B, Z);
  input [3:0] A;
  input B;
  output [3:0] Z;
  wire [3:0] A;
  wire B;
  wire [3:0] Z;
  wire n_11, n_18, n_21, n_28, n_30, n_34, n_35, n_37;
  wire n_38;
  xor g1 (Z[0], A[0], B);
  nand g2 (n_11, A[0], B);
  nand g13 (n_21, n_18, A[1]);
  nand g20 (n_30, n_28, A[2]);
  xnor g25 (Z[1], n_18, n_34);
  xnor g27 (Z[2], n_28, n_35);
  xnor g30 (Z[3], n_37, n_38);
  not g35 (n_18, n_11);
  not g36 (n_34, A[1]);
  not g37 (n_35, A[2]);
  not g38 (n_38, A[3]);
  not g39 (n_28, n_21);
  not g40 (n_37, n_30);
endmodule

module add_unsigned_8(A, B, Z);
  input [15:0] A;
  input B;
  output [15:0] Z;
  wire [15:0] A;
  wire B;
  wire [15:0] Z;
  wire n_35, n_54, n_57, n_59, n_63, n_65, n_69, n_71;
  wire n_75, n_77, n_81, n_83, n_87, n_89, n_93, n_99;
  wire n_100, n_102, n_103, n_105, n_109, n_111, n_119, n_121;
  wire n_129, n_136, n_138, n_139, n_140, n_141, n_143, n_144;
  wire n_145, n_147, n_151, n_152, n_155, n_163, n_165, n_166;
  wire n_167, n_168, n_170, n_171, n_172, n_173, n_175, n_176;
  wire n_178, n_179, n_181, n_185, n_188, n_192, n_194, n_197;
  wire n_201, n_203, n_206, n_209, n_212, n_214, n_217, n_218;
  xor g1 (Z[0], A[0], B);
  nand g2 (n_35, A[0], B);
  nand g37 (n_57, n_54, A[1]);
  nor g42 (n_103, n_63, n_59);
  nor g46 (n_109, n_69, n_65);
  nor g50 (n_111, n_75, n_71);
  nor g54 (n_119, n_81, n_77);
  nor g58 (n_121, n_87, n_83);
  nor g62 (n_129, n_93, n_89);
  nand g68 (n_102, n_100, A[2]);
  nand g70 (n_105, n_103, n_100);
  nand g76 (n_140, n_109, A[6]);
  nand g81 (n_144, n_109, n_111);
  nand g86 (n_167, n_119, A[10]);
  nand g91 (n_151, n_119, n_121);
  nand g96 (n_155, n_129, A[14]);
  nand g103 (n_138, n_136, A[4]);
  nand g105 (n_139, n_109, n_136);
  not g107 (n_141, n_140);
  nand g108 (n_143, n_136, n_141);
  not g110 (n_145, n_144);
  nand g111 (n_147, n_136, n_145);
  nor g116 (n_173, n_93, n_151);
  not g117 (n_152, n_129);
  nor g121 (n_176, n_151, n_152);
  nor g125 (n_179, n_151, n_155);
  nand g131 (n_165, n_163, A[8]);
  nand g133 (n_166, n_119, n_163);
  not g135 (n_168, n_167);
  nand g136 (n_170, n_163, n_168);
  not g138 (n_171, n_151);
  nand g139 (n_172, n_163, n_171);
  nand g141 (n_175, n_173, n_163);
  nand g143 (n_178, n_176, n_163);
  nand g145 (n_181, n_179, n_163);
  xnor g150 (Z[1], n_54, n_185);
  xnor g152 (Z[2], n_100, n_63);
  xnor g155 (Z[3], n_188, n_59);
  xnor g157 (Z[4], n_136, n_69);
  xnor g160 (Z[5], n_192, n_65);
  xnor g162 (Z[6], n_194, n_75);
  xnor g165 (Z[7], n_197, n_71);
  xnor g167 (Z[8], n_163, n_81);
  xnor g170 (Z[9], n_201, n_77);
  xnor g172 (Z[10], n_203, n_87);
  xnor g175 (Z[11], n_206, n_83);
  xnor g178 (Z[12], n_209, n_93);
  xnor g181 (Z[13], n_212, n_89);
  xnor g183 (Z[14], n_214, n_99);
  xnor g186 (Z[15], n_217, n_218);
  not g189 (n_63, A[2]);
  not g190 (n_59, A[3]);
  not g191 (n_69, A[4]);
  not g192 (n_65, A[5]);
  not g193 (n_75, A[6]);
  not g194 (n_71, A[7]);
  not g195 (n_81, A[8]);
  not g196 (n_77, A[9]);
  not g197 (n_87, A[10]);
  not g198 (n_83, A[11]);
  not g199 (n_93, A[12]);
  not g200 (n_89, A[13]);
  not g201 (n_99, A[14]);
  not g203 (n_54, n_35);
  not g204 (n_185, A[1]);
  not g205 (n_218, A[15]);
  not g206 (n_100, n_57);
  not g207 (n_188, n_102);
  not g208 (n_136, n_105);
  not g209 (n_192, n_138);
  not g210 (n_194, n_139);
  not g211 (n_197, n_143);
  not g212 (n_163, n_147);
  not g213 (n_201, n_165);
  not g214 (n_203, n_166);
  not g215 (n_206, n_170);
  not g216 (n_209, n_172);
  not g217 (n_212, n_175);
  not g218 (n_214, n_178);
  not g219 (n_217, n_181);
endmodule

module add_unsigned_10(A, B, Z);
  input [2:0] A;
  input B;
  output [2:0] Z;
  wire [2:0] A;
  wire B;
  wire [2:0] Z;
  wire n_9, n_15, n_18, n_20, n_24, n_25;
  xor g1 (Z[0], A[0], B);
  nand g2 (n_9, A[0], B);
  nand g11 (n_18, n_15, A[1]);
  xnor g17 (Z[1], n_15, n_24);
  xnor g19 (Z[2], n_20, n_25);
  not g23 (n_15, n_9);
  not g24 (n_24, A[1]);
  not g25 (n_25, A[2]);
  not g26 (n_20, n_18);
endmodule

module shift_left_vlog_unsigned(A, SH, Z);
  input A;
  input [2:0] SH;
  output [7:0] Z;
  wire A;
  wire [2:0] SH;
  wire [7:0] Z;
  wire n_19, n_20, n_21;
  nor g24 (Z[0], SH[0], SH[2], SH[1]);
  not g31 (n_19, SH[0]);
  not g32 (n_20, SH[1]);
  not g33 (n_21, SH[2]);
  nor g34 (Z[1], SH[2], SH[1], n_19);
  nor g35 (Z[7], n_19, n_20, n_21);
  nor g36 (Z[6], n_21, n_20, SH[0]);
  nor g37 (Z[3], SH[2], n_20, n_19);
  nor g38 (Z[2], SH[2], n_20, SH[0]);
  nor g39 (Z[5], n_21, SH[1], n_19);
  nor g40 (Z[4], n_21, SH[1], SH[0]);
endmodule

module add_unsigned_15(A, B, Z);
  input [7:0] A;
  input B;
  output [7:0] Z;
  wire [7:0] A;
  wire B;
  wire [7:0] Z;
  wire n_19, n_30, n_33, n_35, n_39, n_41, n_45, n_51;
  wire n_52, n_54, n_55, n_57, n_61, n_68, n_70, n_71;
  wire n_72, n_73, n_75, n_80, n_83, n_87, n_89, n_92;
  wire n_93;
  xor g1 (Z[0], A[0], B);
  nand g2 (n_19, A[0], B);
  nand g21 (n_33, n_30, A[1]);
  nor g26 (n_55, n_39, n_35);
  nor g30 (n_61, n_45, n_41);
  nand g36 (n_54, n_52, A[2]);
  nand g38 (n_57, n_55, n_52);
  nand g44 (n_72, n_61, A[6]);
  nand g51 (n_70, n_68, A[4]);
  nand g53 (n_71, n_61, n_68);
  not g55 (n_73, n_72);
  nand g56 (n_75, n_68, n_73);
  xnor g62 (Z[1], n_30, n_80);
  xnor g64 (Z[2], n_52, n_39);
  xnor g67 (Z[3], n_83, n_35);
  xnor g69 (Z[4], n_68, n_45);
  xnor g72 (Z[5], n_87, n_41);
  xnor g74 (Z[6], n_89, n_51);
  xnor g77 (Z[7], n_92, n_93);
  not g80 (n_39, A[2]);
  not g81 (n_35, A[3]);
  not g82 (n_45, A[4]);
  not g83 (n_41, A[5]);
  not g84 (n_51, A[6]);
  not g86 (n_30, n_19);
  not g87 (n_80, A[1]);
  not g88 (n_93, A[7]);
  not g89 (n_52, n_33);
  not g90 (n_83, n_54);
  not g91 (n_68, n_57);
  not g92 (n_87, n_70);
  not g93 (n_89, n_71);
  not g94 (n_92, n_75);
endmodule

module lt_unsigned_19(A, B, Z);
  input [7:0] A;
  input [4:0] B;
  output Z;
  wire [7:0] A;
  wire [4:0] B;
  wire Z;
  wire n_31, n_32, n_33, n_34, n_36, n_37, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_53, n_55, n_62, n_65, n_66, n_67;
  wire n_68, n_69, n_71, n_75, n_77, n_78, n_80, n_88;
  not g5 (n_31, B[4]);
  not g6 (n_32, B[3]);
  not g7 (n_33, B[2]);
  not g8 (n_34, B[1]);
  not g10 (Z, n_36);
  nand g14 (n_40, n_37, B[0]);
  nor g15 (n_39, A[1], n_34);
  nand g16 (n_42, A[1], n_34);
  nor g17 (n_49, A[2], n_33);
  nand g18 (n_44, A[2], n_33);
  nor g19 (n_45, A[3], n_32);
  nand g20 (n_46, A[3], n_32);
  nor g21 (n_55, A[4], n_31);
  nand g22 (n_50, A[4], n_31);
  not g29 (n_41, n_39);
  nand g30 (n_43, n_40, n_41);
  nand g31 (n_62, n_42, n_43);
  nor g32 (n_47, n_44, n_45);
  not g33 (n_48, n_46);
  nor g34 (n_66, n_47, n_48);
  nor g35 (n_65, n_49, n_45);
  nor g38 (n_68, n_53, A[5]);
  nor g42 (n_75, A[6], A[7]);
  nand g47 (n_67, n_65, n_62);
  nand g48 (n_78, n_66, n_67);
  not g56 (n_77, n_75);
  nor g57 (n_88, n_69, n_77);
  not g59 (n_71, n_55);
  nand g68 (n_80, n_78, n_71);
  nand g69 (n_36, n_88, n_80);
  not g91 (n_37, A[0]);
  not g92 (n_53, n_50);
  not g94 (n_69, n_68);
endmodule

module bmux(ctl, in_0, in_1, z);
  input ctl;
  input [7:0] in_0, in_1;
  output [7:0] z;
  wire ctl;
  wire [7:0] in_0, in_1;
  wire [7:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[7]), .data1 (in_1[7]), .z
       (z[7]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[6]), .data1 (in_1[6]), .z
       (z[6]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[5]), .data1 (in_1[5]), .z
       (z[5]));
  CDN_bmux2 g4(.sel0 (ctl), .data0 (in_0[4]), .data1 (in_1[4]), .z
       (z[4]));
  CDN_bmux2 g5(.sel0 (ctl), .data0 (in_0[3]), .data1 (in_1[3]), .z
       (z[3]));
  CDN_bmux2 g6(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g7(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g8(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module bmux_26(ctl, in_0, in_1, z);
  input ctl, in_0, in_1;
  output z;
  wire ctl, in_0, in_1;
  wire z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0), .data1 (in_1), .z (z));
endmodule

module bmux_27(ctl, in_0, in_1, z);
  input ctl;
  input [3:0] in_0, in_1;
  output [3:0] z;
  wire ctl;
  wire [3:0] in_0, in_1;
  wire [3:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[3]), .data1 (in_1[3]), .z
       (z[3]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g4(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module bmux_31(ctl, in_0, in_1, z);
  input ctl;
  input [1:0] in_0, in_1;
  output [1:0] z;
  wire ctl;
  wire [1:0] in_0, in_1;
  wire [1:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module mux(ctl, in_0, in_1, in_2, in_3, in_4, z);
  input [4:0] ctl;
  input [3:0] in_0, in_1, in_2, in_3, in_4;
  output [3:0] z;
  wire [4:0] ctl;
  wire [3:0] in_0, in_1, in_2, in_3, in_4;
  wire [3:0] z;
  CDN_mux5 g1(.sel0 (ctl[4]), .data0 (in_0[3]), .sel1 (ctl[3]), .data1
       (in_1[3]), .sel2 (ctl[2]), .data2 (in_2[3]), .sel3 (ctl[1]),
       .data3 (in_3[3]), .sel4 (ctl[0]), .data4 (in_4[3]), .z (z[3]));
  CDN_mux5 g5(.sel0 (ctl[4]), .data0 (in_0[2]), .sel1 (ctl[3]), .data1
       (in_1[2]), .sel2 (ctl[2]), .data2 (in_2[2]), .sel3 (ctl[1]),
       .data3 (in_3[2]), .sel4 (ctl[0]), .data4 (in_4[2]), .z (z[2]));
  CDN_mux5 g6(.sel0 (ctl[4]), .data0 (in_0[1]), .sel1 (ctl[3]), .data1
       (in_1[1]), .sel2 (ctl[2]), .data2 (in_2[1]), .sel3 (ctl[1]),
       .data3 (in_3[1]), .sel4 (ctl[0]), .data4 (in_4[1]), .z (z[1]));
  CDN_mux5 g7(.sel0 (ctl[4]), .data0 (in_0[0]), .sel1 (ctl[3]), .data1
       (in_1[0]), .sel2 (ctl[2]), .data2 (in_2[0]), .sel3 (ctl[1]),
       .data3 (in_3[0]), .sel4 (ctl[0]), .data4 (in_4[0]), .z (z[0]));
endmodule

module bmux_37(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, z);
  input [2:0] ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7;
  output [2:0] z;
  wire [2:0] ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7;
  wire [2:0] z;
  CDN_bmux8 g1(.sel0 (ctl[0]), .data0 (in_0[2]), .data1 (in_1[2]),
       .sel1 (ctl[1]), .data2 (in_2[2]), .data3 (in_3[2]), .sel2
       (ctl[2]), .data4 (in_4[2]), .data5 (in_5[2]), .data6 (in_6[2]),
       .data7 (in_7[2]), .z (z[2]));
  CDN_bmux8 g2(.sel0 (ctl[0]), .data0 (in_0[1]), .data1 (in_1[1]),
       .sel1 (ctl[1]), .data2 (in_2[1]), .data3 (in_3[1]), .sel2
       (ctl[2]), .data4 (in_4[1]), .data5 (in_5[1]), .data6 (in_6[1]),
       .data7 (in_7[1]), .z (z[1]));
  CDN_bmux8 g3(.sel0 (ctl[0]), .data0 (in_0[0]), .data1 (in_1[0]),
       .sel1 (ctl[1]), .data2 (in_2[0]), .data3 (in_3[0]), .sel2
       (ctl[2]), .data4 (in_4[0]), .data5 (in_5[0]), .data6 (in_6[0]),
       .data7 (in_7[0]), .z (z[0]));
endmodule

module mux_38(ctl, in_0, in_1, z);
  input [1:0] ctl;
  input [2:0] in_0, in_1;
  output [2:0] z;
  wire [1:0] ctl;
  wire [2:0] in_0, in_1;
  wire [2:0] z;
  CDN_mux2 g1(.sel0 (ctl[1]), .data0 (in_0[2]), .sel1 (ctl[0]), .data1
       (in_1[2]), .z (z[2]));
  CDN_mux2 g4(.sel0 (ctl[1]), .data0 (in_0[1]), .sel1 (ctl[0]), .data1
       (in_1[1]), .z (z[1]));
  CDN_mux2 g5(.sel0 (ctl[1]), .data0 (in_0[0]), .sel1 (ctl[0]), .data1
       (in_1[0]), .z (z[0]));
endmodule

module case_box_22(in_0, out_0);
  input [7:0] in_0;
  output [5:0] out_0;
  wire [7:0] in_0;
  wire [5:0] out_0;
  wire n_9, n_10, n_14, n_19, n_25, n_29, n_36, n_39;
  wire n_56, n_57, n_61, n_95, n_96, n_97, n_98, n_99;
  wire n_100;
  not g41 (n_61, in_0[7]);
  not g42 (n_14, in_0[6]);
  not g43 (n_25, in_0[5]);
  not g44 (n_36, in_0[4]);
  nand g1 (n_10, n_61, n_14, n_25, n_36);
  nand g2 (n_9, n_95, n_96, n_97, n_98);
  nor g3 (out_0[5], n_9, n_10);
  nand g5 (n_19, n_95, n_96, in_0[1], n_98);
  nor g6 (out_0[4], n_19, n_10);
  nand g8 (n_29, n_95, n_96, n_97, in_0[0]);
  nor g9 (out_0[3], n_29, n_10);
  nand g11 (n_39, n_95, in_0[2], n_97, n_98);
  nor g12 (out_0[2], n_39, n_10);
  nand g14 (n_99, in_0[3], n_96, n_97, n_98);
  nor g15 (out_0[1], n_99, n_10);
  nor g16 (n_56, out_0[5], out_0[4], out_0[3], out_0[2]);
  not g17 (n_57, out_0[1]);
  nand g18 (n_100, n_56, n_57);
  not g19 (out_0[0], n_100);
  not g20 (n_95, in_0[3]);
  not g21 (n_96, in_0[2]);
  not g22 (n_97, in_0[1]);
  not g23 (n_98, in_0[0]);
endmodule

module mux_41(ctl, in_0, in_1, in_2, in_3, in_4, in_5, z);
  input [5:0] ctl;
  input [1:0] in_0, in_1, in_2, in_3, in_4, in_5;
  output [1:0] z;
  wire [5:0] ctl;
  wire [1:0] in_0, in_1, in_2, in_3, in_4, in_5;
  wire [1:0] z;
  CDN_mux6 g1(.sel0 (ctl[5]), .data0 (in_0[1]), .sel1 (ctl[4]), .data1
       (in_1[1]), .sel2 (ctl[3]), .data2 (in_2[1]), .sel3 (ctl[2]),
       .data3 (in_3[1]), .sel4 (ctl[1]), .data4 (in_4[1]), .sel5
       (ctl[0]), .data5 (in_5[1]), .z (z[1]));
  CDN_mux6 g3(.sel0 (ctl[5]), .data0 (in_0[0]), .sel1 (ctl[4]), .data1
       (in_1[0]), .sel2 (ctl[3]), .data2 (in_2[0]), .sel3 (ctl[2]),
       .data3 (in_3[0]), .sel4 (ctl[1]), .data4 (in_4[0]), .sel5
       (ctl[0]), .data5 (in_5[0]), .z (z[0]));
endmodule

module bmux_42(ctl, in_0, in_1, z);
  input ctl;
  input [2:0] in_0, in_1;
  output [2:0] z;
  wire ctl;
  wire [2:0] in_0, in_1;
  wire [2:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module bmux_61(ctl, in_0, in_1, z);
  input ctl;
  input [15:0] in_0, in_1;
  output [15:0] z;
  wire ctl;
  wire [15:0] in_0, in_1;
  wire [15:0] z;
  CDN_bmux2 g1(.sel0 (ctl), .data0 (in_0[15]), .data1 (in_1[15]), .z
       (z[15]));
  CDN_bmux2 g2(.sel0 (ctl), .data0 (in_0[14]), .data1 (in_1[14]), .z
       (z[14]));
  CDN_bmux2 g3(.sel0 (ctl), .data0 (in_0[13]), .data1 (in_1[13]), .z
       (z[13]));
  CDN_bmux2 g4(.sel0 (ctl), .data0 (in_0[12]), .data1 (in_1[12]), .z
       (z[12]));
  CDN_bmux2 g5(.sel0 (ctl), .data0 (in_0[11]), .data1 (in_1[11]), .z
       (z[11]));
  CDN_bmux2 g6(.sel0 (ctl), .data0 (in_0[10]), .data1 (in_1[10]), .z
       (z[10]));
  CDN_bmux2 g7(.sel0 (ctl), .data0 (in_0[9]), .data1 (in_1[9]), .z
       (z[9]));
  CDN_bmux2 g8(.sel0 (ctl), .data0 (in_0[8]), .data1 (in_1[8]), .z
       (z[8]));
  CDN_bmux2 g9(.sel0 (ctl), .data0 (in_0[7]), .data1 (in_1[7]), .z
       (z[7]));
  CDN_bmux2 g10(.sel0 (ctl), .data0 (in_0[6]), .data1 (in_1[6]), .z
       (z[6]));
  CDN_bmux2 g11(.sel0 (ctl), .data0 (in_0[5]), .data1 (in_1[5]), .z
       (z[5]));
  CDN_bmux2 g12(.sel0 (ctl), .data0 (in_0[4]), .data1 (in_1[4]), .z
       (z[4]));
  CDN_bmux2 g13(.sel0 (ctl), .data0 (in_0[3]), .data1 (in_1[3]), .z
       (z[3]));
  CDN_bmux2 g14(.sel0 (ctl), .data0 (in_0[2]), .data1 (in_1[2]), .z
       (z[2]));
  CDN_bmux2 g15(.sel0 (ctl), .data0 (in_0[1]), .data1 (in_1[1]), .z
       (z[1]));
  CDN_bmux2 g16(.sel0 (ctl), .data0 (in_0[0]), .data1 (in_1[0]), .z
       (z[0]));
endmodule

module permut_sel_aio(clk, resn, en, sel, ready, init, amp_enable,
     cout);
  input clk, resn, en;
  input [15:0] sel;
  output ready, init, amp_enable;
  output [7:0] cout;
  wire clk, resn, en;
  wire [15:0] sel;
  wire ready, init, amp_enable;
  wire [7:0] cout;
  wire [15:0] swp_cnt;
  wire [3:0] i;
  wire [2:0] \c[i] ;
  wire [2:0] next_cout;
  wire [7:0] stepcount;
  wire [7:0] waitcount;
  wire [7:0] next_state;
  wire [2:0] \array[0] ;
  wire [2:0] \array[1] ;
  wire [2:0] \array[2] ;
  wire [2:0] \array[3] ;
  wire [2:0] \array[4] ;
  wire [2:0] \array[5] ;
  wire [2:0] \array[6] ;
  wire [2:0] \array[7] ;
  wire [2:0] \array[stepcount] ;
  wire [7:0] state;
  wire [2:0] \c[0] ;
  wire [2:0] \c[1] ;
  wire [2:0] \c[2] ;
  wire [2:0] \c[3] ;
  wire [2:0] \c[4] ;
  wire [2:0] \c[5] ;
  wire [2:0] \c[6] ;
  wire [2:0] \c[7] ;
  wire [2:0] \array[c[i]] ;
  wire [2:0] \array[i] ;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
  wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9, UNCONNECTED10,
       UNCONNECTED11, UNCONNECTED12, UNCONNECTED13, UNCONNECTED14;
  wire UNCONNECTED15, UNCONNECTED16, UNCONNECTED17, UNCONNECTED18,
       UNCONNECTED19, UNCONNECTED20, UNCONNECTED21, UNCONNECTED22;
  wire UNCONNECTED23, UNCONNECTED24, UNCONNECTED25, UNCONNECTED26,
       UNCONNECTED27, UNCONNECTED28, UNCONNECTED29, UNCONNECTED30;
  wire UNCONNECTED31, UNCONNECTED32, UNCONNECTED33, UNCONNECTED34,
       UNCONNECTED35, UNCONNECTED36, UNCONNECTED37, UNCONNECTED38;
  wire UNCONNECTED39, UNCONNECTED40, UNCONNECTED41, UNCONNECTED42,
       UNCONNECTED43, UNCONNECTED44, UNCONNECTED45, UNCONNECTED46;
  wire UNCONNECTED47, UNCONNECTED48, UNCONNECTED49, UNCONNECTED50,
       UNCONNECTED51, UNCONNECTED52, UNCONNECTED53, UNCONNECTED54;
  wire UNCONNECTED55, UNCONNECTED56, UNCONNECTED57, UNCONNECTED58,
       UNCONNECTED59, UNCONNECTED60, UNCONNECTED61, UNCONNECTED62;
  wire UNCONNECTED63, UNCONNECTED64, UNCONNECTED65, UNCONNECTED66,
       UNCONNECTED67, UNCONNECTED68, UNCONNECTED69, UNCONNECTED70;
  wire UNCONNECTED71, UNCONNECTED72, UNCONNECTED73, UNCONNECTED74,
       UNCONNECTED75, UNCONNECTED76, UNCONNECTED77, UNCONNECTED78;
  wire UNCONNECTED79, UNCONNECTED80, UNCONNECTED81, UNCONNECTED82,
       UNCONNECTED83, UNCONNECTED84, UNCONNECTED85, UNCONNECTED86;
  wire UNCONNECTED87, UNCONNECTED88, UNCONNECTED89, UNCONNECTED90,
       UNCONNECTED91, UNCONNECTED92, UNCONNECTED93, UNCONNECTED94;
  wire UNCONNECTED95, UNCONNECTED96, UNCONNECTED97, UNCONNECTED98,
       UNCONNECTED99, \c[i][0]_353 , \c[i][0]_630 , \c[i][1]_354 ;
  wire \c[i][1]_631 , \c[i][2]_355 , \c[i][2]_632 , n_240, n_242,
       n_243, n_244, n_245;
  wire n_246, n_247, n_248, n_249, n_250, n_251, n_252, n_253;
  wire n_254, n_255, n_256, n_257, n_258, n_259, n_260, n_261;
  wire n_262, n_263, n_264, n_265, n_266, n_267, n_268, n_269;
  wire n_270, n_271, n_272, n_273, n_274, n_275, n_276, n_277;
  wire n_278, n_279, n_280, n_281, n_282, n_283, n_284, n_285;
  wire n_286, n_287, n_288, n_289, n_290, n_291, n_292, n_293;
  wire n_294, n_295, n_296, n_297, n_298, n_299, n_300, n_301;
  wire n_302, n_303, n_304, n_305, n_306, n_307, n_308, n_309;
  wire n_310, n_311, n_312, n_313, n_314, n_315, n_316, n_317;
  wire n_318, n_319, n_320, n_321, n_322, n_323, n_324, n_325;
  wire n_326, n_327, n_328, n_329, n_330, n_331, n_332, n_333;
  wire n_334, n_335, n_336, n_337, n_338, n_339, n_340, n_341;
  wire n_342, n_343, n_344, n_345, n_346, n_347, n_348, n_349;
  wire n_350, n_351, n_352, n_356, n_357, n_358, n_359, n_360;
  wire n_361, n_362, n_363, n_364, n_365, n_366, n_367, n_368;
  wire n_371, n_372, n_373, n_374, n_375, n_376, n_377, n_378;
  wire n_379, n_380, n_381, n_382, n_383, n_384, n_385, n_386;
  wire n_387, n_388, n_389, n_390, n_391, n_392, n_393, n_394;
  wire n_395, n_396, n_397, n_398, n_399, n_400, n_401, n_402;
  wire n_403, n_404, n_405, n_406, n_407, n_408, n_409, n_410;
  wire n_411, n_412, n_413, n_414, n_415, n_416, n_417, n_418;
  wire n_419, n_420, n_421, n_422, n_423, n_424, n_425, n_426;
  wire n_427, n_430, n_431, n_432, n_433, n_435, n_436, n_437;
  wire n_440, n_441, n_443, n_444, n_445, n_446, n_449, n_450;
  wire n_452, n_453, n_454, n_457, n_458, n_460, n_461, n_462;
  wire n_465, n_466, n_468, n_469, n_470, n_473, n_474, n_476;
  wire n_477, n_478, n_481, n_482, n_484, n_485, n_486, n_489;
  wire n_490, n_492, n_493, n_494, n_497, n_498, n_500, n_501;
  wire n_502, n_505, n_507, n_508, n_509, n_511, n_512, n_514;
  wire n_515, n_516, n_520, n_523, n_524, n_525, n_526, n_527;
  wire n_531, n_534, n_535, n_536, n_537, n_538, n_542, n_545;
  wire n_546, n_547, n_548, n_549, n_553, n_556, n_557, n_558;
  wire n_559, n_560, n_564, n_567, n_568, n_569, n_570, n_571;
  wire n_575, n_578, n_579, n_580, n_581, n_582, n_586, n_588;
  wire n_589, n_590, n_591, n_595, n_596, n_597, n_598, n_599;
  wire n_600, n_601, n_602, n_603, n_609, n_610, n_611, n_612;
  wire n_613, n_634, n_635, n_636, n_637, n_642, n_643, n_644;
  wire n_645, n_646, n_647, n_648, n_649, n_650, n_651, n_655;
  wire n_659, n_660, n_661, n_663, n_664, n_665, n_666, n_667;
  wire n_690, n_691, n_692, n_693, n_694, n_695, n_696, n_697;
  wire n_724, n_725, n_726, n_983, n_1031, n_1061, n_1062, n_1066;
  wire n_1076, n_1080, n_1081, n_1082, n_1084, n_1085, n_1086, n_1087;
  wire n_1088, n_1089, n_1090, n_1091, n_1092, n_1093, n_1094, n_1095;
  wire n_1096;
  or_op_17 g25(.A (cout), .B ({n_603, n_602, n_601, n_600, n_599,
       n_598, n_597, n_596}), .Z ({n_299, n_298, n_297, n_296, n_295,
       n_294, n_293, n_292}));
  lt_unsigned lt_49_13(.A (swp_cnt), .B (sel), .Z (n_431));
  lt_unsigned lt_49_28(.A (swp_cnt), .B (16'b1001110101111111), .Z
       (n_432));
  lt_unsigned_4 lt_50_23(.A (i), .B (4'b1000), .Z (n_248));
  lt_unsigned_6 lt_51_34(.A ({\c[i] [2], \c[i] [1], \c[i] [0]}), .B
       (i), .Z (n_243));
  add_unsigned add_68_38(.A (i), .B (1'b1), .Z ({n_247, n_246, n_245,
       n_244}));
  add_unsigned_8 add_64_50(.A (swp_cnt), .B (1'b1), .Z ({n_352, n_351,
       n_350, n_349, n_348, n_347, n_346, n_345, n_344, n_343, n_342,
       n_341, n_340, n_339, n_338, n_337}));
  add_unsigned_10 add_62_44(.A ({\c[i][2]_632 , \c[i][1]_631 ,
       \c[i][0]_630 }), .B (1'b1), .Z ({n_308, n_307, n_306}));
  shift_left_vlog_unsigned sll_105_29(.A (1'b1), .SH (next_cout), .Z
       ({n_603, n_602, n_601, n_600, n_599, n_598, n_597, n_596}));
  add_unsigned_15 add_104_27(.A (stepcount), .B (1'b1), .Z ({n_277,
       n_276, n_275, n_274, n_273, n_272, n_271, n_270}));
  lt_unsigned_19 lt_108_28(.A (waitcount), .B (5'b11111), .Z (n_251));
  add_unsigned_15 add_108_47(.A (waitcount), .B (1'b1), .Z ({n_259,
       n_258, n_257, n_256, n_255, n_254, n_253, n_252}));
  bmux mux_state_95_5(.ctl (n_240), .in_0 (next_state), .in_1
       (8'b00000000), .z ({UNCONNECTED6, UNCONNECTED5, UNCONNECTED4,
       UNCONNECTED3, UNCONNECTED2, UNCONNECTED1, UNCONNECTED0,
       UNCONNECTED}));
  bmux_26 mux_119_18(.ctl (en), .in_0 (1'b0), .in_1 (1'b1), .z (n_284));
  bmux_27 mux_i_51_34(.ctl (n_243), .in_0 ({n_247, n_246, n_245,
       n_244}), .in_1 (4'b0000), .z ({n_336, n_335, n_334, n_333}));
  bmux_26 mux_ready_23_19(.ctl (n_242), .in_0 (1'b1), .in_1 (1'b0), .z
       (UNCONNECTED7));
  bmux mux_108_28(.ctl (n_251), .in_0 (waitcount), .in_1 ({n_259,
       n_258, n_257, n_256, n_255, n_254, n_253, n_252}), .z ({n_267,
       n_266, n_265, n_264, n_263, n_262, n_261, n_260}));
  bmux mux_waitcount_95_5(.ctl (n_240), .in_0 ({n_267, n_266, n_265,
       n_264, n_263, n_262, n_261, n_260}), .in_1 (8'b00000000), .z
       ({UNCONNECTED15, UNCONNECTED14, UNCONNECTED13, UNCONNECTED12,
       UNCONNECTED11, UNCONNECTED10, UNCONNECTED9, UNCONNECTED8}));
  bmux_31 mux_123_25(.ctl (n_268), .in_0 (2'b01), .in_1 (2'b10), .z
       ({n_286, n_285}));
  bmux mux_stepcount_95_5(.ctl (n_240), .in_0 ({n_277, n_276, n_275,
       n_274, n_273, n_272, n_271, n_270}), .in_1 (8'b00000000), .z
       ({UNCONNECTED23, UNCONNECTED22, UNCONNECTED21, UNCONNECTED20,
       UNCONNECTED19, UNCONNECTED18, UNCONNECTED17, UNCONNECTED16}));
  bmux_31 mux_127_29(.ctl (n_278), .in_0 (2'b01), .in_1 (2'b10), .z
       ({n_288, n_287}));
  bmux_26 mux_137_18(.ctl (en), .in_0 (1'b0), .in_1 (1'b1), .z (n_289));
  mux mux_next_state_117_7(.ctl ({n_279, n_280, n_281, n_282, n_283}),
       .in_0 ({3'b000, n_284}), .in_1 ({2'b00, n_286, n_285}), .in_2
       ({1'b0, n_288, n_287, 1'b0}), .in_3 (4'b1000), .in_4 ({n_289,
       3'b000}), .z ({n_613, n_612, n_611, n_609}));
  bmux_37 \mux_array[stepcount]_129_17 (.ctl (stepcount[2:0]), .in_0
       ({\array[0] [2], \array[0] [1], \array[0] [0]}), .in_1
       ({\array[1] [2], \array[1] [1], \array[1] [0]}), .in_2
       ({\array[2] [2], \array[2] [1], \array[2] [0]}), .in_3
       ({\array[3] [2], \array[3] [1], \array[3] [0]}), .in_4
       ({\array[4] [2], \array[4] [1], \array[4] [0]}), .in_5
       ({\array[5] [2], \array[5] [1], \array[5] [0]}), .in_6
       ({\array[6] [2], \array[6] [1], \array[6] [0]}), .in_7
       ({\array[7] [2], \array[7] [1], \array[7] [0]}), .z
       ({\array[stepcount] [2], \array[stepcount] [1],
       \array[stepcount] [0]}));
  mux_38 mux_next_cout_117_7(.ctl ({n_281, n_291}), .in_0
       ({\array[stepcount] [2], \array[stepcount] [1],
       \array[stepcount] [0]}), .in_1 (3'b000), .z (next_cout));
  bmux mux_cout_r_95_5(.ctl (n_240), .in_0 ({n_299, n_298, n_297,
       n_296, n_295, n_294, n_293, n_292}), .in_1 (8'b00000000), .z
       ({UNCONNECTED31, UNCONNECTED30, UNCONNECTED29, UNCONNECTED28,
       UNCONNECTED27, UNCONNECTED26, UNCONNECTED25, UNCONNECTED24}));
  case_box_22 ctl_117_7(.in_0 (state), .out_0 ({n_300, n_301, n_302,
       n_303, n_304, n_305}));
  mux_41 mux_cmbsop_init_117_7(.ctl ({n_300, n_301, n_302, n_303,
       n_304, n_305}), .in_0 (2'b10), .in_1 (2'b01), .in_2 (2'b01),
       .in_3 (2'b01), .in_4 (2'b01), .in_5 (2'b00), .z ({init,
       amp_enable}));
  bmux_42 \mux_c[1]_51_34 (.ctl (n_243), .in_0 (3'b000), .in_1 ({n_308,
       n_307, n_306}), .z ({n_311, n_310, n_309}));
  bmux_42 \mux_c[1]_23_19 (.ctl (n_242), .in_0 ({n_311, n_310, n_309}),
       .in_1 (3'b000), .z ({UNCONNECTED34, UNCONNECTED33,
       UNCONNECTED32}));
  bmux_42 \mux_c[2]_51_34 (.ctl (n_243), .in_0 (3'b000), .in_1 ({n_308,
       n_307, n_306}), .z ({n_314, n_313, n_312}));
  bmux_42 \mux_c[2]_23_19 (.ctl (n_242), .in_0 ({n_314, n_313, n_312}),
       .in_1 (3'b000), .z ({UNCONNECTED37, UNCONNECTED36,
       UNCONNECTED35}));
  bmux_42 \mux_c[3]_51_34 (.ctl (n_243), .in_0 (3'b000), .in_1 ({n_308,
       n_307, n_306}), .z ({n_317, n_316, n_315}));
  bmux_42 \mux_c[3]_23_19 (.ctl (n_242), .in_0 ({n_317, n_316, n_315}),
       .in_1 (3'b000), .z ({UNCONNECTED40, UNCONNECTED39,
       UNCONNECTED38}));
  bmux_42 \mux_c[4]_51_34 (.ctl (n_243), .in_0 (3'b000), .in_1 ({n_308,
       n_307, n_306}), .z ({n_320, n_319, n_318}));
  bmux_42 \mux_c[4]_23_19 (.ctl (n_242), .in_0 ({n_320, n_319, n_318}),
       .in_1 (3'b000), .z ({UNCONNECTED43, UNCONNECTED42,
       UNCONNECTED41}));
  bmux_42 \mux_c[5]_51_34 (.ctl (n_243), .in_0 (3'b000), .in_1 ({n_308,
       n_307, n_306}), .z ({n_323, n_322, n_321}));
  bmux_42 \mux_c[5]_23_19 (.ctl (n_242), .in_0 ({n_323, n_322, n_321}),
       .in_1 (3'b000), .z ({UNCONNECTED46, UNCONNECTED45,
       UNCONNECTED44}));
  bmux_42 \mux_c[6]_51_34 (.ctl (n_243), .in_0 (3'b000), .in_1 ({n_308,
       n_307, n_306}), .z ({n_326, n_325, n_324}));
  bmux_42 \mux_c[6]_23_19 (.ctl (n_242), .in_0 ({n_326, n_325, n_324}),
       .in_1 (3'b000), .z ({UNCONNECTED49, UNCONNECTED48,
       UNCONNECTED47}));
  bmux_42 \mux_c[7]_51_34 (.ctl (n_243), .in_0 (3'b000), .in_1 ({n_308,
       n_307, n_306}), .z ({n_329, n_328, n_327}));
  bmux_42 \mux_c[7]_23_19 (.ctl (n_242), .in_0 ({n_329, n_328, n_327}),
       .in_1 (3'b000), .z ({UNCONNECTED52, UNCONNECTED51,
       UNCONNECTED50}));
  bmux_37 \mux_c[i]_62_40 (.ctl (i[2:0]), .in_0 ({\c[0] [2], \c[0] [1],
       \c[0] [0]}), .in_1 ({\c[1] [2], \c[1] [1], \c[1] [0]}), .in_2
       ({\c[2] [2], \c[2] [1], \c[2] [0]}), .in_3 ({\c[3] [2], \c[3]
       [1], \c[3] [0]}), .in_4 ({\c[4] [2], \c[4] [1], \c[4] [0]}),
       .in_5 ({\c[5] [2], \c[5] [1], \c[5] [0]}), .in_6 ({\c[6] [2],
       \c[6] [1], \c[6] [0]}), .in_7 ({\c[7] [2], \c[7] [1], \c[7]
       [0]}), .z ({\c[i][2]_632 , \c[i][1]_631 , \c[i][0]_630 }));
  bmux_42 \mux_c[0]_51_34 (.ctl (n_243), .in_0 (3'b000), .in_1 ({n_308,
       n_307, n_306}), .z ({n_332, n_331, n_330}));
  bmux_42 \mux_c[0]_23_19 (.ctl (n_242), .in_0 ({n_332, n_331, n_330}),
       .in_1 (3'b000), .z ({UNCONNECTED55, UNCONNECTED54,
       UNCONNECTED53}));
  bmux_37 \mux_c[i]_51_30 (.ctl (i[2:0]), .in_0 ({\c[0] [2], \c[0] [1],
       \c[0] [0]}), .in_1 ({\c[1] [2], \c[1] [1], \c[1] [0]}), .in_2
       ({\c[2] [2], \c[2] [1], \c[2] [0]}), .in_3 ({\c[3] [2], \c[3]
       [1], \c[3] [0]}), .in_4 ({\c[4] [2], \c[4] [1], \c[4] [0]}),
       .in_5 ({\c[5] [2], \c[5] [1], \c[5] [0]}), .in_6 ({\c[6] [2],
       \c[6] [1], \c[6] [0]}), .in_7 ({\c[7] [2], \c[7] [1], \c[7]
       [0]}), .z ({\c[i] [2], \c[i] [1], \c[i] [0]}));
  bmux_27 mux_i_23_19(.ctl (n_242), .in_0 ({n_336, n_335, n_334,
       n_333}), .in_1 (4'b0000), .z ({UNCONNECTED59, UNCONNECTED58,
       UNCONNECTED57, UNCONNECTED56}));
  bmux_61 mux_swp_cnt_23_19(.ctl (n_242), .in_0 ({n_352, n_351, n_350,
       n_349, n_348, n_347, n_346, n_345, n_344, n_343, n_342, n_341,
       n_340, n_339, n_338, n_337}), .in_1 (16'b0000000000000000), .z
       ({UNCONNECTED75, UNCONNECTED74, UNCONNECTED73, UNCONNECTED72,
       UNCONNECTED71, UNCONNECTED70, UNCONNECTED69, UNCONNECTED68,
       UNCONNECTED67, UNCONNECTED66, UNCONNECTED65, UNCONNECTED64,
       UNCONNECTED63, UNCONNECTED62, UNCONNECTED61, UNCONNECTED60}));
  bmux_37 \mux_c[i]_60_19 (.ctl (i[2:0]), .in_0 ({\c[0] [2], \c[0] [1],
       \c[0] [0]}), .in_1 ({\c[1] [2], \c[1] [1], \c[1] [0]}), .in_2
       ({\c[2] [2], \c[2] [1], \c[2] [0]}), .in_3 ({\c[3] [2], \c[3]
       [1], \c[3] [0]}), .in_4 ({\c[4] [2], \c[4] [1], \c[4] [0]}),
       .in_5 ({\c[5] [2], \c[5] [1], \c[5] [0]}), .in_6 ({\c[6] [2],
       \c[6] [1], \c[6] [0]}), .in_7 ({\c[7] [2], \c[7] [1], \c[7]
       [0]}), .z ({\c[i][2]_355 , \c[i][1]_354 , \c[i][0]_353 }));
  bmux_37 \mux_c[i]_59_42 (.ctl (i[2:0]), .in_0 ({\c[0] [2], \c[0] [1],
       \c[0] [0]}), .in_1 ({\c[1] [2], \c[1] [1], \c[1] [0]}), .in_2
       ({\c[2] [2], \c[2] [1], \c[2] [0]}), .in_3 ({\c[3] [2], \c[3]
       [1], \c[3] [0]}), .in_4 ({\c[4] [2], \c[4] [1], \c[4] [0]}),
       .in_5 ({\c[5] [2], \c[5] [1], \c[5] [0]}), .in_6 ({\c[6] [2],
       \c[6] [1], \c[6] [0]}), .in_7 ({\c[7] [2], \c[7] [1], \c[7]
       [0]}), .z ({n_509, n_508, n_507}));
  bmux_37 \mux_array[i]_59_57 (.ctl (i[2:0]), .in_0 ({\array[0] [2],
       \array[0] [1], \array[0] [0]}), .in_1 ({\array[1] [2],
       \array[1] [1], \array[1] [0]}), .in_2 ({\array[2] [2],
       \array[2] [1], \array[2] [0]}), .in_3 ({\array[3] [2],
       \array[3] [1], \array[3] [0]}), .in_4 ({\array[4] [2],
       \array[4] [1], \array[4] [0]}), .in_5 ({\array[5] [2],
       \array[5] [1], \array[5] [0]}), .in_6 ({\array[6] [2],
       \array[6] [1], \array[6] [0]}), .in_7 ({\array[7] [2],
       \array[7] [1], \array[7] [0]}), .z ({n_360, n_359, n_358}));
  bmux_37 \mux_array[c[i]]_60_19 (.ctl ({\c[i][2]_355 , \c[i][1]_354 ,
       \c[i][0]_353 }), .in_0 ({\array[0] [2], \array[0] [1],
       \array[0] [0]}), .in_1 ({\array[1] [2], \array[1] [1],
       \array[1] [0]}), .in_2 ({\array[2] [2], \array[2] [1],
       \array[2] [0]}), .in_3 ({\array[3] [2], \array[3] [1],
       \array[3] [0]}), .in_4 ({\array[4] [2], \array[4] [1],
       \array[4] [0]}), .in_5 ({\array[5] [2], \array[5] [1],
       \array[5] [0]}), .in_6 ({\array[6] [2], \array[6] [1],
       \array[6] [0]}), .in_7 ({\array[7] [2], \array[7] [1],
       \array[7] [0]}), .z ({\array[c[i]] [2], \array[c[i]] [1],
       \array[c[i]] [0]}));
  mux_38 \mux_array[1]_60_7 (.ctl ({n_356, n_357}), .in_0
       ({\array[c[i]] [2], \array[c[i]] [1], \array[c[i]] [0]}), .in_1
       ({n_360, n_359, n_358}), .z ({n_363, n_362, n_361}));
  bmux_42 \mux_array[1]_54_43 (.ctl (n_290), .in_0 ({n_363, n_362,
       n_361}), .in_1 ({\array[0] [2], \array[0] [1], \array[0] [0]}),
       .z ({n_366, n_365, n_364}));
  bmux_42 \mux_array[1]_23_19 (.ctl (n_242), .in_0 ({n_366, n_365,
       n_364}), .in_1 (3'b001), .z ({UNCONNECTED78, UNCONNECTED77,
       UNCONNECTED76}));
  bmux_37 \mux_array[i]_55_54 (.ctl (i[2:0]), .in_0 ({\array[0] [2],
       \array[0] [1], \array[0] [0]}), .in_1 ({\array[1] [2],
       \array[1] [1], \array[1] [0]}), .in_2 ({\array[2] [2],
       \array[2] [1], \array[2] [0]}), .in_3 ({\array[3] [2],
       \array[3] [1], \array[3] [0]}), .in_4 ({\array[4] [2],
       \array[4] [1], \array[4] [0]}), .in_5 ({\array[5] [2],
       \array[5] [1], \array[5] [0]}), .in_6 ({\array[6] [2],
       \array[6] [1], \array[6] [0]}), .in_7 ({\array[7] [2],
       \array[7] [1], \array[7] [0]}), .z ({\array[i] [2], \array[i]
       [1], \array[i] [0]}));
  mux_38 \mux_array[0]_56_7 (.ctl ({n_367, n_368}), .in_0
       ({\array[0] [2], \array[0] [1], \array[0] [0]}), .in_1
       ({\array[i] [2], \array[i] [1], \array[i] [0]}), .z ({n_375,
       n_373, n_371}));
  mux_38 \mux_array[0]_60_7 (.ctl ({n_367, n_368}), .in_0
       ({\array[c[i]] [2], \array[c[i]] [1], \array[c[i]] [0]}), .in_1
       ({n_360, n_359, n_358}), .z ({n_376, n_374, n_372}));
  bmux_42 \mux_array[0]_54_43 (.ctl (n_290), .in_0 ({n_376, n_374,
       n_372}), .in_1 ({n_375, n_373, n_371}), .z ({n_379, n_378,
       n_377}));
  bmux_42 \mux_array[0]_23_19 (.ctl (n_242), .in_0 ({n_379, n_378,
       n_377}), .in_1 (3'b000), .z ({UNCONNECTED81, UNCONNECTED80,
       UNCONNECTED79}));
  mux_38 \mux_array[3]_60_7 (.ctl ({n_380, n_381}), .in_0
       ({\array[c[i]] [2], \array[c[i]] [1], \array[c[i]] [0]}), .in_1
       ({n_360, n_359, n_358}), .z ({n_384, n_383, n_382}));
  bmux_42 \mux_array[3]_54_43 (.ctl (n_290), .in_0 ({n_384, n_383,
       n_382}), .in_1 ({\array[0] [2], \array[0] [1], \array[0] [0]}),
       .z ({n_387, n_386, n_385}));
  bmux_42 \mux_array[3]_23_19 (.ctl (n_242), .in_0 ({n_387, n_386,
       n_385}), .in_1 (3'b011), .z ({UNCONNECTED84, UNCONNECTED83,
       UNCONNECTED82}));
  mux_38 \mux_array[4]_60_7 (.ctl ({n_388, n_389}), .in_0
       ({\array[c[i]] [2], \array[c[i]] [1], \array[c[i]] [0]}), .in_1
       ({n_360, n_359, n_358}), .z ({n_392, n_391, n_390}));
  bmux_42 \mux_array[4]_54_43 (.ctl (n_290), .in_0 ({n_392, n_391,
       n_390}), .in_1 ({\array[0] [2], \array[0] [1], \array[0] [0]}),
       .z ({n_395, n_394, n_393}));
  bmux_42 \mux_array[4]_23_19 (.ctl (n_242), .in_0 ({n_395, n_394,
       n_393}), .in_1 (3'b100), .z ({UNCONNECTED87, UNCONNECTED86,
       UNCONNECTED85}));
  mux_38 \mux_array[5]_60_7 (.ctl ({n_396, n_397}), .in_0
       ({\array[c[i]] [2], \array[c[i]] [1], \array[c[i]] [0]}), .in_1
       ({n_360, n_359, n_358}), .z ({n_400, n_399, n_398}));
  bmux_42 \mux_array[5]_54_43 (.ctl (n_290), .in_0 ({n_400, n_399,
       n_398}), .in_1 ({\array[0] [2], \array[0] [1], \array[0] [0]}),
       .z ({n_403, n_402, n_401}));
  bmux_42 \mux_array[5]_23_19 (.ctl (n_242), .in_0 ({n_403, n_402,
       n_401}), .in_1 (3'b101), .z ({UNCONNECTED90, UNCONNECTED89,
       UNCONNECTED88}));
  mux_38 \mux_array[6]_60_7 (.ctl ({n_404, n_405}), .in_0
       ({\array[c[i]] [2], \array[c[i]] [1], \array[c[i]] [0]}), .in_1
       ({n_360, n_359, n_358}), .z ({n_408, n_407, n_406}));
  bmux_42 \mux_array[6]_54_43 (.ctl (n_290), .in_0 ({n_408, n_407,
       n_406}), .in_1 ({\array[0] [2], \array[0] [1], \array[0] [0]}),
       .z ({n_411, n_410, n_409}));
  bmux_42 \mux_array[6]_23_19 (.ctl (n_242), .in_0 ({n_411, n_410,
       n_409}), .in_1 (3'b110), .z ({UNCONNECTED93, UNCONNECTED92,
       UNCONNECTED91}));
  mux_38 \mux_array[7]_60_7 (.ctl ({n_412, n_413}), .in_0
       ({\array[c[i]] [2], \array[c[i]] [1], \array[c[i]] [0]}), .in_1
       ({n_360, n_359, n_358}), .z ({n_416, n_415, n_414}));
  bmux_42 \mux_array[7]_54_43 (.ctl (n_290), .in_0 ({n_416, n_415,
       n_414}), .in_1 ({\array[0] [2], \array[0] [1], \array[0] [0]}),
       .z ({n_419, n_418, n_417}));
  bmux_42 \mux_array[7]_23_19 (.ctl (n_242), .in_0 ({n_419, n_418,
       n_417}), .in_1 (3'b111), .z ({UNCONNECTED96, UNCONNECTED95,
       UNCONNECTED94}));
  mux_38 \mux_array[2]_60_7 (.ctl ({n_420, n_421}), .in_0
       ({\array[c[i]] [2], \array[c[i]] [1], \array[c[i]] [0]}), .in_1
       ({n_360, n_359, n_358}), .z ({n_424, n_423, n_422}));
  bmux_42 \mux_array[2]_54_43 (.ctl (n_290), .in_0 ({n_424, n_423,
       n_422}), .in_1 ({\array[0] [2], \array[0] [1], \array[0] [0]}),
       .z ({n_427, n_426, n_425}));
  bmux_42 \mux_array[2]_23_19 (.ctl (n_242), .in_0 ({n_427, n_426,
       n_425}), .in_1 (3'b010), .z ({UNCONNECTED99, UNCONNECTED98,
       UNCONNECTED97}));
  not g24 (n_240, resn);
  not g35 (n_443, n_243);
  not g37 (n_433, n_249);
  not g44 (n_291, n_281);
  not g45 (n_357, n_356);
  not g46 (n_368, n_367);
  not g48 (n_381, n_380);
  not g49 (n_389, n_388);
  not g50 (n_397, n_396);
  not g51 (n_405, n_404);
  not g52 (n_413, n_412);
  not g53 (n_421, n_420);
  and g54 (n_435, n_433, en);
  and g55 (n_436, n_248, n_249);
  and g56 (n_437, n_436, en);
  and g60 (n_445, n_441, n_243);
  and g61 (n_444, n_441, n_443);
  or g62 (n_446, n_444, n_445);
  and g66 (n_453, n_450, n_243);
  and g67 (n_452, n_450, n_443);
  or g68 (n_454, n_452, n_453);
  and g72 (n_461, n_458, n_243);
  and g73 (n_460, n_458, n_443);
  or g74 (n_462, n_460, n_461);
  and g78 (n_469, n_466, n_243);
  and g79 (n_468, n_466, n_443);
  or g80 (n_470, n_468, n_469);
  and g84 (n_477, n_474, n_243);
  and g85 (n_476, n_474, n_443);
  or g86 (n_478, n_476, n_477);
  and g90 (n_485, n_482, n_243);
  and g91 (n_484, n_482, n_443);
  or g92 (n_486, n_484, n_485);
  and g96 (n_493, n_490, n_243);
  and g97 (n_492, n_490, n_443);
  or g98 (n_494, n_492, n_493);
  and g102 (n_501, n_498, n_243);
  and g103 (n_500, n_498, n_443);
  or g104 (n_502, n_500, n_501);
  and g108 (n_515, n_412, n_290);
  or g110 (n_512, n_511, n_412);
  and g111 (n_514, n_512, i[0]);
  or g112 (n_516, n_514, n_515);
  and g117 (n_526, n_404, n_290);
  or g119 (n_524, n_523, n_404);
  and g120 (n_525, n_524, i[0]);
  or g121 (n_527, n_525, n_526);
  and g126 (n_537, n_396, n_290);
  or g128 (n_535, n_534, n_396);
  and g129 (n_536, n_535, i[0]);
  or g130 (n_538, n_536, n_537);
  and g135 (n_548, n_388, n_290);
  or g137 (n_546, n_545, n_388);
  and g138 (n_547, n_546, i[0]);
  or g139 (n_549, n_547, n_548);
  and g144 (n_559, n_380, n_290);
  or g146 (n_557, n_556, n_380);
  and g147 (n_558, n_557, i[0]);
  or g148 (n_560, n_558, n_559);
  and g153 (n_570, n_420, n_290);
  or g155 (n_568, n_567, n_420);
  and g156 (n_569, n_568, i[0]);
  or g157 (n_571, n_569, n_570);
  and g162 (n_581, n_356, n_290);
  or g164 (n_579, n_578, n_356);
  and g165 (n_580, n_579, i[0]);
  or g166 (n_582, n_580, n_581);
  or g172 (n_589, n_588, n_367);
  and g173 (n_590, n_589, i[0]);
  or g174 (n_591, n_590, n_290);
  not g183 (n_634, state[7]);
  not g184 (n_635, state[6]);
  not g185 (n_636, state[5]);
  not g186 (n_637, state[4]);
  nand g191 (n_647, n_634, n_635, n_636, n_637);
  nand g192 (n_646, n_642, n_643, n_644, n_645);
  nor g193 (n_279, n_646, n_647);
  nand g194 (n_648, n_642, n_643, n_644, state[0]);
  nor g195 (n_280, n_648, n_647);
  nand g196 (n_649, n_642, n_643, state[1], n_645);
  nor g197 (n_281, n_649, n_647);
  nand g198 (n_650, n_642, state[2], n_644, n_645);
  nor g199 (n_282, n_650, n_647);
  nand g200 (n_651, state[3], n_643, n_644, n_645);
  nor g201 (n_283, n_651, n_647);
  not g206 (n_642, state[3]);
  not g207 (n_643, state[2]);
  not g208 (n_644, state[1]);
  not g209 (n_645, state[0]);
  not g210 (n_655, i[3]);
  nand g215 (n_661, n_659, n_660);
  not g216 (n_659, i[2]);
  not g217 (n_660, i[1]);
  nor g220 (n_356, n_661, n_664);
  nand g221 (n_664, i[0], n_655);
  nor g222 (n_420, n_663, n_665);
  nand g223 (n_665, n_659, i[1]);
  nor g224 (n_380, n_665, n_664);
  nor g225 (n_388, n_663, n_666);
  nand g226 (n_666, i[2], n_660);
  nor g227 (n_396, n_666, n_664);
  nor g228 (n_404, n_663, n_667);
  nand g229 (n_667, i[2], i[1]);
  nor g230 (n_412, n_667, n_664);
  nor g236 (n_367, n_661, n_663);
  nand g240 (n_663, n_290, n_655);
  not g241 (n_290, i[0]);
  nand g258 (n_690, n_655, n_659, n_660, n_290);
  nand g259 (n_691, n_655, n_659, n_660, i[0]);
  nand g260 (n_692, n_655, n_659, i[1], n_290);
  nand g261 (n_693, n_655, n_659, i[1], i[0]);
  nand g262 (n_694, n_655, i[2], n_660, n_290);
  nand g263 (n_695, n_655, i[2], n_660, i[0]);
  nand g264 (n_696, n_655, i[2], i[1], n_290);
  nand g265 (n_697, n_655, i[2], i[1], i[0]);
  not g266 (n_498, n_690);
  not g267 (n_490, n_691);
  not g268 (n_482, n_692);
  not g269 (n_474, n_693);
  not g270 (n_466, n_694);
  not g271 (n_458, n_695);
  not g272 (n_450, n_696);
  not g273 (n_441, n_697);
  not g329 (n_724, n_509);
  not g330 (n_725, n_508);
  not g331 (n_726, n_507);
  not g332 (n_430, en);
  or g333 (n_242, n_240, n_430);
  and g334 (n_249, n_431, n_432);
  CDN_flop ready_reg(.clk (clk), .d (1'b1), .sena (n_435), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (ready));
  CDN_flop \i_reg[0] (.clk (clk), .d (n_333), .sena (n_437), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (i[0]));
  CDN_flop \i_reg[1] (.clk (clk), .d (n_334), .sena (n_437), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (i[1]));
  CDN_flop \i_reg[2] (.clk (clk), .d (n_335), .sena (n_437), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (i[2]));
  CDN_flop \i_reg[3] (.clk (clk), .d (n_336), .sena (n_437), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (i[3]));
  CDN_flop \swp_cnt_reg[0] (.clk (clk), .d (n_337), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[0]));
  CDN_flop \swp_cnt_reg[1] (.clk (clk), .d (n_338), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[1]));
  CDN_flop \swp_cnt_reg[2] (.clk (clk), .d (n_339), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[2]));
  CDN_flop \swp_cnt_reg[3] (.clk (clk), .d (n_340), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[3]));
  CDN_flop \swp_cnt_reg[4] (.clk (clk), .d (n_341), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[4]));
  CDN_flop \swp_cnt_reg[5] (.clk (clk), .d (n_342), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[5]));
  CDN_flop \swp_cnt_reg[6] (.clk (clk), .d (n_343), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[6]));
  CDN_flop \swp_cnt_reg[7] (.clk (clk), .d (n_344), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[7]));
  CDN_flop \swp_cnt_reg[8] (.clk (clk), .d (n_345), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[8]));
  CDN_flop \swp_cnt_reg[9] (.clk (clk), .d (n_346), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[9]));
  CDN_flop \swp_cnt_reg[10] (.clk (clk), .d (n_347), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[10]));
  CDN_flop \swp_cnt_reg[11] (.clk (clk), .d (n_348), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[11]));
  CDN_flop \swp_cnt_reg[12] (.clk (clk), .d (n_349), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[12]));
  CDN_flop \swp_cnt_reg[13] (.clk (clk), .d (n_350), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[13]));
  CDN_flop \swp_cnt_reg[14] (.clk (clk), .d (n_351), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[14]));
  CDN_flop \swp_cnt_reg[15] (.clk (clk), .d (n_352), .sena (n_440),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (swp_cnt[15]));
  CDN_flop \c_reg[7][0] (.clk (clk), .d (n_327), .sena (n_449), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[7] [0]));
  CDN_flop \c_reg[7][1] (.clk (clk), .d (n_328), .sena (n_449), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[7] [1]));
  CDN_flop \c_reg[7][2] (.clk (clk), .d (n_329), .sena (n_449), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[7] [2]));
  CDN_flop \c_reg[6][0] (.clk (clk), .d (n_324), .sena (n_457), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[6] [0]));
  CDN_flop \c_reg[6][1] (.clk (clk), .d (n_325), .sena (n_457), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[6] [1]));
  CDN_flop \c_reg[6][2] (.clk (clk), .d (n_326), .sena (n_457), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[6] [2]));
  CDN_flop \c_reg[5][0] (.clk (clk), .d (n_321), .sena (n_465), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[5] [0]));
  CDN_flop \c_reg[5][1] (.clk (clk), .d (n_322), .sena (n_465), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[5] [1]));
  CDN_flop \c_reg[5][2] (.clk (clk), .d (n_323), .sena (n_465), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[5] [2]));
  CDN_flop \c_reg[4][0] (.clk (clk), .d (n_318), .sena (n_473), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[4] [0]));
  CDN_flop \c_reg[4][1] (.clk (clk), .d (n_319), .sena (n_473), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[4] [1]));
  CDN_flop \c_reg[4][2] (.clk (clk), .d (n_320), .sena (n_473), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[4] [2]));
  CDN_flop \c_reg[3][0] (.clk (clk), .d (n_315), .sena (n_481), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[3] [0]));
  CDN_flop \c_reg[3][1] (.clk (clk), .d (n_316), .sena (n_481), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[3] [1]));
  CDN_flop \c_reg[3][2] (.clk (clk), .d (n_317), .sena (n_481), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[3] [2]));
  CDN_flop \c_reg[2][0] (.clk (clk), .d (n_312), .sena (n_489), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[2] [0]));
  CDN_flop \c_reg[2][1] (.clk (clk), .d (n_313), .sena (n_489), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[2] [1]));
  CDN_flop \c_reg[2][2] (.clk (clk), .d (n_314), .sena (n_489), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[2] [2]));
  CDN_flop \c_reg[1][0] (.clk (clk), .d (n_309), .sena (n_497), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[1] [0]));
  CDN_flop \c_reg[1][1] (.clk (clk), .d (n_310), .sena (n_497), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[1] [1]));
  CDN_flop \c_reg[1][2] (.clk (clk), .d (n_311), .sena (n_497), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[1] [2]));
  CDN_flop \c_reg[0][0] (.clk (clk), .d (n_330), .sena (n_505), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[0] [0]));
  CDN_flop \c_reg[0][1] (.clk (clk), .d (n_331), .sena (n_505), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[0] [1]));
  CDN_flop \c_reg[0][2] (.clk (clk), .d (n_332), .sena (n_505), .aclr
       (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q (\c[0] [2]));
  CDN_flop \array_reg[7][0] (.clk (clk), .d (n_417), .sena (n_520),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[7] [0]));
  CDN_flop \array_reg[7][1] (.clk (clk), .d (n_418), .sena (n_520),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[7] [1]));
  CDN_flop \array_reg[7][2] (.clk (clk), .d (n_419), .sena (n_520),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[7] [2]));
  CDN_flop \array_reg[6][0] (.clk (clk), .d (n_409), .sena (n_531),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[6] [0]));
  CDN_flop \array_reg[6][1] (.clk (clk), .d (n_410), .sena (n_531),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[6] [1]));
  CDN_flop \array_reg[6][2] (.clk (clk), .d (n_411), .sena (n_531),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[6] [2]));
  CDN_flop \array_reg[5][0] (.clk (clk), .d (n_401), .sena (n_542),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[5] [0]));
  CDN_flop \array_reg[5][1] (.clk (clk), .d (n_402), .sena (n_542),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[5] [1]));
  CDN_flop \array_reg[5][2] (.clk (clk), .d (n_403), .sena (n_542),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[5] [2]));
  CDN_flop \array_reg[4][0] (.clk (clk), .d (n_393), .sena (n_553),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[4] [0]));
  CDN_flop \array_reg[4][1] (.clk (clk), .d (n_394), .sena (n_553),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[4] [1]));
  CDN_flop \array_reg[4][2] (.clk (clk), .d (n_395), .sena (n_553),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[4] [2]));
  CDN_flop \array_reg[3][0] (.clk (clk), .d (n_385), .sena (n_564),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[3] [0]));
  CDN_flop \array_reg[3][1] (.clk (clk), .d (n_386), .sena (n_564),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[3] [1]));
  CDN_flop \array_reg[3][2] (.clk (clk), .d (n_387), .sena (n_564),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[3] [2]));
  CDN_flop \array_reg[2][0] (.clk (clk), .d (n_425), .sena (n_575),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[2] [0]));
  CDN_flop \array_reg[2][1] (.clk (clk), .d (n_426), .sena (n_575),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[2] [1]));
  CDN_flop \array_reg[2][2] (.clk (clk), .d (n_427), .sena (n_575),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[2] [2]));
  CDN_flop \array_reg[1][0] (.clk (clk), .d (n_364), .sena (n_586),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b1), .q
       (\array[1] [0]));
  CDN_flop \array_reg[1][1] (.clk (clk), .d (n_365), .sena (n_586),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[1] [1]));
  CDN_flop \array_reg[1][2] (.clk (clk), .d (n_366), .sena (n_586),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[1] [2]));
  CDN_flop \array_reg[0][0] (.clk (clk), .d (n_377), .sena (n_595),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[0] [0]));
  CDN_flop \array_reg[0][1] (.clk (clk), .d (n_378), .sena (n_595),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[0] [1]));
  CDN_flop \array_reg[0][2] (.clk (clk), .d (n_379), .sena (n_595),
       .aclr (1'b0), .apre (1'b0), .srl (n_242), .srd (1'b0), .q
       (\array[0] [2]));
  CDN_flop \state_reg[0] (.clk (clk), .d (next_state[0]), .sena (1'b1),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (state[0]));
  CDN_flop \state_reg[1] (.clk (clk), .d (next_state[1]), .sena (1'b1),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (state[1]));
  CDN_flop \state_reg[2] (.clk (clk), .d (next_state[2]), .sena (1'b1),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (state[2]));
  CDN_flop \state_reg[3] (.clk (clk), .d (next_state[3]), .sena (1'b1),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (state[3]));
  CDN_flop \state_reg[4] (.clk (clk), .d (next_state[4]), .sena (1'b1),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (state[4]));
  CDN_flop \state_reg[5] (.clk (clk), .d (next_state[5]), .sena (1'b1),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (state[5]));
  CDN_flop \state_reg[6] (.clk (clk), .d (next_state[6]), .sena (1'b1),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (state[6]));
  CDN_flop \state_reg[7] (.clk (clk), .d (next_state[7]), .sena (1'b1),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (state[7]));
  CDN_flop \cout_r_reg[0] (.clk (clk), .d (n_292), .sena (n_269), .aclr
       (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q (cout[0]));
  CDN_flop \cout_r_reg[1] (.clk (clk), .d (n_293), .sena (n_269), .aclr
       (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q (cout[1]));
  CDN_flop \cout_r_reg[2] (.clk (clk), .d (n_294), .sena (n_269), .aclr
       (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q (cout[2]));
  CDN_flop \cout_r_reg[3] (.clk (clk), .d (n_295), .sena (n_269), .aclr
       (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q (cout[3]));
  CDN_flop \cout_r_reg[4] (.clk (clk), .d (n_296), .sena (n_269), .aclr
       (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q (cout[4]));
  CDN_flop \cout_r_reg[5] (.clk (clk), .d (n_297), .sena (n_269), .aclr
       (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q (cout[5]));
  CDN_flop \cout_r_reg[6] (.clk (clk), .d (n_298), .sena (n_269), .aclr
       (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q (cout[6]));
  CDN_flop \cout_r_reg[7] (.clk (clk), .d (n_299), .sena (n_269), .aclr
       (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q (cout[7]));
  CDN_flop \stepcount_reg[0] (.clk (clk), .d (n_270), .sena (n_269),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (stepcount[0]));
  CDN_flop \stepcount_reg[1] (.clk (clk), .d (n_271), .sena (n_269),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (stepcount[1]));
  CDN_flop \stepcount_reg[2] (.clk (clk), .d (n_272), .sena (n_269),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (stepcount[2]));
  CDN_flop \stepcount_reg[3] (.clk (clk), .d (n_273), .sena (n_269),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (stepcount[3]));
  CDN_flop \stepcount_reg[4] (.clk (clk), .d (n_274), .sena (n_269),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (stepcount[4]));
  CDN_flop \stepcount_reg[5] (.clk (clk), .d (n_275), .sena (n_269),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (stepcount[5]));
  CDN_flop \stepcount_reg[6] (.clk (clk), .d (n_276), .sena (n_269),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (stepcount[6]));
  CDN_flop \stepcount_reg[7] (.clk (clk), .d (n_277), .sena (n_269),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (stepcount[7]));
  CDN_flop \waitcount_reg[0] (.clk (clk), .d (n_260), .sena (n_250),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (waitcount[0]));
  CDN_flop \waitcount_reg[1] (.clk (clk), .d (n_261), .sena (n_250),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (waitcount[1]));
  CDN_flop \waitcount_reg[2] (.clk (clk), .d (n_262), .sena (n_250),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (waitcount[2]));
  CDN_flop \waitcount_reg[3] (.clk (clk), .d (n_263), .sena (n_250),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (waitcount[3]));
  CDN_flop \waitcount_reg[4] (.clk (clk), .d (n_264), .sena (n_250),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (waitcount[4]));
  CDN_flop \waitcount_reg[5] (.clk (clk), .d (n_265), .sena (n_250),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (waitcount[5]));
  CDN_flop \waitcount_reg[6] (.clk (clk), .d (n_266), .sena (n_250),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (waitcount[6]));
  CDN_flop \waitcount_reg[7] (.clk (clk), .d (n_267), .sena (n_250),
       .aclr (1'b0), .apre (1'b0), .srl (n_240), .srd (1'b0), .q
       (waitcount[7]));
  CDN_latch \next_state_reg[0] (.d (n_609), .ena (n_610), .aclr (1'b0),
       .apre (1'b0), .q (next_state[0]));
  CDN_latch \next_state_reg[1] (.d (n_611), .ena (n_610), .aclr (1'b0),
       .apre (1'b0), .q (next_state[1]));
  CDN_latch \next_state_reg[2] (.d (n_612), .ena (n_610), .aclr (1'b0),
       .apre (1'b0), .q (next_state[2]));
  CDN_latch \next_state_reg[3] (.d (n_613), .ena (n_610), .aclr (1'b0),
       .apre (1'b0), .q (next_state[3]));
  CDN_latch \next_state_reg[4] (.d (1'b0), .ena (n_610), .aclr (1'b0),
       .apre (1'b0), .q (next_state[4]));
  CDN_latch \next_state_reg[5] (.d (1'b0), .ena (n_610), .aclr (1'b0),
       .apre (1'b0), .q (next_state[5]));
  CDN_latch \next_state_reg[6] (.d (1'b0), .ena (n_610), .aclr (1'b0),
       .apre (1'b0), .q (next_state[6]));
  CDN_latch \next_state_reg[7] (.d (1'b0), .ena (n_610), .aclr (1'b0),
       .apre (1'b0), .q (next_state[7]));
  nor g511 (n_1062, state[3], state[2]);
  nand g512 (n_983, n_645, state[1], n_1061, n_1062);
  not g513 (n_269, n_983);
  nor g515 (n_1061, state[7], state[6], state[5], state[4]);
  nor g516 (n_1066, state[3], state[2], state[1]);
  nand g517 (n_1031, state[0], n_1061, n_1066);
  not g518 (n_250, n_1031);
  nor g531 (n_1080, stepcount[7], stepcount[6], stepcount[5],
       stepcount[4]);
  not g532 (n_1076, stepcount[3]);
  nand g533 (n_1081, n_1076, stepcount[0], stepcount[1], stepcount[2]);
  not g534 (n_1082, n_1080);
  nor g535 (n_278, n_1081, n_1082);
  and g536 (n_440, n_243, n_248, n_249, en);
  and g537 (n_505, n_502, n_248, n_249, en);
  and g538 (n_497, n_494, n_248, n_249, en);
  and g539 (n_489, n_486, n_248, n_249, en);
  and g540 (n_481, n_478, n_248, n_249, en);
  and g541 (n_473, n_470, n_248, n_249, en);
  and g542 (n_465, n_462, n_248, n_249, en);
  and g543 (n_457, n_454, n_248, n_249, en);
  and g544 (n_449, n_446, n_248, n_249, en);
  or g545 (n_1084, n_283, n_282);
  or g546 (n_610, n_281, n_280, n_279, n_1084);
  nor g547 (n_1085, waitcount[7], waitcount[6], waitcount[5]);
  and g548 (n_1086, ready, waitcount[4]);
  and g549 (n_1087, waitcount[0], waitcount[1]);
  and g550 (n_1088, waitcount[2], waitcount[3]);
  and g551 (n_268, n_1085, n_1086, n_1087, n_1088);
  and g552 (n_1089, n_591, n_243);
  and g553 (n_595, n_248, n_249, en, n_1089);
  and g554 (n_1090, n_582, n_243);
  and g555 (n_586, n_248, n_249, en, n_1090);
  and g556 (n_1091, n_571, n_243);
  and g557 (n_575, n_248, n_249, en, n_1091);
  and g558 (n_1092, n_560, n_243);
  and g559 (n_564, n_248, n_249, en, n_1092);
  and g560 (n_1093, n_549, n_243);
  and g561 (n_553, n_248, n_249, en, n_1093);
  and g562 (n_1094, n_538, n_243);
  and g563 (n_542, n_248, n_249, en, n_1094);
  and g564 (n_1095, n_527, n_243);
  and g565 (n_531, n_248, n_249, en, n_1095);
  and g566 (n_1096, n_516, n_243);
  and g567 (n_520, n_248, n_249, en, n_1096);
  and g568 (n_588, n_724, n_725, n_726, n_368);
  and g569 (n_578, n_724, n_725, n_507, n_357);
  and g570 (n_567, n_724, n_508, n_726, n_421);
  and g571 (n_556, n_724, n_508, n_507, n_381);
  and g572 (n_545, n_509, n_725, n_726, n_389);
  and g573 (n_534, n_509, n_725, n_507, n_397);
  and g574 (n_523, n_509, n_508, n_726, n_405);
  and g575 (n_511, n_509, n_508, n_507, n_413);
endmodule

`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
  input clk, d, sena, aclr, apre, srl, srd;
  output q;
  wire clk, d, sena, aclr, apre, srl, srd;
  wire q;
  reg  qi;
  assign #1 q = qi;
  always 
    @(posedge clk or posedge apre or posedge aclr) 
      if (aclr) 
        qi <= 0;
      else if (apre) 
          qi <= 1;
        else if (srl) 
            qi <= srd;
          else begin
            if (sena) 
              qi <= d;
          end
  initial 
    qi <= 1'b0;
endmodule
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_latch(ena, d, aclr, apre, q);
  input ena, d, aclr, apre;
  output q;
  wire ena, d, aclr, apre;
  wire q;
  reg  qi;
  assign #1 q = qi;
  always 
    @(d or ena or apre or aclr) 
      if (aclr) 
        qi <= 0;
      else if (apre) 
          qi <= 1;
        else begin
          if (ena) 
            qi <= d;
        end
  initial 
    qi <= 1'b0;
endmodule
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux5(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or sel4 or data0 or data1 or data2
         or data3 or data4) 
      case ({sel0, sel1, sel2, sel3, sel4})
       5'b10000: z = data0;
       5'b01000: z = data1;
       5'b00100: z = data2;
       5'b00010: z = data3;
       5'b00001: z = data4;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux5(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4;
  wire z;
  wire w_0, w_1, w_2, w_3, w_4;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  and a_2 (w_2, sel2, data2);
  and a_3 (w_3, sel3, data3);
  and a_4 (w_4, sel4, data4);
  or org (z, w_0, w_1, w_2, w_3, w_4);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux2(sel0, data0, sel1, data1, z);
  input sel0, data0, sel1, data1;
  output z;
  wire sel0, data0, sel1, data1;
  reg  z;
  always 
    @(sel0 or sel1 or data0 or data1) 
      case ({sel0, sel1})
       2'b10: z = data0;
       2'b01: z = data1;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux2(sel0, data0, sel1, data1, z);
  input sel0, data0, sel1, data1;
  output z;
  wire sel0, data0, sel1, data1;
  wire z;
  wire w_0, w_1;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  or org (z, w_0, w_1);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX // captures one-hot property of select inputs
module CDN_mux6(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or sel3 or sel4 or sel5 or data0 or data1 or
         data2 or data3 or data4 or data5) 
      case ({sel0, sel1, sel2, sel3, sel4, sel5})
       6'b100000: z = data0;
       6'b010000: z = data1;
       6'b001000: z = data2;
       6'b000100: z = data3;
       6'b000010: z = data4;
       6'b000001: z = data5;
       default: z = 1'bX;
      endcase
endmodule
`else
module CDN_mux6(sel0, data0, sel1, data1, sel2, data2, sel3, data3,
     sel4, data4, sel5, data5, z);
  input sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4,
       data4, sel5, data5;
  output z;
  wire sel0, data0, sel1, data1, sel2, data2, sel3, data3, sel4, data4,
       sel5, data5;
  wire z;
  wire w_0, w_1, w_2, w_3, w_4, w_5;
  and a_0 (w_0, sel0, data0);
  and a_1 (w_1, sel1, data1);
  and a_2 (w_2, sel2, data2);
  and a_3 (w_3, sel3, data3);
  and a_4 (w_4, sel4, data4);
  and a_5 (w_5, sel5, data5);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX
module CDN_bmux2(sel0, data0, data1, z);
  input sel0, data0, data1;
  output z;
  wire sel0, data0, data1;
  reg  z;
  always 
    @(sel0 or data0 or data1) 
      case ({sel0})
       1'b0: z = data0;
       1'b1: z = data1;
      endcase
endmodule
`else
module CDN_bmux2(sel0, data0, data1, z);
  input sel0, data0, data1;
  output z;
  wire sel0, data0, data1;
  wire z;
  wire inv_sel0, w_0, w_1;
  not i_0 (inv_sel0, sel0);
  and a_0 (w_0, inv_sel0, data0);
  and a_1 (w_1, sel0, data1);
  or org (z, w_0, w_1);
endmodule
`endif // ONE_HOT_MUX
`endif
`ifdef RC_CDN_GENERIC_GATE
`else
`ifdef ONE_HOT_MUX
module CDN_bmux8(sel0, data0, data1, sel1, data2, data3, sel2, data4,
     data5, data6, data7, z);
  input sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7;
  output z;
  wire sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7;
  reg  z;
  always 
    @(sel0 or sel1 or sel2 or data0 or data1 or data2 or data3 or data4
         or data5 or data6 or data7) 
      case ({sel0, sel1, sel2})
       3'b000: z = data0;
       3'b100: z = data1;
       3'b010: z = data2;
       3'b110: z = data3;
       3'b001: z = data4;
       3'b101: z = data5;
       3'b011: z = data6;
       3'b111: z = data7;
      endcase
endmodule
`else
module CDN_bmux8(sel0, data0, data1, sel1, data2, data3, sel2, data4,
     data5, data6, data7, z);
  input sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7;
  output z;
  wire sel0, data0, data1, sel1, data2, data3, sel2, data4, data5,
       data6, data7;
  wire z;
  wire inv_sel0, inv_sel1, inv_sel2, w_0, w_1, w_2, w_3, w_4;
  wire w_5, w_6, w_7;
  not i_0 (inv_sel0, sel0);
  not i_1 (inv_sel1, sel1);
  not i_2 (inv_sel2, sel2);
  and a_0 (w_0, inv_sel2, inv_sel1, inv_sel0, data0);
  and a_1 (w_1, inv_sel2, inv_sel1, sel0, data1);
  and a_2 (w_2, inv_sel2, sel1, inv_sel0, data2);
  and a_3 (w_3, inv_sel2, sel1, sel0, data3);
  and a_4 (w_4, sel2, inv_sel1, inv_sel0, data4);
  and a_5 (w_5, sel2, inv_sel1, sel0, data5);
  and a_6 (w_6, sel2, sel1, inv_sel0, data6);
  and a_7 (w_7, sel2, sel1, sel0, data7);
  or org (z, w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7);
endmodule
`endif // ONE_HOT_MUX
`endif
