5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd enum1.vcd -o enum1.cdd -v enum1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" enum1.v 1 22 1
2 1 7 8000c 1 3d 121002 0 0 1 2 2 $u0
1 BAR 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
1 A 5 a0007 2 0 0 0 31 0 32 33 1 0 0 0 0 0 0 0
1 B 5 a000e 2 0 0 0 31 0 32 33 4 0 0 0 0 0 0 0
1 C 5 a0011 2 0 0 0 31 0 32 33 5 0 0 0 0 0 0 0
1 foo 5 830015 2 0 0 0 31 0 32 33 12aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 "main.$u0" enum1.v 0 11 1
2 2 8 70007 0 1 0 0 0 A
2 3 8 10003 0 1 400 0 0 foo
2 4 8 10007 1 37 1100a 2 3
2 5 9 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 6 9 10002 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 10 70007 0 1 0 0 0 B
2 8 10 10003 0 1 400 0 0 foo
2 9 10 10007 1 37 a 7 8
4 9 0 0
4 6 9 0
4 4 6 6
3 1 main.$u1 "main.$u1" enum1.v 0 20 1
