 
****************************************
Report : qor
Design : khu_sensor_pad
Version: N-2017.09
Date   : Fri Aug 28 07:20:07 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.6851
  Critical Path Slack:         2.8149
  Critical Path Clk Period:   10.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        3.9603
  Critical Path Slack:         5.6998
  Critical Path Clk Period:   20.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.5589
  Total Hold Violation:      -30.1028
  No. of Hold Violations:     69.0000
  -----------------------------------

  Timing Path Group 'clk_pad'
  -----------------------------------
  Levels of Logic:            54.0000
  Critical Path Length:        9.4134
  Critical Path Slack:        -0.0686
  Critical Path Clk Period:   10.0000
  Total Negative Slack:       -0.1263
  No. of Violating Paths:      3.0000
  Worst Hold Violation:       -0.0243
  Total Hold Violation:       -0.1286
  No. of Hold Violations:     16.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5422
  Leaf Cell Count:              36880
  Buf/Inv Cell Count:           11184
  Buf Cell Count:                5892
  Inv Cell Count:                5292
  CT Buf/Inv Cell Count:          174
  Combinational Cell Count:     31441
  Sequential Cell Count:         5439
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      73024.6884
  Noncombinational Area:   41291.3304
  Buf/Inv Area:            15329.3355
  Total Buffer Area:        9561.3225
  Total Inverter Area:      5768.0131
  Macro/Black Box Area:        0.0000
  Net Area:                 1121.0991
  Net XLength        :   1760267.1250
  Net YLength        :   1629768.5000
  -----------------------------------
  Cell Area:              114316.0188
  Design Area:            115437.1179
  Net Length        :    3390035.5000


  Design Rules
  -----------------------------------
  Total Number of Nets:         38813
  Nets With Violations:            36
  Max Trans Violations:             2
  Max Cap Violations:               0
  Max Net Length Violations:       36
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            345.6315
  -----------------------------------------
  Overall Compile Time:            346.8873
  Overall Compile Wall Clock Time: 347.3932

  --------------------------------------------------------------------

  Design  WNS: 0.0686  TNS: 0.1263  Number of Violating Paths: 3  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.5589  TNS: 30.2314  Number of Violating Paths: 85  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
