5 15 fd81 4 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (param1.vcd) 2 -o (param1.2.cdd) 2 -v (param1.2.v) 2 -P (main.value0=1) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param1.2.v 1 23 1 
2 1 9 9 18001d 1 32 1008 0 0 1 1 value1
2 2 9 9 f0014 1 32 1008 0 0 32 1 value0
2 3 9 9 b0014 3 1a 1008 1 2 32 18 0 ffffffff fffffffe 1 0 0
2 4 9 9 b000b 2 1 100c 0 0 1 1 b
2 5 9 9 b001d 3 19 1008 3 4 1 18 0 1 0 1 0 0
2 6 9 9 70007 0 1 1410 0 0 1 1 a
2 7 9 9 7001d 2 35 a 5 6
1 a 1 3 60008 1 0 0 0 1 17 1 1 0 0 1 0
1 b 2 4 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 value0 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 value1 4 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 param1.2.v 11 21 1 
