{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713988425613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713988425614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 21:53:45 2024 " "Processing started: Wed Apr 24 21:53:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713988425614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988425614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mix_Columns_192 -c Mix_Columns_192 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mix_Columns_192 -c Mix_Columns_192" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988425614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713988425777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713988425778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 Mix_Columns_192.v(56) " "Verilog HDL Declaration information at Mix_Columns_192.v(56): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988430591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 Mix_Columns_192.v(57) " "Verilog HDL Declaration information at Mix_Columns_192.v(57): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988430591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 Mix_Columns_192.v(58) " "Verilog HDL Declaration information at Mix_Columns_192.v(58): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988430591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 Mix_Columns_192.v(59) " "Verilog HDL Declaration information at Mix_Columns_192.v(59): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988430591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 Mix_Columns_192.v(61) " "Verilog HDL Declaration information at Mix_Columns_192.v(61): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988430591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 Mix_Columns_192.v(62) " "Verilog HDL Declaration information at Mix_Columns_192.v(62): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988430591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 Mix_Columns_192.v(63) " "Verilog HDL Declaration information at Mix_Columns_192.v(63): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988430591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 Mix_Columns_192.v(64) " "Verilog HDL Declaration information at Mix_Columns_192.v(64): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713988430591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_columns_192.v 2 2 " "Found 2 design units, including 2 entities, in source file mix_columns_192.v" { { "Info" "ISGN_ENTITY_NAME" "1 OrgMixColumns " "Found entity 1: OrgMixColumns" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713988430592 ""} { "Info" "ISGN_ENTITY_NAME" "2 MxColumns " "Found entity 2: MxColumns" {  } { { "Mix_Columns_192.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Mix_Columns_192.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713988430592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988430592 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Mix_Columns_192 " "Top-level design entity \"Mix_Columns_192\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1713988430606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/output_files/Mix_Columns_192.map.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/output_files/Mix_Columns_192.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988430620 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713988430650 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 24 21:53:50 2024 " "Processing ended: Wed Apr 24 21:53:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713988430650 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713988430650 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713988430650 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713988430650 ""}
