

================================================================
== Synthesis Summary Report of 'fcc_combined'
================================================================
+ General Information: 
    * Date:           Fri May  6 16:43:07 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        fcc_combined
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+-------------+--------+-----------+-----------+-----+
    |               Modules              |  Issue |       | Latency | Latency| Iteration|         | Trip |          |             |        |           |           |     |
    |               & Loops              |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|    BRAM     |   DSP  |     FF    |    LUT    | URAM|
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+-------------+--------+-----------+-----------+-----+
    |+ fcc_combined                      |  Timing|   0.00|        -|       -|         -|        -|     -|        no|  2052 (732%)|  6 (2%)|  2547 (2%)|  2573 (4%)|    -|
    | o VITIS_LOOP_32_1                  |       -|  -7.30|        -|       -|         -|        -|     -|        no|            -|       -|          -|          -|    -|
    |  o VITIS_LOOP_33_2                 |       -|  -7.30|        -|       -|         3|        1|     -|       yes|            -|       -|          -|          -|    -|
    | o VITIS_LOOP_39_3                  |       -|  -7.30|        -|       -|         3|        1|     -|       yes|            -|       -|          -|          -|    -|
    | o LOOP1                            |       -|  -7.30|        -|       -|         -|        -|     -|        no|            -|       -|          -|          -|    -|
    |  o LOOP2                           |       -|  -7.30|        -|       -|         5|        1|     -|       yes|            -|       -|          -|          -|    -|
    | o VITIS_LOOP_55_4_VITIS_LOOP_56_5  |       -|  -7.30|        -|       -|         8|        1|     -|       yes|            -|       -|          -|          -|    -|
    | o VITIS_LOOP_63_6                  |       -|  -7.30|        -|       -|         3|        1|     -|       yes|            -|       -|          -|          -|    -|
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+-------------+--------+-----------+-----------+-----+

