{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509448745804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509448745805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 19:19:05 2017 " "Processing started: Tue Oct 31 19:19:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509448745805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1509448745805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_to_E3_mealy -c BCD_to_E3_mealy --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_to_E3_mealy -c BCD_to_E3_mealy --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1509448745805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1509448746339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1509448746339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_e3_mealy.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_e3_mealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_E3_mealy " "Found entity 1: BCD_to_E3_mealy" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509448761695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509448761695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_to_E3_mealy " "Elaborating entity \"BCD_to_E3_mealy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1509448761726 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_out BCD_to_E3_mealy.v(21) " "Verilog HDL Always Construct warning at BCD_to_E3_mealy.v(21): inferring latch(es) for variable \"d_out\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1509448761728 "|BCD_to_E3_mealy"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state BCD_to_E3_mealy.v(21) " "Verilog HDL Always Construct warning at BCD_to_E3_mealy.v(21): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1509448761729 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_6 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_6\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1509448761730 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_5 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_5\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1509448761730 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_4 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_4\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1509448761730 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_3 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_3\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1509448761730 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_2 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_2\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1509448761730 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_1 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_1\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1509448761730 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_0 BCD_to_E3_mealy.v(21) " "Inferred latch for \"next_state.s_0\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1509448761730 "|BCD_to_E3_mealy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out BCD_to_E3_mealy.v(21) " "Inferred latch for \"d_out\" at BCD_to_E3_mealy.v(21)" {  } { { "BCD_to_E3_mealy.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/BCD_to_E3_mealy/BCD_to_E3_mealy.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1509448761731 "|BCD_to_E3_mealy"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509448761938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 19:19:21 2017 " "Processing ended: Tue Oct 31 19:19:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509448761938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509448761938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509448761938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1509448761938 ""}
