git clone --depth 1 --no-tags https://github.com/ghanimmustafa/Area-Optimized-Shift-and-Add-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337151067
git clone --depth 1 --no-tags https://github.com/shirishbahirat/pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332359429
git clone --depth 1 --no-tags https://github.com/bellwood420/DDR3Burst_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332238879
git clone --depth 1 --no-tags https://github.com/iremnurcolak/Fixed-Point-Square-Root-Pipeline-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332548093
git clone --depth 1 --no-tags https://github.com/bean0408/PLL-Soc-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338383684
git clone --depth 1 --no-tags https://github.com/GurkenIvanse/bemicromax10ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337526443
git clone --depth 1 --no-tags https://github.com/uygarkaya/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335582462
git clone --depth 1 --no-tags https://github.com/anujp10/multiple_kernels_host_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336426063
git clone --depth 1 --no-tags https://github.com/saursin/paramatrized-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334871425
git clone --depth 1 --no-tags https://github.com/ryonaya/logic_design_AngryBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340894542
git clone --depth 1 --no-tags https://github.com/mirhnius/Piplined-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340904702
git clone --depth 1 --no-tags https://github.com/Lorenzo-Cecchetti/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340871098
git clone --depth 1 --no-tags https://github.com/EneaDim/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338004863
git clone --depth 1 --no-tags https://github.com/MahdiTheGreat/HealthCheckSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338043814
git clone --depth 1 --no-tags https://github.com/pendlidharani/verlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341101090
git clone --depth 1 --no-tags https://github.com/leonbeier/OLS_Logic_Analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338789044
git clone --depth 1 --no-tags https://github.com/Devikachib/practice1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334349120
git clone --depth 1 --no-tags https://github.com/FrancescoBellino97/isa_gr02_lab03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335330231
git clone --depth 1 --no-tags https://github.com/yoooolim/school_3_1_CS_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331519747
git clone --depth 1 --no-tags https://github.com/shihyuhuang/Logic-Design-Labs..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331874338
git clone --depth 1 --no-tags https://github.com/wuzbgit/kunlun-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331806027
git clone --depth 1 --no-tags https://github.com/itfwf/barrel-shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334458804
git clone --depth 1 --no-tags https://github.com/aledafers/BioZ_EMG_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337068791
git clone --depth 1 --no-tags https://github.com/szfpga/szmp8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337285881
git clone --depth 1 --no-tags https://github.com/Sanaullah-khaskheli/DSD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337414326
git clone --depth 1 --no-tags https://github.com/Shrikantpatil2197/Digital_Design_With_FPGA_Using_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336960452
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337231327
git clone --depth 1 --no-tags https://github.com/Meghana0109/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341177326
git clone --depth 1 --no-tags https://github.com/Nitesh8998/cocotb_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333135770
git clone --depth 1 --no-tags https://github.com/JobNazario/Sistemas-digitales..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333159499
git clone --depth 1 --no-tags https://github.com/emgreen1/fulladder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333944045
git clone --depth 1 --no-tags https://github.com/prannoy28/Multiplication_by_repetitive_addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333653669
git clone --depth 1 --no-tags https://github.com/ThisNicknameIsTaken/AHB-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333727039
git clone --depth 1 --no-tags https://github.com/josedavid21/ProyectoRISCV-Mendez-Rojas-Solis-Soto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332129489
git clone --depth 1 --no-tags https://github.com/krishsai3/4x1_Mux_Verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333284421
git clone --depth 1 --no-tags https://github.com/domeniqo/fpga_hps_interrupt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340161261
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwnoc-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340184195
git clone --depth 1 --no-tags https://github.com/liangchen01xz/verilog_course_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335292471
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/udp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335373437
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/DW8051---AM2302-Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334651191
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Frequency-Analysis-System-16-FFT-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334659448
git clone --depth 1 --no-tags https://github.com/hrajoria/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332292486
git clone --depth 1 --no-tags https://github.com/Alexanderia-Mike/SAT-based-Multi-SASIMI-LAC-selection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332651798
git clone --depth 1 --no-tags https://github.com/Jason-Du/VSD_final_system_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332652102
git clone --depth 1 --no-tags https://github.com/anabeldilab/Multiplicador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341018437
git clone --depth 1 --no-tags https://github.com/Mohsin23599/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340399794
git clone --depth 1 --no-tags https://github.com/Swire13/32-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339102339
git clone --depth 1 --no-tags https://github.com/ghanimmustafa/16-bit-Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337211524
git clone --depth 1 --no-tags https://github.com/palnikola1996/FSM-Based-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338903129
git clone --depth 1 --no-tags https://github.com/lnestor/ckt_tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339195281
git clone --depth 1 --no-tags https://github.com/gdonados/CompArc_Section1_Group4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339434080
git clone --depth 1 --no-tags https://github.com/SARAMAG/32BITRISC-V_WITH_DATA_HAZARD_U.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339727464
git clone --depth 1 --no-tags https://github.com/KaiYin77/simple-16-bits-CPU-with-16-registers..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339592049
git clone --depth 1 --no-tags https://github.com/TheCoderNamedBridget/ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341241362
git clone --depth 1 --no-tags https://github.com/sunxiuqi-stacked/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341077046
git clone --depth 1 --no-tags https://github.com/ryvn-dev/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332547704
git clone --depth 1 --no-tags https://github.com/justinzhong7789/overdone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338510408
git clone --depth 1 --no-tags https://github.com/motorcyclehead/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337563441
git clone --depth 1 --no-tags https://github.com/virkrupinder/Traffic-Light-Controller-with-Pedestrian-Crossing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341339356
git clone --depth 1 --no-tags https://github.com/GauravGupta7/VERILOG_CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336184302
git clone --depth 1 --no-tags https://github.com/Arun-KS96/vsd_SoC_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336472176
git clone --depth 1 --no-tags https://github.com/CHS-githubbb/sysulab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332338549
git clone --depth 1 --no-tags https://github.com/francislinking/HDLBits_Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336668694
git clone --depth 1 --no-tags https://github.com/furkansahinfs/SingleCycleDatapath-With-Modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336781104
git clone --depth 1 --no-tags https://github.com/cyjjj/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336802391
git clone --depth 1 --no-tags https://github.com/Reconfig-Comp/assign_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337024387
git clone --depth 1 --no-tags https://github.com/subhiksha-maker/subhiksha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340045549
git clone --depth 1 --no-tags https://github.com/AdayPA/CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339231220
git clone --depth 1 --no-tags https://github.com/mr-gaurav/GCD-OF-TWO-8bit-NUMBERS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340980069
git clone --depth 1 --no-tags https://github.com/MohamedEbrahemDmrdash/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332827654
git clone --depth 1 --no-tags https://github.com/mfkiwl/ORCs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333495117
git clone --depth 1 --no-tags https://github.com/Prokuma/TD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334911053
git clone --depth 1 --no-tags https://github.com/pallaviiprabhu/SISO-SIPO-Shift-Registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335020701
git clone --depth 1 --no-tags https://github.com/RichardEGeorge/ULX3S-Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338595787
git clone --depth 1 --no-tags https://github.com/KrishnaSuravarapu/CompArchLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331559995
git clone --depth 1 --no-tags https://github.com/nalithlakshan/system_bus_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331747901
git clone --depth 1 --no-tags https://github.com/cooke99/8-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333160002
git clone --depth 1 --no-tags https://github.com/wuyuz99/COEN-122-Computer-Archetecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333277557
git clone --depth 1 --no-tags https://github.com/x33333xc/Digital-logic-circuit-NJU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331610987
git clone --depth 1 --no-tags https://github.com/rock0071/EE457-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336455690
git clone --depth 1 --no-tags https://github.com/RDxR10/exp-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332277824
git clone --depth 1 --no-tags https://github.com/anster01/MIPS32_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333207258
git clone --depth 1 --no-tags https://github.com/chirag2796/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335010212
git clone --depth 1 --no-tags https://github.com/8BitJosh/RiscV-softcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334427598
git clone --depth 1 --no-tags https://github.com/compiler-team-dot-com/bsv-blinker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334901532
git clone --depth 1 --no-tags https://github.com/HateHanzo/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336475109
git clone --depth 1 --no-tags https://github.com/LazySloth26/RISCV-LeeRamirezUrennaDonato.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332103630
git clone --depth 1 --no-tags https://github.com/duyhieubui/Solving-Maze-by-Reinforcement-Learning-in-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332984925
git clone --depth 1 --no-tags https://github.com/Jessica-1304/Sistemas-Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332979931
git clone --depth 1 --no-tags https://github.com/ChengJunQi/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332980856
git clone --depth 1 --no-tags https://github.com/HamzaMeh/8-bit-Full-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333664857
git clone --depth 1 --no-tags https://github.com/dahiya18/UART-Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341031215
git clone --depth 1 --no-tags https://github.com/clcross/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340554898
git clone --depth 1 --no-tags https://github.com/frnk033/LAB3_ISA_Group27.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340755761
git clone --depth 1 --no-tags https://github.com/jabin27/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338070610
git clone --depth 1 --no-tags https://github.com/ramb182k/Project-digital-diary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339711511
git clone --depth 1 --no-tags https://github.com/jpt13653903/ALCHA-Case-Studies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340855577
git clone --depth 1 --no-tags https://github.com/mdc-suite/mdc-apps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331335001
git clone --depth 1 --no-tags https://github.com/timos700/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331299223
