Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/software/electronica/xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Architecture proc_common_pkg of Entity proc_common_pkg is up to date.
Compiling vhdl file "C:/hlocal/Pr5/pcores/motor_hw_v1_00_a/hdl/vhdl/motorstep.vhd" in Library work.
Architecture behavioral of Entity motorstep is up to date.
Compiling vhdl file "C:/hlocal/Pr5/pcores/motor_hw_v1_00_a/hdl/vhdl/100_k_counter.vhd" in Library work.
Architecture behavioral of Entity one_hundred_k_counter is up to date.
Compiling vhdl file "C:/hlocal/Pr5/pcores/motor_hw_v1_00_a/hdl/vhdl/user_logic.vhd" in Library motor_hw_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <user_logic> in library <motor_hw_v1_00_a> (architecture <IMP>) with generics.
	C_NUM_REG = 2
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <motorstep> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <one_hundred_K_counter> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <user_logic> in library <motor_hw_v1_00_a> (Architecture <IMP>).
	C_NUM_REG = 2
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:2679 - Register <motor_step<3>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<4>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<5>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<6>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<7>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<8>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<9>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<10>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<11>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<12>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<13>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<14>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<15>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<16>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<17>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<18>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<19>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<20>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<21>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<22>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<23>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<24>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<25>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<26>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<27>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<28>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<29>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<30>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <motor_step<31>> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing Entity <motorstep> in library <work> (Architecture <behavioral>).
Entity <motorstep> analyzed. Unit <motorstep> generated.

Analyzing Entity <one_hundred_K_counter> in library <work> (Architecture <behavioral>).
Entity <one_hundred_K_counter> analyzed. Unit <one_hundred_K_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <motorstep>.
    Related source file is "C:/hlocal/Pr5/pcores/motor_hw_v1_00_a/hdl/vhdl/motorstep.vhd".
    Found finite state machine <FSM_0> for signal <current_step>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | stop                      (negative)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <motorstep> synthesized.


Synthesizing Unit <one_hundred_K_counter>.
    Related source file is "C:/hlocal/Pr5/pcores/motor_hw_v1_00_a/hdl/vhdl/100_k_counter.vhd".
    Found 1-bit register for signal <ce>.
    Found 1-bit register for signal <co>.
    Found 27-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <one_hundred_K_counter> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/hlocal/Pr5/pcores/motor_hw_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:1780 - Signal <clk_fast> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <motor_ctl>.
    Found 4-bit subtractor for signal <motor_ctl_4_7$sub0000> created at line 272.
    Found 3-bit register for signal <motor_step<0:2>>.
    Found 32-bit 4-to-1 multiplexer for signal <slv_ip2bus_data>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <user_logic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 37
 1-bit register                                        : 37
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <motor_step_entity/current_step/FSM> on signal <current_step[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 010
 s4    | 011
 s5    | 100
 s6    | 101
 s7    | 110
 s8    | 111
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <user_logic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : user_logic.ngr
Top Level Output File Name         : user_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 81

Cell Usage :
# BELS                             : 183
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 26
#      LUT2                        : 31
#      LUT3                        : 37
#      LUT4                        : 21
#      LUT4_D                      : 2
#      MUXCY                       : 33
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 67
#      FDC                         : 31
#      FDCE                        : 4
#      FDRE                        : 31
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 80
#      IBUF                        : 41
#      OBUF                        : 39
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       65  out of   7680     0%  
 Number of Slice Flip Flops:             40  out of  15360     0%  
 Number of 4 input LUTs:                121  out of  15360     0%  
 Number of IOs:                          81
 Number of bonded IOBs:                  81  out of    173    46%  
    IOB Flip Flops:                      27
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                        | Load  |
-----------------------------------+----------------------------------------------+-------+
Bus2IP_Clk                         | BUFGP                                        | 64    |
divisor_frec/co                    | NONE(motor_step_entity/current_step_FSM_FFd3)| 3     |
-----------------------------------+----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Reset                       | IBUF                   | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.204ns (Maximum Frequency: 161.179MHz)
   Minimum input arrival time before clock: 5.185ns
   Maximum output required time after clock: 7.896ns
   Maximum combinational path delay: 8.659ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 6.204ns (frequency: 161.178MHz)
  Total number of paths / destination ports: 1203 / 39
-------------------------------------------------------------------------
Delay:               6.204ns (Levels of Logic = 28)
  Source:            divisor_frec/count_1 (FF)
  Destination:       divisor_frec/count_26 (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: divisor_frec/count_1 to divisor_frec/count_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  divisor_frec/count_1 (divisor_frec/count_1)
     LUT1:I0->O            1   0.479   0.000  divisor_frec/Mcount_count_cy<1>_rt (divisor_frec/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  divisor_frec/Mcount_count_cy<1> (divisor_frec/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<2> (divisor_frec/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<3> (divisor_frec/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<4> (divisor_frec/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<5> (divisor_frec/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<6> (divisor_frec/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<7> (divisor_frec/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<8> (divisor_frec/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<9> (divisor_frec/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<10> (divisor_frec/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<11> (divisor_frec/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<12> (divisor_frec/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<13> (divisor_frec/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<14> (divisor_frec/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<15> (divisor_frec/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<16> (divisor_frec/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<17> (divisor_frec/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<18> (divisor_frec/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<19> (divisor_frec/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<20> (divisor_frec/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<21> (divisor_frec/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<22> (divisor_frec/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<23> (divisor_frec/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frec/Mcount_count_cy<24> (divisor_frec/Mcount_count_cy<24>)
     MUXCY:CI->O           0   0.056   0.000  divisor_frec/Mcount_count_cy<25> (divisor_frec/Mcount_count_cy<25>)
     XORCY:CI->O           1   0.786   0.851  divisor_frec/Mcount_count_xor<26> (Result<26>)
     LUT2:I1->O            1   0.479   0.000  divisor_frec/Mcount_count_eqn_261 (divisor_frec/Mcount_count_eqn_26)
     FDC:D                     0.176          divisor_frec/count_26
    ----------------------------------------
    Total                      6.204ns (4.313ns logic, 1.891ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisor_frec/co'
  Clock period: 2.882ns (frequency: 346.933MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.882ns (Levels of Logic = 1)
  Source:            motor_step_entity/current_step_FSM_FFd3 (FF)
  Destination:       motor_step_entity/current_step_FSM_FFd3 (FF)
  Source Clock:      divisor_frec/co rising
  Destination Clock: divisor_frec/co rising

  Data Path: motor_step_entity/current_step_FSM_FFd3 to motor_step_entity/current_step_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.626   0.921  motor_step_entity/current_step_FSM_FFd3 (motor_step_entity/current_step_FSM_FFd3)
     INV:I->O              1   0.479   0.681  motor_step_entity/current_step_FSM_FFd3-In1_INV_0 (motor_step_entity/current_step_FSM_FFd3-In)
     FDCE:D                    0.176          motor_step_entity/current_step_FSM_FFd3
    ----------------------------------------
    Total                      2.882ns (1.281ns logic, 1.601ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 180 / 96
-------------------------------------------------------------------------
Offset:              5.185ns (Levels of Logic = 3)
  Source:            Bus2IP_WrCE<0> (PAD)
  Destination:       motor_ctl_4 (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: Bus2IP_WrCE<0> to motor_ctl_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.715   1.267  Bus2IP_WrCE_0_IBUF (Bus2IP_WrCE_0_IBUF)
     LUT2:I0->O            3   0.479   0.941  motor_ctl_4_not000111 (N0)
     LUT4:I1->O            4   0.479   0.779  motor_ctl_4_not00011 (motor_ctl_4_not0001)
     FDRE:CE                   0.524          motor_ctl_4
    ----------------------------------------
    Total                      5.185ns (2.197ns logic, 2.988ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisor_frec/co'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.896ns (Levels of Logic = 2)
  Source:            motor_step_entity/current_step_FSM_FFd2 (FF)
  Destination:       control_motor<3> (PAD)
  Source Clock:      divisor_frec/co rising

  Data Path: motor_step_entity/current_step_FSM_FFd2 to control_motor<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.626   1.201  motor_step_entity/current_step_FSM_FFd2 (motor_step_entity/current_step_FSM_FFd2)
     LUT4:I0->O            1   0.479   0.681  motor_step_entity/motor<2>1 (control_motor_1_OBUF)
     OBUF:I->O                 4.909          control_motor_1_OBUF (control_motor<1>)
    ----------------------------------------
    Total                      7.896ns (6.014ns logic, 1.882ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 39 / 36
-------------------------------------------------------------------------
Offset:              7.842ns (Levels of Logic = 2)
  Source:            motor_ctl_7 (FF)
  Destination:       IP2Bus_Data<7> (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: motor_ctl_7 to IP2Bus_Data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.626   1.148  motor_ctl_7 (motor_ctl_7)
     LUT3:I0->O            1   0.479   0.681  IP2Bus_Data<7>1 (IP2Bus_Data_7_OBUF)
     OBUF:I->O                 4.909          IP2Bus_Data_7_OBUF (IP2Bus_Data<7>)
    ----------------------------------------
    Total                      7.842ns (6.014ns logic, 1.828ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 68 / 34
-------------------------------------------------------------------------
Delay:               8.659ns (Levels of Logic = 3)
  Source:            Bus2IP_RdCE<0> (PAD)
  Destination:       IP2Bus_RdAck (PAD)

  Data Path: Bus2IP_RdCE<0> to IP2Bus_RdAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.715   1.875  Bus2IP_RdCE_0_IBUF (Bus2IP_RdCE_0_IBUF)
     LUT2:I0->O            1   0.479   0.681  slv_read_ack1 (IP2Bus_RdAck_OBUF)
     OBUF:I->O                 4.909          IP2Bus_RdAck_OBUF (IP2Bus_RdAck)
    ----------------------------------------
    Total                      8.659ns (6.103ns logic, 2.556ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.15 secs
 
--> 

Total memory usage is 4531972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   30 (   0 filtered)

