
b10_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003508  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800369c  0800369c  0001369c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036cc  080036cc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080036cc  080036cc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080036cc  080036cc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036cc  080036cc  000136cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080036d0  080036d0  000136d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080036d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  2000000c  080036e0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  080036e0  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008629  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016d8  00000000  00000000  00028665  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006f8  00000000  00000000  00029d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000630  00000000  00000000  0002a438  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f48b  00000000  00000000  0002aa68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007d6c  00000000  00000000  00049ef3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c05d9  00000000  00000000  00051c5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00112238  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ae8  00000000  00000000  001122b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003684 	.word	0x08003684

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003684 	.word	0x08003684

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 fa24 	bl	8000624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f810 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f908 	bl	80003f4 <MX_GPIO_Init>
  MX_DMA_Init();
 80001e4:	f000 f8e8 	bl	80003b8 <MX_DMA_Init>
  MX_ADC1_Init();
 80001e8:	f000 f868 	bl	80002bc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
HAL_ADC_Start_DMA(&hadc1,value_adc,2);
 80001ec:	2202      	movs	r2, #2
 80001ee:	4902      	ldr	r1, [pc, #8]	; (80001f8 <main+0x24>)
 80001f0:	4802      	ldr	r0, [pc, #8]	; (80001fc <main+0x28>)
 80001f2:	f000 fc95 	bl	8000b20 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001f6:	e7fe      	b.n	80001f6 <main+0x22>
 80001f8:	20000078 	.word	0x20000078
 80001fc:	20000028 	.word	0x20000028

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b0a6      	sub	sp, #152	; 0x98
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800020a:	2228      	movs	r2, #40	; 0x28
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f003 fa30 	bl	8003674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000218:	2200      	movs	r2, #0
 800021a:	601a      	str	r2, [r3, #0]
 800021c:	605a      	str	r2, [r3, #4]
 800021e:	609a      	str	r2, [r3, #8]
 8000220:	60da      	str	r2, [r3, #12]
 8000222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000224:	1d3b      	adds	r3, r7, #4
 8000226:	2258      	movs	r2, #88	; 0x58
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f003 fa22 	bl	8003674 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000230:	2302      	movs	r3, #2
 8000232:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000234:	2301      	movs	r3, #1
 8000236:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000238:	2310      	movs	r3, #16
 800023a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800023e:	2302      	movs	r3, #2
 8000240:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000244:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000248:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800024c:	2300      	movs	r3, #0
 800024e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000258:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800025c:	4618      	mov	r0, r3
 800025e:	f001 fecb 	bl	8001ff8 <HAL_RCC_OscConfig>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d001      	beq.n	800026c <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000268:	f000 f8dc 	bl	8000424 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800026c:	230f      	movs	r3, #15
 800026e:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000270:	2300      	movs	r3, #0
 8000272:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000274:	2300      	movs	r3, #0
 8000276:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000280:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000284:	2100      	movs	r1, #0
 8000286:	4618      	mov	r0, r3
 8000288:	f002 fdcc 	bl	8002e24 <HAL_RCC_ClockConfig>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d001      	beq.n	8000296 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000292:	f000 f8c7 	bl	8000424 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000296:	2380      	movs	r3, #128	; 0x80
 8000298:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800029a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800029e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	4618      	mov	r0, r3
 80002a4:	f002 ffa4 	bl	80031f0 <HAL_RCCEx_PeriphCLKConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80002ae:	f000 f8b9 	bl	8000424 <Error_Handler>
  }
}
 80002b2:	bf00      	nop
 80002b4:	3798      	adds	r7, #152	; 0x98
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
	...

080002bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b08a      	sub	sp, #40	; 0x28
 80002c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002c2:	f107 031c 	add.w	r3, r7, #28
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	2200      	movs	r2, #0
 80002d2:	601a      	str	r2, [r3, #0]
 80002d4:	605a      	str	r2, [r3, #4]
 80002d6:	609a      	str	r2, [r3, #8]
 80002d8:	60da      	str	r2, [r3, #12]
 80002da:	611a      	str	r2, [r3, #16]
 80002dc:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80002de:	4b35      	ldr	r3, [pc, #212]	; (80003b4 <MX_ADC1_Init+0xf8>)
 80002e0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80002e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002e6:	4b33      	ldr	r3, [pc, #204]	; (80003b4 <MX_ADC1_Init+0xf8>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002ec:	4b31      	ldr	r3, [pc, #196]	; (80003b4 <MX_ADC1_Init+0xf8>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002f2:	4b30      	ldr	r3, [pc, #192]	; (80003b4 <MX_ADC1_Init+0xf8>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002f8:	4b2e      	ldr	r3, [pc, #184]	; (80003b4 <MX_ADC1_Init+0xf8>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002fe:	4b2d      	ldr	r3, [pc, #180]	; (80003b4 <MX_ADC1_Init+0xf8>)
 8000300:	2200      	movs	r2, #0
 8000302:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000306:	4b2b      	ldr	r3, [pc, #172]	; (80003b4 <MX_ADC1_Init+0xf8>)
 8000308:	2200      	movs	r2, #0
 800030a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800030c:	4b29      	ldr	r3, [pc, #164]	; (80003b4 <MX_ADC1_Init+0xf8>)
 800030e:	2201      	movs	r2, #1
 8000310:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000312:	4b28      	ldr	r3, [pc, #160]	; (80003b4 <MX_ADC1_Init+0xf8>)
 8000314:	2200      	movs	r2, #0
 8000316:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000318:	4b26      	ldr	r3, [pc, #152]	; (80003b4 <MX_ADC1_Init+0xf8>)
 800031a:	2202      	movs	r2, #2
 800031c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800031e:	4b25      	ldr	r3, [pc, #148]	; (80003b4 <MX_ADC1_Init+0xf8>)
 8000320:	2201      	movs	r2, #1
 8000322:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000326:	4b23      	ldr	r3, [pc, #140]	; (80003b4 <MX_ADC1_Init+0xf8>)
 8000328:	2204      	movs	r2, #4
 800032a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800032c:	4b21      	ldr	r3, [pc, #132]	; (80003b4 <MX_ADC1_Init+0xf8>)
 800032e:	2200      	movs	r2, #0
 8000330:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000332:	4b20      	ldr	r3, [pc, #128]	; (80003b4 <MX_ADC1_Init+0xf8>)
 8000334:	2200      	movs	r2, #0
 8000336:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000338:	481e      	ldr	r0, [pc, #120]	; (80003b4 <MX_ADC1_Init+0xf8>)
 800033a:	f000 f9f7 	bl	800072c <HAL_ADC_Init>
 800033e:	4603      	mov	r3, r0
 8000340:	2b00      	cmp	r3, #0
 8000342:	d001      	beq.n	8000348 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000344:	f000 f86e 	bl	8000424 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000348:	2300      	movs	r3, #0
 800034a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800034c:	f107 031c 	add.w	r3, r7, #28
 8000350:	4619      	mov	r1, r3
 8000352:	4818      	ldr	r0, [pc, #96]	; (80003b4 <MX_ADC1_Init+0xf8>)
 8000354:	f000 ffec 	bl	8001330 <HAL_ADCEx_MultiModeConfigChannel>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800035e:	f000 f861 	bl	8000424 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000362:	2301      	movs	r3, #1
 8000364:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000366:	2301      	movs	r3, #1
 8000368:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800036a:	2300      	movs	r3, #0
 800036c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 800036e:	2307      	movs	r3, #7
 8000370:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000372:	2300      	movs	r3, #0
 8000374:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000376:	2300      	movs	r3, #0
 8000378:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	4619      	mov	r1, r3
 800037e:	480d      	ldr	r0, [pc, #52]	; (80003b4 <MX_ADC1_Init+0xf8>)
 8000380:	f000 fcea 	bl	8000d58 <HAL_ADC_ConfigChannel>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800038a:	f000 f84b 	bl	8000424 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800038e:	2302      	movs	r3, #2
 8000390:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000392:	2302      	movs	r3, #2
 8000394:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	4619      	mov	r1, r3
 800039a:	4806      	ldr	r0, [pc, #24]	; (80003b4 <MX_ADC1_Init+0xf8>)
 800039c:	f000 fcdc 	bl	8000d58 <HAL_ADC_ConfigChannel>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80003a6:	f000 f83d 	bl	8000424 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003aa:	bf00      	nop
 80003ac:	3728      	adds	r7, #40	; 0x28
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	20000028 	.word	0x20000028

080003b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003be:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <MX_DMA_Init+0x38>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	4a0b      	ldr	r2, [pc, #44]	; (80003f0 <MX_DMA_Init+0x38>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6153      	str	r3, [r2, #20]
 80003ca:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <MX_DMA_Init+0x38>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	f003 0301 	and.w	r3, r3, #1
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2100      	movs	r1, #0
 80003da:	200b      	movs	r0, #11
 80003dc:	f001 fa99 	bl	8001912 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003e0:	200b      	movs	r0, #11
 80003e2:	f001 fab2 	bl	800194a <HAL_NVIC_EnableIRQ>

}
 80003e6:	bf00      	nop
 80003e8:	3708      	adds	r7, #8
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	40021000 	.word	0x40021000

080003f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fa:	4b09      	ldr	r3, [pc, #36]	; (8000420 <MX_GPIO_Init+0x2c>)
 80003fc:	695b      	ldr	r3, [r3, #20]
 80003fe:	4a08      	ldr	r2, [pc, #32]	; (8000420 <MX_GPIO_Init+0x2c>)
 8000400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000404:	6153      	str	r3, [r2, #20]
 8000406:	4b06      	ldr	r3, [pc, #24]	; (8000420 <MX_GPIO_Init+0x2c>)
 8000408:	695b      	ldr	r3, [r3, #20]
 800040a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800040e:	607b      	str	r3, [r7, #4]
 8000410:	687b      	ldr	r3, [r7, #4]

}
 8000412:	bf00      	nop
 8000414:	370c      	adds	r7, #12
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr
 800041e:	bf00      	nop
 8000420:	40021000 	.word	0x40021000

08000424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000428:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800042a:	e7fe      	b.n	800042a <Error_Handler+0x6>

0800042c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000432:	4b0f      	ldr	r3, [pc, #60]	; (8000470 <HAL_MspInit+0x44>)
 8000434:	699b      	ldr	r3, [r3, #24]
 8000436:	4a0e      	ldr	r2, [pc, #56]	; (8000470 <HAL_MspInit+0x44>)
 8000438:	f043 0301 	orr.w	r3, r3, #1
 800043c:	6193      	str	r3, [r2, #24]
 800043e:	4b0c      	ldr	r3, [pc, #48]	; (8000470 <HAL_MspInit+0x44>)
 8000440:	699b      	ldr	r3, [r3, #24]
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800044a:	4b09      	ldr	r3, [pc, #36]	; (8000470 <HAL_MspInit+0x44>)
 800044c:	69db      	ldr	r3, [r3, #28]
 800044e:	4a08      	ldr	r2, [pc, #32]	; (8000470 <HAL_MspInit+0x44>)
 8000450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000454:	61d3      	str	r3, [r2, #28]
 8000456:	4b06      	ldr	r3, [pc, #24]	; (8000470 <HAL_MspInit+0x44>)
 8000458:	69db      	ldr	r3, [r3, #28]
 800045a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800045e:	603b      	str	r3, [r7, #0]
 8000460:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000462:	bf00      	nop
 8000464:	370c      	adds	r7, #12
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	40021000 	.word	0x40021000

08000474 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b08a      	sub	sp, #40	; 0x28
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047c:	f107 0314 	add.w	r3, r7, #20
 8000480:	2200      	movs	r2, #0
 8000482:	601a      	str	r2, [r3, #0]
 8000484:	605a      	str	r2, [r3, #4]
 8000486:	609a      	str	r2, [r3, #8]
 8000488:	60da      	str	r2, [r3, #12]
 800048a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000494:	d14c      	bne.n	8000530 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000496:	4b28      	ldr	r3, [pc, #160]	; (8000538 <HAL_ADC_MspInit+0xc4>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	4a27      	ldr	r2, [pc, #156]	; (8000538 <HAL_ADC_MspInit+0xc4>)
 800049c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004a0:	6153      	str	r3, [r2, #20]
 80004a2:	4b25      	ldr	r3, [pc, #148]	; (8000538 <HAL_ADC_MspInit+0xc4>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004aa:	613b      	str	r3, [r7, #16]
 80004ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ae:	4b22      	ldr	r3, [pc, #136]	; (8000538 <HAL_ADC_MspInit+0xc4>)
 80004b0:	695b      	ldr	r3, [r3, #20]
 80004b2:	4a21      	ldr	r2, [pc, #132]	; (8000538 <HAL_ADC_MspInit+0xc4>)
 80004b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b8:	6153      	str	r3, [r2, #20]
 80004ba:	4b1f      	ldr	r3, [pc, #124]	; (8000538 <HAL_ADC_MspInit+0xc4>)
 80004bc:	695b      	ldr	r3, [r3, #20]
 80004be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80004c6:	2303      	movs	r3, #3
 80004c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004ca:	2303      	movs	r3, #3
 80004cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ce:	2300      	movs	r3, #0
 80004d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d2:	f107 0314 	add.w	r3, r7, #20
 80004d6:	4619      	mov	r1, r3
 80004d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004dc:	f001 fc02 	bl	8001ce4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80004e0:	4b16      	ldr	r3, [pc, #88]	; (800053c <HAL_ADC_MspInit+0xc8>)
 80004e2:	4a17      	ldr	r2, [pc, #92]	; (8000540 <HAL_ADC_MspInit+0xcc>)
 80004e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80004e6:	4b15      	ldr	r3, [pc, #84]	; (800053c <HAL_ADC_MspInit+0xc8>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80004ec:	4b13      	ldr	r3, [pc, #76]	; (800053c <HAL_ADC_MspInit+0xc8>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80004f2:	4b12      	ldr	r3, [pc, #72]	; (800053c <HAL_ADC_MspInit+0xc8>)
 80004f4:	2280      	movs	r2, #128	; 0x80
 80004f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80004f8:	4b10      	ldr	r3, [pc, #64]	; (800053c <HAL_ADC_MspInit+0xc8>)
 80004fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <HAL_ADC_MspInit+0xc8>)
 8000502:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000506:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000508:	4b0c      	ldr	r3, [pc, #48]	; (800053c <HAL_ADC_MspInit+0xc8>)
 800050a:	2220      	movs	r2, #32
 800050c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800050e:	4b0b      	ldr	r3, [pc, #44]	; (800053c <HAL_ADC_MspInit+0xc8>)
 8000510:	2200      	movs	r2, #0
 8000512:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000514:	4809      	ldr	r0, [pc, #36]	; (800053c <HAL_ADC_MspInit+0xc8>)
 8000516:	f001 fa32 	bl	800197e <HAL_DMA_Init>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000520:	f7ff ff80 	bl	8000424 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	4a05      	ldr	r2, [pc, #20]	; (800053c <HAL_ADC_MspInit+0xc8>)
 8000528:	639a      	str	r2, [r3, #56]	; 0x38
 800052a:	4a04      	ldr	r2, [pc, #16]	; (800053c <HAL_ADC_MspInit+0xc8>)
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000530:	bf00      	nop
 8000532:	3728      	adds	r7, #40	; 0x28
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	40021000 	.word	0x40021000
 800053c:	20000080 	.word	0x20000080
 8000540:	40020008 	.word	0x40020008

08000544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000548:	e7fe      	b.n	8000548 <NMI_Handler+0x4>

0800054a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800054a:	b480      	push	{r7}
 800054c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800054e:	e7fe      	b.n	800054e <HardFault_Handler+0x4>

08000550 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000554:	e7fe      	b.n	8000554 <MemManage_Handler+0x4>

08000556 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000556:	b480      	push	{r7}
 8000558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800055a:	e7fe      	b.n	800055a <BusFault_Handler+0x4>

0800055c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000560:	e7fe      	b.n	8000560 <UsageFault_Handler+0x4>

08000562 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000562:	b480      	push	{r7}
 8000564:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000566:	bf00      	nop
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr

0800057e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000582:	bf00      	nop
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000590:	f000 f88e 	bl	80006b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}

08000598 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800059c:	4802      	ldr	r0, [pc, #8]	; (80005a8 <DMA1_Channel1_IRQHandler+0x10>)
 800059e:	f001 fa94 	bl	8001aca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000080 	.word	0x20000080

080005ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005b0:	4b06      	ldr	r3, [pc, #24]	; (80005cc <SystemInit+0x20>)
 80005b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005b6:	4a05      	ldr	r2, [pc, #20]	; (80005cc <SystemInit+0x20>)
 80005b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	e000ed00 	.word	0xe000ed00

080005d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000608 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005d4:	480d      	ldr	r0, [pc, #52]	; (800060c <LoopForever+0x6>)
  ldr r1, =_edata
 80005d6:	490e      	ldr	r1, [pc, #56]	; (8000610 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005d8:	4a0e      	ldr	r2, [pc, #56]	; (8000614 <LoopForever+0xe>)
  movs r3, #0
 80005da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005dc:	e002      	b.n	80005e4 <LoopCopyDataInit>

080005de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005e2:	3304      	adds	r3, #4

080005e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e8:	d3f9      	bcc.n	80005de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ea:	4a0b      	ldr	r2, [pc, #44]	; (8000618 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005ec:	4c0b      	ldr	r4, [pc, #44]	; (800061c <LoopForever+0x16>)
  movs r3, #0
 80005ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005f0:	e001      	b.n	80005f6 <LoopFillZerobss>

080005f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005f4:	3204      	adds	r2, #4

080005f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f8:	d3fb      	bcc.n	80005f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005fa:	f7ff ffd7 	bl	80005ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005fe:	f003 f815 	bl	800362c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000602:	f7ff fde7 	bl	80001d4 <main>

08000606 <LoopForever>:

LoopForever:
    b LoopForever
 8000606:	e7fe      	b.n	8000606 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000608:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800060c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000610:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000614:	080036d4 	.word	0x080036d4
  ldr r2, =_sbss
 8000618:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800061c:	200000c8 	.word	0x200000c8

08000620 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000620:	e7fe      	b.n	8000620 <ADC1_2_IRQHandler>
	...

08000624 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000628:	4b08      	ldr	r3, [pc, #32]	; (800064c <HAL_Init+0x28>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a07      	ldr	r2, [pc, #28]	; (800064c <HAL_Init+0x28>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000634:	2003      	movs	r0, #3
 8000636:	f001 f961 	bl	80018fc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800063a:	2000      	movs	r0, #0
 800063c:	f000 f808 	bl	8000650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000640:	f7ff fef4 	bl	800042c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000644:	2300      	movs	r3, #0
}
 8000646:	4618      	mov	r0, r3
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	40022000 	.word	0x40022000

08000650 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <HAL_InitTick+0x54>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	4b12      	ldr	r3, [pc, #72]	; (80006a8 <HAL_InitTick+0x58>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	4619      	mov	r1, r3
 8000662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000666:	fbb3 f3f1 	udiv	r3, r3, r1
 800066a:	fbb2 f3f3 	udiv	r3, r2, r3
 800066e:	4618      	mov	r0, r3
 8000670:	f001 f979 	bl	8001966 <HAL_SYSTICK_Config>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800067a:	2301      	movs	r3, #1
 800067c:	e00e      	b.n	800069c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2b0f      	cmp	r3, #15
 8000682:	d80a      	bhi.n	800069a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000684:	2200      	movs	r2, #0
 8000686:	6879      	ldr	r1, [r7, #4]
 8000688:	f04f 30ff 	mov.w	r0, #4294967295
 800068c:	f001 f941 	bl	8001912 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000690:	4a06      	ldr	r2, [pc, #24]	; (80006ac <HAL_InitTick+0x5c>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000696:	2300      	movs	r3, #0
 8000698:	e000      	b.n	800069c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800069a:	2301      	movs	r3, #1
}
 800069c:	4618      	mov	r0, r3
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000008 	.word	0x20000008
 80006ac:	20000004 	.word	0x20000004

080006b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006b4:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <HAL_IncTick+0x20>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	461a      	mov	r2, r3
 80006ba:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <HAL_IncTick+0x24>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4413      	add	r3, r2
 80006c0:	4a04      	ldr	r2, [pc, #16]	; (80006d4 <HAL_IncTick+0x24>)
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	20000008 	.word	0x20000008
 80006d4:	200000c4 	.word	0x200000c4

080006d8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  return uwTick;  
 80006dc:	4b03      	ldr	r3, [pc, #12]	; (80006ec <HAL_GetTick+0x14>)
 80006de:	681b      	ldr	r3, [r3, #0]
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	200000c4 	.word	0x200000c4

080006f0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800070c:	bf00      	nop
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr

08000718 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr

0800072c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b09a      	sub	sp, #104	; 0x68
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000734:	2300      	movs	r3, #0
 8000736:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800073a:	2300      	movs	r3, #0
 800073c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800073e:	2300      	movs	r3, #0
 8000740:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d101      	bne.n	800074c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000748:	2301      	movs	r3, #1
 800074a:	e1e3      	b.n	8000b14 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	691b      	ldr	r3, [r3, #16]
 8000750:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000756:	f003 0310 	and.w	r3, r3, #16
 800075a:	2b00      	cmp	r3, #0
 800075c:	d176      	bne.n	800084c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000762:	2b00      	cmp	r3, #0
 8000764:	d152      	bne.n	800080c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2200      	movs	r2, #0
 800076a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2200      	movs	r2, #0
 8000770:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2200      	movs	r2, #0
 8000776:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2200      	movs	r2, #0
 800077c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f7ff fe77 	bl	8000474 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	689b      	ldr	r3, [r3, #8]
 800078c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000790:	2b00      	cmp	r3, #0
 8000792:	d13b      	bne.n	800080c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f000 ff81 	bl	800169c <ADC_Disable>
 800079a:	4603      	mov	r3, r0
 800079c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a4:	f003 0310 	and.w	r3, r3, #16
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d12f      	bne.n	800080c <HAL_ADC_Init+0xe0>
 80007ac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d12b      	bne.n	800080c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80007bc:	f023 0302 	bic.w	r3, r3, #2
 80007c0:	f043 0202 	orr.w	r2, r3, #2
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	689a      	ldr	r2, [r3, #8]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80007d6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	689a      	ldr	r2, [r3, #8]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80007e6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80007e8:	4b92      	ldr	r3, [pc, #584]	; (8000a34 <HAL_ADC_Init+0x308>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a92      	ldr	r2, [pc, #584]	; (8000a38 <HAL_ADC_Init+0x30c>)
 80007ee:	fba2 2303 	umull	r2, r3, r2, r3
 80007f2:	0c9a      	lsrs	r2, r3, #18
 80007f4:	4613      	mov	r3, r2
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	4413      	add	r3, r2
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80007fe:	e002      	b.n	8000806 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	3b01      	subs	r3, #1
 8000804:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d1f9      	bne.n	8000800 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000816:	2b00      	cmp	r3, #0
 8000818:	d007      	beq.n	800082a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000824:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000828:	d110      	bne.n	800084c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082e:	f023 0312 	bic.w	r3, r3, #18
 8000832:	f043 0210 	orr.w	r2, r3, #16
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800083e:	f043 0201 	orr.w	r2, r3, #1
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000846:	2301      	movs	r3, #1
 8000848:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000850:	f003 0310 	and.w	r3, r3, #16
 8000854:	2b00      	cmp	r3, #0
 8000856:	f040 8150 	bne.w	8000afa <HAL_ADC_Init+0x3ce>
 800085a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800085e:	2b00      	cmp	r3, #0
 8000860:	f040 814b 	bne.w	8000afa <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	689b      	ldr	r3, [r3, #8]
 800086a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800086e:	2b00      	cmp	r3, #0
 8000870:	f040 8143 	bne.w	8000afa <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000878:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800087c:	f043 0202 	orr.w	r2, r3, #2
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800088c:	d004      	beq.n	8000898 <HAL_ADC_Init+0x16c>
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a6a      	ldr	r2, [pc, #424]	; (8000a3c <HAL_ADC_Init+0x310>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d101      	bne.n	800089c <HAL_ADC_Init+0x170>
 8000898:	4b69      	ldr	r3, [pc, #420]	; (8000a40 <HAL_ADC_Init+0x314>)
 800089a:	e000      	b.n	800089e <HAL_ADC_Init+0x172>
 800089c:	4b69      	ldr	r3, [pc, #420]	; (8000a44 <HAL_ADC_Init+0x318>)
 800089e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80008a8:	d102      	bne.n	80008b0 <HAL_ADC_Init+0x184>
 80008aa:	4b64      	ldr	r3, [pc, #400]	; (8000a3c <HAL_ADC_Init+0x310>)
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	e01a      	b.n	80008e6 <HAL_ADC_Init+0x1ba>
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a61      	ldr	r2, [pc, #388]	; (8000a3c <HAL_ADC_Init+0x310>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d103      	bne.n	80008c2 <HAL_ADC_Init+0x196>
 80008ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	e011      	b.n	80008e6 <HAL_ADC_Init+0x1ba>
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a60      	ldr	r2, [pc, #384]	; (8000a48 <HAL_ADC_Init+0x31c>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d102      	bne.n	80008d2 <HAL_ADC_Init+0x1a6>
 80008cc:	4b5f      	ldr	r3, [pc, #380]	; (8000a4c <HAL_ADC_Init+0x320>)
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	e009      	b.n	80008e6 <HAL_ADC_Init+0x1ba>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4a5d      	ldr	r2, [pc, #372]	; (8000a4c <HAL_ADC_Init+0x320>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d102      	bne.n	80008e2 <HAL_ADC_Init+0x1b6>
 80008dc:	4b5a      	ldr	r3, [pc, #360]	; (8000a48 <HAL_ADC_Init+0x31c>)
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	e001      	b.n	80008e6 <HAL_ADC_Init+0x1ba>
 80008e2:	2300      	movs	r3, #0
 80008e4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	f003 0303 	and.w	r3, r3, #3
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d108      	bne.n	8000906 <HAL_ADC_Init+0x1da>
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d101      	bne.n	8000906 <HAL_ADC_Init+0x1da>
 8000902:	2301      	movs	r3, #1
 8000904:	e000      	b.n	8000908 <HAL_ADC_Init+0x1dc>
 8000906:	2300      	movs	r3, #0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d11c      	bne.n	8000946 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800090c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800090e:	2b00      	cmp	r3, #0
 8000910:	d010      	beq.n	8000934 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	f003 0303 	and.w	r3, r3, #3
 800091a:	2b01      	cmp	r3, #1
 800091c:	d107      	bne.n	800092e <HAL_ADC_Init+0x202>
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	2b01      	cmp	r3, #1
 8000928:	d101      	bne.n	800092e <HAL_ADC_Init+0x202>
 800092a:	2301      	movs	r3, #1
 800092c:	e000      	b.n	8000930 <HAL_ADC_Init+0x204>
 800092e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000930:	2b00      	cmp	r3, #0
 8000932:	d108      	bne.n	8000946 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000934:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000936:	689b      	ldr	r3, [r3, #8]
 8000938:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	431a      	orrs	r2, r3
 8000942:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000944:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	7e5b      	ldrb	r3, [r3, #25]
 800094a:	035b      	lsls	r3, r3, #13
 800094c:	687a      	ldr	r2, [r7, #4]
 800094e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000950:	2a01      	cmp	r2, #1
 8000952:	d002      	beq.n	800095a <HAL_ADC_Init+0x22e>
 8000954:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000958:	e000      	b.n	800095c <HAL_ADC_Init+0x230>
 800095a:	2200      	movs	r2, #0
 800095c:	431a      	orrs	r2, r3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	68db      	ldr	r3, [r3, #12]
 8000962:	431a      	orrs	r2, r3
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	689b      	ldr	r3, [r3, #8]
 8000968:	4313      	orrs	r3, r2
 800096a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800096c:	4313      	orrs	r3, r2
 800096e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d11b      	bne.n	80009b2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	7e5b      	ldrb	r3, [r3, #25]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d109      	bne.n	8000996 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000986:	3b01      	subs	r3, #1
 8000988:	045a      	lsls	r2, r3, #17
 800098a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800098c:	4313      	orrs	r3, r2
 800098e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000992:	663b      	str	r3, [r7, #96]	; 0x60
 8000994:	e00d      	b.n	80009b2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800099a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800099e:	f043 0220 	orr.w	r2, r3, #32
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009aa:	f043 0201 	orr.w	r2, r3, #1
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d054      	beq.n	8000a64 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a22      	ldr	r2, [pc, #136]	; (8000a48 <HAL_ADC_Init+0x31c>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d004      	beq.n	80009ce <HAL_ADC_Init+0x2a2>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a20      	ldr	r2, [pc, #128]	; (8000a4c <HAL_ADC_Init+0x320>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d140      	bne.n	8000a50 <HAL_ADC_Init+0x324>
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009d2:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80009d6:	d02a      	beq.n	8000a2e <HAL_ADC_Init+0x302>
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80009e0:	d022      	beq.n	8000a28 <HAL_ADC_Init+0x2fc>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009e6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80009ea:	d01a      	beq.n	8000a22 <HAL_ADC_Init+0x2f6>
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009f0:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80009f4:	d012      	beq.n	8000a1c <HAL_ADC_Init+0x2f0>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009fa:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80009fe:	d00a      	beq.n	8000a16 <HAL_ADC_Init+0x2ea>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a04:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8000a08:	d002      	beq.n	8000a10 <HAL_ADC_Init+0x2e4>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a0e:	e023      	b.n	8000a58 <HAL_ADC_Init+0x32c>
 8000a10:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000a14:	e020      	b.n	8000a58 <HAL_ADC_Init+0x32c>
 8000a16:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000a1a:	e01d      	b.n	8000a58 <HAL_ADC_Init+0x32c>
 8000a1c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000a20:	e01a      	b.n	8000a58 <HAL_ADC_Init+0x32c>
 8000a22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a26:	e017      	b.n	8000a58 <HAL_ADC_Init+0x32c>
 8000a28:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000a2c:	e014      	b.n	8000a58 <HAL_ADC_Init+0x32c>
 8000a2e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000a32:	e011      	b.n	8000a58 <HAL_ADC_Init+0x32c>
 8000a34:	20000000 	.word	0x20000000
 8000a38:	431bde83 	.word	0x431bde83
 8000a3c:	50000100 	.word	0x50000100
 8000a40:	50000300 	.word	0x50000300
 8000a44:	50000700 	.word	0x50000700
 8000a48:	50000400 	.word	0x50000400
 8000a4c:	50000500 	.word	0x50000500
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000a60:	4313      	orrs	r3, r2
 8000a62:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	f003 030c 	and.w	r3, r3, #12
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d114      	bne.n	8000a9c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	68db      	ldr	r3, [r3, #12]
 8000a78:	687a      	ldr	r2, [r7, #4]
 8000a7a:	6812      	ldr	r2, [r2, #0]
 8000a7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000a80:	f023 0302 	bic.w	r3, r3, #2
 8000a84:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	7e1b      	ldrb	r3, [r3, #24]
 8000a8a:	039a      	lsls	r2, r3, #14
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	4313      	orrs	r3, r2
 8000a96:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	68da      	ldr	r2, [r3, #12]
 8000aa2:	4b1e      	ldr	r3, [pc, #120]	; (8000b1c <HAL_ADC_Init+0x3f0>)
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	6812      	ldr	r2, [r2, #0]
 8000aaa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000aac:	430b      	orrs	r3, r1
 8000aae:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	691b      	ldr	r3, [r3, #16]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d10c      	bne.n	8000ad2 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	f023 010f 	bic.w	r1, r3, #15
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	69db      	ldr	r3, [r3, #28]
 8000ac6:	1e5a      	subs	r2, r3, #1
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	430a      	orrs	r2, r1
 8000ace:	631a      	str	r2, [r3, #48]	; 0x30
 8000ad0:	e007      	b.n	8000ae2 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f022 020f 	bic.w	r2, r2, #15
 8000ae0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aec:	f023 0303 	bic.w	r3, r3, #3
 8000af0:	f043 0201 	orr.w	r2, r3, #1
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	641a      	str	r2, [r3, #64]	; 0x40
 8000af8:	e00a      	b.n	8000b10 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	f023 0312 	bic.w	r3, r3, #18
 8000b02:	f043 0210 	orr.w	r2, r3, #16
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000b10:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3768      	adds	r7, #104	; 0x68
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	fff0c007 	.word	0xfff0c007

08000b20 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60f8      	str	r0, [r7, #12]
 8000b28:	60b9      	str	r1, [r7, #8]
 8000b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	f003 0304 	and.w	r3, r3, #4
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	f040 80f7 	bne.w	8000d2e <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d101      	bne.n	8000b4e <HAL_ADC_Start_DMA+0x2e>
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	e0f2      	b.n	8000d34 <HAL_ADC_Start_DMA+0x214>
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	2201      	movs	r2, #1
 8000b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b5e:	d004      	beq.n	8000b6a <HAL_ADC_Start_DMA+0x4a>
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a75      	ldr	r2, [pc, #468]	; (8000d3c <HAL_ADC_Start_DMA+0x21c>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d109      	bne.n	8000b7e <HAL_ADC_Start_DMA+0x5e>
 8000b6a:	4b75      	ldr	r3, [pc, #468]	; (8000d40 <HAL_ADC_Start_DMA+0x220>)
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	f003 031f 	and.w	r3, r3, #31
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	bf0c      	ite	eq
 8000b76:	2301      	moveq	r3, #1
 8000b78:	2300      	movne	r3, #0
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	e008      	b.n	8000b90 <HAL_ADC_Start_DMA+0x70>
 8000b7e:	4b71      	ldr	r3, [pc, #452]	; (8000d44 <HAL_ADC_Start_DMA+0x224>)
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	f003 031f 	and.w	r3, r3, #31
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	bf0c      	ite	eq
 8000b8a:	2301      	moveq	r3, #1
 8000b8c:	2300      	movne	r3, #0
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	f000 80c5 	beq.w	8000d20 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8000b96:	68f8      	ldr	r0, [r7, #12]
 8000b98:	f000 fd22 	bl	80015e0 <ADC_Enable>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8000ba0:	7dfb      	ldrb	r3, [r7, #23]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	f040 80b7 	bne.w	8000d16 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000bb0:	f023 0301 	bic.w	r3, r3, #1
 8000bb4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000bc4:	d004      	beq.n	8000bd0 <HAL_ADC_Start_DMA+0xb0>
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a5c      	ldr	r2, [pc, #368]	; (8000d3c <HAL_ADC_Start_DMA+0x21c>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d106      	bne.n	8000bde <HAL_ADC_Start_DMA+0xbe>
 8000bd0:	4b5b      	ldr	r3, [pc, #364]	; (8000d40 <HAL_ADC_Start_DMA+0x220>)
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	f003 031f 	and.w	r3, r3, #31
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d010      	beq.n	8000bfe <HAL_ADC_Start_DMA+0xde>
 8000bdc:	e005      	b.n	8000bea <HAL_ADC_Start_DMA+0xca>
 8000bde:	4b59      	ldr	r3, [pc, #356]	; (8000d44 <HAL_ADC_Start_DMA+0x224>)
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	f003 031f 	and.w	r3, r3, #31
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d009      	beq.n	8000bfe <HAL_ADC_Start_DMA+0xde>
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000bf2:	d004      	beq.n	8000bfe <HAL_ADC_Start_DMA+0xde>
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a53      	ldr	r2, [pc, #332]	; (8000d48 <HAL_ADC_Start_DMA+0x228>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d115      	bne.n	8000c2a <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d036      	beq.n	8000c86 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c20:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000c28:	e02d      	b.n	8000c86 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c3e:	d004      	beq.n	8000c4a <HAL_ADC_Start_DMA+0x12a>
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a3d      	ldr	r2, [pc, #244]	; (8000d3c <HAL_ADC_Start_DMA+0x21c>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d10a      	bne.n	8000c60 <HAL_ADC_Start_DMA+0x140>
 8000c4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	bf14      	ite	ne
 8000c58:	2301      	movne	r3, #1
 8000c5a:	2300      	moveq	r3, #0
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	e008      	b.n	8000c72 <HAL_ADC_Start_DMA+0x152>
 8000c60:	4b39      	ldr	r3, [pc, #228]	; (8000d48 <HAL_ADC_Start_DMA+0x228>)
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	bf14      	ite	ne
 8000c6c:	2301      	movne	r3, #1
 8000c6e:	2300      	moveq	r3, #0
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d007      	beq.n	8000c86 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c7e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c92:	d106      	bne.n	8000ca2 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c98:	f023 0206 	bic.w	r2, r3, #6
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	645a      	str	r2, [r3, #68]	; 0x44
 8000ca0:	e002      	b.n	8000ca8 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	2200      	movs	r2, #0
 8000cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cb4:	4a25      	ldr	r2, [pc, #148]	; (8000d4c <HAL_ADC_Start_DMA+0x22c>)
 8000cb6:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cbc:	4a24      	ldr	r2, [pc, #144]	; (8000d50 <HAL_ADC_Start_DMA+0x230>)
 8000cbe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cc4:	4a23      	ldr	r2, [pc, #140]	; (8000d54 <HAL_ADC_Start_DMA+0x234>)
 8000cc6:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	221c      	movs	r2, #28
 8000cce:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	685a      	ldr	r2, [r3, #4]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f042 0210 	orr.w	r2, r2, #16
 8000cde:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	68da      	ldr	r2, [r3, #12]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f042 0201 	orr.w	r2, r2, #1
 8000cee:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	3340      	adds	r3, #64	; 0x40
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	68ba      	ldr	r2, [r7, #8]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f000 fe84 	bl	8001a0c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	689a      	ldr	r2, [r3, #8]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f042 0204 	orr.w	r2, r2, #4
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	e00d      	b.n	8000d32 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000d1e:	e008      	b.n	8000d32 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2200      	movs	r2, #0
 8000d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000d2c:	e001      	b.n	8000d32 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	50000100 	.word	0x50000100
 8000d40:	50000300 	.word	0x50000300
 8000d44:	50000700 	.word	0x50000700
 8000d48:	50000400 	.word	0x50000400
 8000d4c:	08001515 	.word	0x08001515
 8000d50:	0800158f 	.word	0x0800158f
 8000d54:	080015ab 	.word	0x080015ab

08000d58 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b09b      	sub	sp, #108	; 0x6c
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d62:	2300      	movs	r3, #0
 8000d64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d101      	bne.n	8000d7a <HAL_ADC_ConfigChannel+0x22>
 8000d76:	2302      	movs	r3, #2
 8000d78:	e2cb      	b.n	8001312 <HAL_ADC_ConfigChannel+0x5ba>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	f003 0304 	and.w	r3, r3, #4
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	f040 82af 	bne.w	80012f0 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	2b04      	cmp	r3, #4
 8000d98:	d81c      	bhi.n	8000dd4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685a      	ldr	r2, [r3, #4]
 8000da4:	4613      	mov	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4413      	add	r3, r2
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	461a      	mov	r2, r3
 8000dae:	231f      	movs	r3, #31
 8000db0:	4093      	lsls	r3, r2
 8000db2:	43db      	mvns	r3, r3
 8000db4:	4019      	ands	r1, r3
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	6818      	ldr	r0, [r3, #0]
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	4413      	add	r3, r2
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	fa00 f203 	lsl.w	r2, r0, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	631a      	str	r2, [r3, #48]	; 0x30
 8000dd2:	e063      	b.n	8000e9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	2b09      	cmp	r3, #9
 8000dda:	d81e      	bhi.n	8000e1a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	4613      	mov	r3, r2
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	4413      	add	r3, r2
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	3b1e      	subs	r3, #30
 8000df0:	221f      	movs	r2, #31
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	4019      	ands	r1, r3
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	6818      	ldr	r0, [r3, #0]
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685a      	ldr	r2, [r3, #4]
 8000e02:	4613      	mov	r3, r2
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	4413      	add	r3, r2
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	3b1e      	subs	r3, #30
 8000e0c:	fa00 f203 	lsl.w	r2, r0, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	430a      	orrs	r2, r1
 8000e16:	635a      	str	r2, [r3, #52]	; 0x34
 8000e18:	e040      	b.n	8000e9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	2b0e      	cmp	r3, #14
 8000e20:	d81e      	bhi.n	8000e60 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685a      	ldr	r2, [r3, #4]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	4413      	add	r3, r2
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	3b3c      	subs	r3, #60	; 0x3c
 8000e36:	221f      	movs	r2, #31
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	43db      	mvns	r3, r3
 8000e3e:	4019      	ands	r1, r3
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	6818      	ldr	r0, [r3, #0]
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685a      	ldr	r2, [r3, #4]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	4413      	add	r3, r2
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	3b3c      	subs	r3, #60	; 0x3c
 8000e52:	fa00 f203 	lsl.w	r2, r0, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	639a      	str	r2, [r3, #56]	; 0x38
 8000e5e:	e01d      	b.n	8000e9c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685a      	ldr	r2, [r3, #4]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	4413      	add	r3, r2
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	3b5a      	subs	r3, #90	; 0x5a
 8000e74:	221f      	movs	r2, #31
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	4019      	ands	r1, r3
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	6818      	ldr	r0, [r3, #0]
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685a      	ldr	r2, [r3, #4]
 8000e86:	4613      	mov	r3, r2
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	4413      	add	r3, r2
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	3b5a      	subs	r3, #90	; 0x5a
 8000e90:	fa00 f203 	lsl.w	r2, r0, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	f003 030c 	and.w	r3, r3, #12
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f040 80e5 	bne.w	8001076 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b09      	cmp	r3, #9
 8000eb2:	d91c      	bls.n	8000eee <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	6999      	ldr	r1, [r3, #24]
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	4413      	add	r3, r2
 8000ec4:	3b1e      	subs	r3, #30
 8000ec6:	2207      	movs	r2, #7
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	43db      	mvns	r3, r3
 8000ece:	4019      	ands	r1, r3
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	6898      	ldr	r0, [r3, #8]
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	4413      	add	r3, r2
 8000ede:	3b1e      	subs	r3, #30
 8000ee0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	619a      	str	r2, [r3, #24]
 8000eec:	e019      	b.n	8000f22 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	6959      	ldr	r1, [r3, #20]
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	4413      	add	r3, r2
 8000efe:	2207      	movs	r2, #7
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	4019      	ands	r1, r3
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	6898      	ldr	r0, [r3, #8]
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4613      	mov	r3, r2
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	4413      	add	r3, r2
 8000f16:	fa00 f203 	lsl.w	r2, r0, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	430a      	orrs	r2, r1
 8000f20:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	695a      	ldr	r2, [r3, #20]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	08db      	lsrs	r3, r3, #3
 8000f2e:	f003 0303 	and.w	r3, r3, #3
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	691b      	ldr	r3, [r3, #16]
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	2b03      	cmp	r3, #3
 8000f42:	d84f      	bhi.n	8000fe4 <HAL_ADC_ConfigChannel+0x28c>
 8000f44:	a201      	add	r2, pc, #4	; (adr r2, 8000f4c <HAL_ADC_ConfigChannel+0x1f4>)
 8000f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4a:	bf00      	nop
 8000f4c:	08000f5d 	.word	0x08000f5d
 8000f50:	08000f7f 	.word	0x08000f7f
 8000f54:	08000fa1 	.word	0x08000fa1
 8000f58:	08000fc3 	.word	0x08000fc3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f62:	4b9f      	ldr	r3, [pc, #636]	; (80011e0 <HAL_ADC_ConfigChannel+0x488>)
 8000f64:	4013      	ands	r3, r2
 8000f66:	683a      	ldr	r2, [r7, #0]
 8000f68:	6812      	ldr	r2, [r2, #0]
 8000f6a:	0691      	lsls	r1, r2, #26
 8000f6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	431a      	orrs	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000f7a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000f7c:	e07e      	b.n	800107c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000f84:	4b96      	ldr	r3, [pc, #600]	; (80011e0 <HAL_ADC_ConfigChannel+0x488>)
 8000f86:	4013      	ands	r3, r2
 8000f88:	683a      	ldr	r2, [r7, #0]
 8000f8a:	6812      	ldr	r2, [r2, #0]
 8000f8c:	0691      	lsls	r1, r2, #26
 8000f8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000f90:	430a      	orrs	r2, r1
 8000f92:	431a      	orrs	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000f9c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000f9e:	e06d      	b.n	800107c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000fa6:	4b8e      	ldr	r3, [pc, #568]	; (80011e0 <HAL_ADC_ConfigChannel+0x488>)
 8000fa8:	4013      	ands	r3, r2
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	6812      	ldr	r2, [r2, #0]
 8000fae:	0691      	lsls	r1, r2, #26
 8000fb0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	431a      	orrs	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000fbe:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000fc0:	e05c      	b.n	800107c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8000fc8:	4b85      	ldr	r3, [pc, #532]	; (80011e0 <HAL_ADC_ConfigChannel+0x488>)
 8000fca:	4013      	ands	r3, r2
 8000fcc:	683a      	ldr	r2, [r7, #0]
 8000fce:	6812      	ldr	r2, [r2, #0]
 8000fd0:	0691      	lsls	r1, r2, #26
 8000fd2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000fe0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000fe2:	e04b      	b.n	800107c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	069b      	lsls	r3, r3, #26
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d107      	bne.n	8001008 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001006:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800100e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	069b      	lsls	r3, r3, #26
 8001018:	429a      	cmp	r2, r3
 800101a:	d107      	bne.n	800102c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800102a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001032:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	069b      	lsls	r3, r3, #26
 800103c:	429a      	cmp	r2, r3
 800103e:	d107      	bne.n	8001050 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800104e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001056:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	069b      	lsls	r3, r3, #26
 8001060:	429a      	cmp	r2, r3
 8001062:	d10a      	bne.n	800107a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001072:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001074:	e001      	b.n	800107a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001076:	bf00      	nop
 8001078:	e000      	b.n	800107c <HAL_ADC_ConfigChannel+0x324>
      break;
 800107a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	f003 0303 	and.w	r3, r3, #3
 8001086:	2b01      	cmp	r3, #1
 8001088:	d108      	bne.n	800109c <HAL_ADC_ConfigChannel+0x344>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0301 	and.w	r3, r3, #1
 8001094:	2b01      	cmp	r3, #1
 8001096:	d101      	bne.n	800109c <HAL_ADC_ConfigChannel+0x344>
 8001098:	2301      	movs	r3, #1
 800109a:	e000      	b.n	800109e <HAL_ADC_ConfigChannel+0x346>
 800109c:	2300      	movs	r3, #0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f040 8131 	bne.w	8001306 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d00f      	beq.n	80010cc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2201      	movs	r2, #1
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43da      	mvns	r2, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	400a      	ands	r2, r1
 80010c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80010ca:	e049      	b.n	8001160 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2201      	movs	r2, #1
 80010da:	409a      	lsls	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	430a      	orrs	r2, r1
 80010e2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2b09      	cmp	r3, #9
 80010ec:	d91c      	bls.n	8001128 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	6999      	ldr	r1, [r3, #24]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4613      	mov	r3, r2
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	4413      	add	r3, r2
 80010fe:	3b1b      	subs	r3, #27
 8001100:	2207      	movs	r2, #7
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	4019      	ands	r1, r3
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	6898      	ldr	r0, [r3, #8]
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	4613      	mov	r3, r2
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	4413      	add	r3, r2
 8001118:	3b1b      	subs	r3, #27
 800111a:	fa00 f203 	lsl.w	r2, r0, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	430a      	orrs	r2, r1
 8001124:	619a      	str	r2, [r3, #24]
 8001126:	e01b      	b.n	8001160 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	6959      	ldr	r1, [r3, #20]
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	1c5a      	adds	r2, r3, #1
 8001134:	4613      	mov	r3, r2
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	4413      	add	r3, r2
 800113a:	2207      	movs	r2, #7
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	4019      	ands	r1, r3
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	6898      	ldr	r0, [r3, #8]
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	1c5a      	adds	r2, r3, #1
 800114e:	4613      	mov	r3, r2
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	4413      	add	r3, r2
 8001154:	fa00 f203 	lsl.w	r2, r0, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	430a      	orrs	r2, r1
 800115e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001168:	d004      	beq.n	8001174 <HAL_ADC_ConfigChannel+0x41c>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a1d      	ldr	r2, [pc, #116]	; (80011e4 <HAL_ADC_ConfigChannel+0x48c>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d101      	bne.n	8001178 <HAL_ADC_ConfigChannel+0x420>
 8001174:	4b1c      	ldr	r3, [pc, #112]	; (80011e8 <HAL_ADC_ConfigChannel+0x490>)
 8001176:	e000      	b.n	800117a <HAL_ADC_ConfigChannel+0x422>
 8001178:	4b1c      	ldr	r3, [pc, #112]	; (80011ec <HAL_ADC_ConfigChannel+0x494>)
 800117a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2b10      	cmp	r3, #16
 8001182:	d105      	bne.n	8001190 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001184:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800118c:	2b00      	cmp	r3, #0
 800118e:	d015      	beq.n	80011bc <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001194:	2b11      	cmp	r3, #17
 8001196:	d105      	bne.n	80011a4 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001198:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d00b      	beq.n	80011bc <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80011a8:	2b12      	cmp	r3, #18
 80011aa:	f040 80ac 	bne.w	8001306 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80011ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	f040 80a5 	bne.w	8001306 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011c4:	d102      	bne.n	80011cc <HAL_ADC_ConfigChannel+0x474>
 80011c6:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <HAL_ADC_ConfigChannel+0x48c>)
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	e023      	b.n	8001214 <HAL_ADC_ConfigChannel+0x4bc>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a04      	ldr	r2, [pc, #16]	; (80011e4 <HAL_ADC_ConfigChannel+0x48c>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d10c      	bne.n	80011f0 <HAL_ADC_ConfigChannel+0x498>
 80011d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	e01a      	b.n	8001214 <HAL_ADC_ConfigChannel+0x4bc>
 80011de:	bf00      	nop
 80011e0:	83fff000 	.word	0x83fff000
 80011e4:	50000100 	.word	0x50000100
 80011e8:	50000300 	.word	0x50000300
 80011ec:	50000700 	.word	0x50000700
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a4a      	ldr	r2, [pc, #296]	; (8001320 <HAL_ADC_ConfigChannel+0x5c8>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d102      	bne.n	8001200 <HAL_ADC_ConfigChannel+0x4a8>
 80011fa:	4b4a      	ldr	r3, [pc, #296]	; (8001324 <HAL_ADC_ConfigChannel+0x5cc>)
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	e009      	b.n	8001214 <HAL_ADC_ConfigChannel+0x4bc>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a47      	ldr	r2, [pc, #284]	; (8001324 <HAL_ADC_ConfigChannel+0x5cc>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d102      	bne.n	8001210 <HAL_ADC_ConfigChannel+0x4b8>
 800120a:	4b45      	ldr	r3, [pc, #276]	; (8001320 <HAL_ADC_ConfigChannel+0x5c8>)
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	e001      	b.n	8001214 <HAL_ADC_ConfigChannel+0x4bc>
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f003 0303 	and.w	r3, r3, #3
 800121e:	2b01      	cmp	r3, #1
 8001220:	d108      	bne.n	8001234 <HAL_ADC_ConfigChannel+0x4dc>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	2b01      	cmp	r3, #1
 800122e:	d101      	bne.n	8001234 <HAL_ADC_ConfigChannel+0x4dc>
 8001230:	2301      	movs	r3, #1
 8001232:	e000      	b.n	8001236 <HAL_ADC_ConfigChannel+0x4de>
 8001234:	2300      	movs	r3, #0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d150      	bne.n	80012dc <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800123a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800123c:	2b00      	cmp	r3, #0
 800123e:	d010      	beq.n	8001262 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	f003 0303 	and.w	r3, r3, #3
 8001248:	2b01      	cmp	r3, #1
 800124a:	d107      	bne.n	800125c <HAL_ADC_ConfigChannel+0x504>
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0301 	and.w	r3, r3, #1
 8001254:	2b01      	cmp	r3, #1
 8001256:	d101      	bne.n	800125c <HAL_ADC_ConfigChannel+0x504>
 8001258:	2301      	movs	r3, #1
 800125a:	e000      	b.n	800125e <HAL_ADC_ConfigChannel+0x506>
 800125c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800125e:	2b00      	cmp	r3, #0
 8001260:	d13c      	bne.n	80012dc <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b10      	cmp	r3, #16
 8001268:	d11d      	bne.n	80012a6 <HAL_ADC_ConfigChannel+0x54e>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001272:	d118      	bne.n	80012a6 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001274:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800127c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800127e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001280:	4b29      	ldr	r3, [pc, #164]	; (8001328 <HAL_ADC_ConfigChannel+0x5d0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a29      	ldr	r2, [pc, #164]	; (800132c <HAL_ADC_ConfigChannel+0x5d4>)
 8001286:	fba2 2303 	umull	r2, r3, r2, r3
 800128a:	0c9a      	lsrs	r2, r3, #18
 800128c:	4613      	mov	r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	4413      	add	r3, r2
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001296:	e002      	b.n	800129e <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	3b01      	subs	r3, #1
 800129c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d1f9      	bne.n	8001298 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80012a4:	e02e      	b.n	8001304 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b11      	cmp	r3, #17
 80012ac:	d10b      	bne.n	80012c6 <HAL_ADC_ConfigChannel+0x56e>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012b6:	d106      	bne.n	80012c6 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80012b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80012c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012c2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80012c4:	e01e      	b.n	8001304 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b12      	cmp	r3, #18
 80012cc:	d11a      	bne.n	8001304 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80012ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80012d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012d8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80012da:	e013      	b.n	8001304 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e0:	f043 0220 	orr.w	r2, r3, #32
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80012ee:	e00a      	b.n	8001306 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f4:	f043 0220 	orr.w	r2, r3, #32
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001302:	e000      	b.n	8001306 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001304:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2200      	movs	r2, #0
 800130a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800130e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001312:	4618      	mov	r0, r3
 8001314:	376c      	adds	r7, #108	; 0x6c
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	50000400 	.word	0x50000400
 8001324:	50000500 	.word	0x50000500
 8001328:	20000000 	.word	0x20000000
 800132c:	431bde83 	.word	0x431bde83

08001330 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001330:	b480      	push	{r7}
 8001332:	b099      	sub	sp, #100	; 0x64
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800133a:	2300      	movs	r3, #0
 800133c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001348:	d102      	bne.n	8001350 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800134a:	4b6d      	ldr	r3, [pc, #436]	; (8001500 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	e01a      	b.n	8001386 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a6a      	ldr	r2, [pc, #424]	; (8001500 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d103      	bne.n	8001362 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800135a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	e011      	b.n	8001386 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a67      	ldr	r2, [pc, #412]	; (8001504 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d102      	bne.n	8001372 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800136c:	4b66      	ldr	r3, [pc, #408]	; (8001508 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	e009      	b.n	8001386 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a64      	ldr	r2, [pc, #400]	; (8001508 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d102      	bne.n	8001382 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800137c:	4b61      	ldr	r3, [pc, #388]	; (8001504 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800137e:	60bb      	str	r3, [r7, #8]
 8001380:	e001      	b.n	8001386 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001382:	2300      	movs	r3, #0
 8001384:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d101      	bne.n	8001390 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e0b0      	b.n	80014f2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800139a:	2302      	movs	r3, #2
 800139c:	e0a9      	b.n	80014f2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f003 0304 	and.w	r3, r3, #4
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	f040 808d 	bne.w	80014d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f003 0304 	and.w	r3, r3, #4
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f040 8086 	bne.w	80014d0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013cc:	d004      	beq.n	80013d8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a4b      	ldr	r2, [pc, #300]	; (8001500 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d101      	bne.n	80013dc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80013d8:	4b4c      	ldr	r3, [pc, #304]	; (800150c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80013da:	e000      	b.n	80013de <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80013dc:	4b4c      	ldr	r3, [pc, #304]	; (8001510 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80013de:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d040      	beq.n	800146a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80013e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	6859      	ldr	r1, [r3, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80013fa:	035b      	lsls	r3, r3, #13
 80013fc:	430b      	orrs	r3, r1
 80013fe:	431a      	orrs	r2, r3
 8001400:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001402:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 0303 	and.w	r3, r3, #3
 800140e:	2b01      	cmp	r3, #1
 8001410:	d108      	bne.n	8001424 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0301 	and.w	r3, r3, #1
 800141c:	2b01      	cmp	r3, #1
 800141e:	d101      	bne.n	8001424 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001420:	2301      	movs	r3, #1
 8001422:	e000      	b.n	8001426 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001424:	2300      	movs	r3, #0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d15c      	bne.n	80014e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 0303 	and.w	r3, r3, #3
 8001432:	2b01      	cmp	r3, #1
 8001434:	d107      	bne.n	8001446 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	2b01      	cmp	r3, #1
 8001440:	d101      	bne.n	8001446 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001442:	2301      	movs	r3, #1
 8001444:	e000      	b.n	8001448 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001446:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001448:	2b00      	cmp	r3, #0
 800144a:	d14b      	bne.n	80014e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800144c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001454:	f023 030f 	bic.w	r3, r3, #15
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	6811      	ldr	r1, [r2, #0]
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	6892      	ldr	r2, [r2, #8]
 8001460:	430a      	orrs	r2, r1
 8001462:	431a      	orrs	r2, r3
 8001464:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001466:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001468:	e03c      	b.n	80014e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800146a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001472:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001474:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 0303 	and.w	r3, r3, #3
 8001480:	2b01      	cmp	r3, #1
 8001482:	d108      	bne.n	8001496 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	2b01      	cmp	r3, #1
 8001490:	d101      	bne.n	8001496 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001492:	2301      	movs	r3, #1
 8001494:	e000      	b.n	8001498 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001496:	2300      	movs	r3, #0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d123      	bne.n	80014e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	f003 0303 	and.w	r3, r3, #3
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d107      	bne.n	80014b8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d101      	bne.n	80014b8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80014b4:	2301      	movs	r3, #1
 80014b6:	e000      	b.n	80014ba <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80014b8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d112      	bne.n	80014e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80014be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80014c6:	f023 030f 	bic.w	r3, r3, #15
 80014ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80014cc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80014ce:	e009      	b.n	80014e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d4:	f043 0220 	orr.w	r2, r3, #32
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80014e2:	e000      	b.n	80014e6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80014e4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80014ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80014f2:	4618      	mov	r0, r3
 80014f4:	3764      	adds	r7, #100	; 0x64
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	50000100 	.word	0x50000100
 8001504:	50000400 	.word	0x50000400
 8001508:	50000500 	.word	0x50000500
 800150c:	50000300 	.word	0x50000300
 8001510:	50000700 	.word	0x50000700

08001514 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001520:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800152a:	2b00      	cmp	r3, #0
 800152c:	d126      	bne.n	800157c <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001532:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001544:	2b00      	cmp	r3, #0
 8001546:	d115      	bne.n	8001574 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800154c:	2b00      	cmp	r3, #0
 800154e:	d111      	bne.n	8001574 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001554:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001560:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d105      	bne.n	8001574 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156c:	f043 0201 	orr.w	r2, r3, #1
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f7ff f8bb 	bl	80006f0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800157a:	e004      	b.n	8001586 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	4798      	blx	r3
}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b084      	sub	sp, #16
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	f7ff f8b1 	bl	8000704 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b084      	sub	sp, #16
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c8:	f043 0204 	orr.w	r2, r3, #4
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80015d0:	68f8      	ldr	r0, [r7, #12]
 80015d2:	f7ff f8a1 	bl	8000718 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80015d6:	bf00      	nop
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	f003 0303 	and.w	r3, r3, #3
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d108      	bne.n	800160c <ADC_Enable+0x2c>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0301 	and.w	r3, r3, #1
 8001604:	2b01      	cmp	r3, #1
 8001606:	d101      	bne.n	800160c <ADC_Enable+0x2c>
 8001608:	2301      	movs	r3, #1
 800160a:	e000      	b.n	800160e <ADC_Enable+0x2e>
 800160c:	2300      	movs	r3, #0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d13c      	bne.n	800168c <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	689a      	ldr	r2, [r3, #8]
 8001618:	4b1f      	ldr	r3, [pc, #124]	; (8001698 <ADC_Enable+0xb8>)
 800161a:	4013      	ands	r3, r2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00d      	beq.n	800163c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001624:	f043 0210 	orr.w	r2, r3, #16
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001630:	f043 0201 	orr.w	r2, r3, #1
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e028      	b.n	800168e <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f042 0201 	orr.w	r2, r2, #1
 800164a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800164c:	f7ff f844 	bl	80006d8 <HAL_GetTick>
 8001650:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001652:	e014      	b.n	800167e <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001654:	f7ff f840 	bl	80006d8 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d90d      	bls.n	800167e <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	f043 0210 	orr.w	r2, r3, #16
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001672:	f043 0201 	orr.w	r2, r3, #1
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e007      	b.n	800168e <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b01      	cmp	r3, #1
 800168a:	d1e3      	bne.n	8001654 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	8000003f 	.word	0x8000003f

0800169c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f003 0303 	and.w	r3, r3, #3
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d108      	bne.n	80016c8 <ADC_Disable+0x2c>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0301 	and.w	r3, r3, #1
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d101      	bne.n	80016c8 <ADC_Disable+0x2c>
 80016c4:	2301      	movs	r3, #1
 80016c6:	e000      	b.n	80016ca <ADC_Disable+0x2e>
 80016c8:	2300      	movs	r3, #0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d040      	beq.n	8001750 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f003 030d 	and.w	r3, r3, #13
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d10f      	bne.n	80016fc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	689a      	ldr	r2, [r3, #8]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f042 0202 	orr.w	r2, r2, #2
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2203      	movs	r2, #3
 80016f2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80016f4:	f7fe fff0 	bl	80006d8 <HAL_GetTick>
 80016f8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80016fa:	e022      	b.n	8001742 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	f043 0210 	orr.w	r2, r3, #16
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170c:	f043 0201 	orr.w	r2, r3, #1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e01c      	b.n	8001752 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001718:	f7fe ffde 	bl	80006d8 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d90d      	bls.n	8001742 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	f043 0210 	orr.w	r2, r3, #16
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001736:	f043 0201 	orr.w	r2, r3, #1
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e007      	b.n	8001752 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	2b01      	cmp	r3, #1
 800174e:	d0e3      	beq.n	8001718 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
	...

0800175c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800176c:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <__NVIC_SetPriorityGrouping+0x44>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001778:	4013      	ands	r3, r2
 800177a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001784:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800178c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800178e:	4a04      	ldr	r2, [pc, #16]	; (80017a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	60d3      	str	r3, [r2, #12]
}
 8001794:	bf00      	nop
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a8:	4b04      	ldr	r3, [pc, #16]	; (80017bc <__NVIC_GetPriorityGrouping+0x18>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	0a1b      	lsrs	r3, r3, #8
 80017ae:	f003 0307 	and.w	r3, r3, #7
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	db0b      	blt.n	80017ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 021f 	and.w	r2, r3, #31
 80017d8:	4907      	ldr	r1, [pc, #28]	; (80017f8 <__NVIC_EnableIRQ+0x38>)
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	2001      	movs	r0, #1
 80017e2:	fa00 f202 	lsl.w	r2, r0, r2
 80017e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000e100 	.word	0xe000e100

080017fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db0a      	blt.n	8001826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	490c      	ldr	r1, [pc, #48]	; (8001848 <__NVIC_SetPriority+0x4c>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	0112      	lsls	r2, r2, #4
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	440b      	add	r3, r1
 8001820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001824:	e00a      	b.n	800183c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4908      	ldr	r1, [pc, #32]	; (800184c <__NVIC_SetPriority+0x50>)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	3b04      	subs	r3, #4
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	440b      	add	r3, r1
 800183a:	761a      	strb	r2, [r3, #24]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	; 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f1c3 0307 	rsb	r3, r3, #7
 800186a:	2b04      	cmp	r3, #4
 800186c:	bf28      	it	cs
 800186e:	2304      	movcs	r3, #4
 8001870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3304      	adds	r3, #4
 8001876:	2b06      	cmp	r3, #6
 8001878:	d902      	bls.n	8001880 <NVIC_EncodePriority+0x30>
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3b03      	subs	r3, #3
 800187e:	e000      	b.n	8001882 <NVIC_EncodePriority+0x32>
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	f04f 32ff 	mov.w	r2, #4294967295
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43da      	mvns	r2, r3
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	401a      	ands	r2, r3
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001898:	f04f 31ff 	mov.w	r1, #4294967295
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	43d9      	mvns	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	4313      	orrs	r3, r2
         );
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3724      	adds	r7, #36	; 0x24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3b01      	subs	r3, #1
 80018c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018c8:	d301      	bcc.n	80018ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ca:	2301      	movs	r3, #1
 80018cc:	e00f      	b.n	80018ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ce:	4a0a      	ldr	r2, [pc, #40]	; (80018f8 <SysTick_Config+0x40>)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	3b01      	subs	r3, #1
 80018d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d6:	210f      	movs	r1, #15
 80018d8:	f04f 30ff 	mov.w	r0, #4294967295
 80018dc:	f7ff ff8e 	bl	80017fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e0:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <SysTick_Config+0x40>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018e6:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <SysTick_Config+0x40>)
 80018e8:	2207      	movs	r2, #7
 80018ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	e000e010 	.word	0xe000e010

080018fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff ff29 	bl	800175c <__NVIC_SetPriorityGrouping>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b086      	sub	sp, #24
 8001916:	af00      	add	r7, sp, #0
 8001918:	4603      	mov	r3, r0
 800191a:	60b9      	str	r1, [r7, #8]
 800191c:	607a      	str	r2, [r7, #4]
 800191e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001924:	f7ff ff3e 	bl	80017a4 <__NVIC_GetPriorityGrouping>
 8001928:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	68b9      	ldr	r1, [r7, #8]
 800192e:	6978      	ldr	r0, [r7, #20]
 8001930:	f7ff ff8e 	bl	8001850 <NVIC_EncodePriority>
 8001934:	4602      	mov	r2, r0
 8001936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193a:	4611      	mov	r1, r2
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff ff5d 	bl	80017fc <__NVIC_SetPriority>
}
 8001942:	bf00      	nop
 8001944:	3718      	adds	r7, #24
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	4603      	mov	r3, r0
 8001952:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ff31 	bl	80017c0 <__NVIC_EnableIRQ>
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b082      	sub	sp, #8
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff ffa2 	bl	80018b8 <SysTick_Config>
 8001974:	4603      	mov	r3, r0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800197e:	b580      	push	{r7, lr}
 8001980:	b084      	sub	sp, #16
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d101      	bne.n	8001994 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e037      	b.n	8001a04 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2202      	movs	r2, #2
 8001998:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80019aa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80019ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69db      	ldr	r3, [r3, #28]
 80019d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	4313      	orrs	r3, r2
 80019dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f000 f940 	bl	8001c6c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2201      	movs	r2, #1
 80019f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
}  
 8001a04:	4618      	mov	r0, r3
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
 8001a18:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d101      	bne.n	8001a2c <HAL_DMA_Start_IT+0x20>
 8001a28:	2302      	movs	r3, #2
 8001a2a:	e04a      	b.n	8001ac2 <HAL_DMA_Start_IT+0xb6>
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d13a      	bne.n	8001ab4 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2202      	movs	r2, #2
 8001a42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f022 0201 	bic.w	r2, r2, #1
 8001a5a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	68b9      	ldr	r1, [r7, #8]
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f000 f8d4 	bl	8001c10 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d008      	beq.n	8001a82 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 020e 	orr.w	r2, r2, #14
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	e00f      	b.n	8001aa2 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f042 020a 	orr.w	r2, r2, #10
 8001a90:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 0204 	bic.w	r2, r2, #4
 8001aa0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f042 0201 	orr.w	r2, r2, #1
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	e005      	b.n	8001ac0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001abc:	2302      	movs	r3, #2
 8001abe:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001ac0:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3718      	adds	r7, #24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	409a      	lsls	r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	4013      	ands	r3, r2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d024      	beq.n	8001b3c <HAL_DMA_IRQHandler+0x72>
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d01f      	beq.n	8001b3c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0320 	and.w	r3, r3, #32
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d107      	bne.n	8001b1a <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 0204 	bic.w	r2, r2, #4
 8001b18:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b22:	2104      	movs	r1, #4
 8001b24:	fa01 f202 	lsl.w	r2, r1, r2
 8001b28:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d06a      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001b3a:	e065      	b.n	8001c08 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	2202      	movs	r2, #2
 8001b42:	409a      	lsls	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	4013      	ands	r3, r2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d02c      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0xdc>
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d027      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0320 	and.w	r3, r3, #32
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d10b      	bne.n	8001b7c <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 020a 	bic.w	r2, r2, #10
 8001b72:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b84:	2102      	movs	r1, #2
 8001b86:	fa01 f202 	lsl.w	r2, r1, r2
 8001b8a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d035      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001ba4:	e030      	b.n	8001c08 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	2208      	movs	r2, #8
 8001bac:	409a      	lsls	r2, r3
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d028      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x13e>
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	f003 0308 	and.w	r3, r3, #8
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d023      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f022 020e 	bic.w	r2, r2, #14
 8001bce:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd8:	2101      	movs	r1, #1
 8001bda:	fa01 f202 	lsl.w	r2, r1, r2
 8001bde:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d004      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	4798      	blx	r3
    }
  }
}  
 8001c06:	e7ff      	b.n	8001c08 <HAL_DMA_IRQHandler+0x13e>
 8001c08:	bf00      	nop
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
 8001c1c:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c26:	2101      	movs	r1, #1
 8001c28:	fa01 f202 	lsl.w	r2, r1, r2
 8001c2c:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	2b10      	cmp	r3, #16
 8001c3c:	d108      	bne.n	8001c50 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68ba      	ldr	r2, [r7, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c4e:	e007      	b.n	8001c60 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68ba      	ldr	r2, [r7, #8]
 8001c56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	60da      	str	r2, [r3, #12]
}
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b14      	ldr	r3, [pc, #80]	; (8001ccc <DMA_CalcBaseAndBitshift+0x60>)
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d80f      	bhi.n	8001ca0 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <DMA_CalcBaseAndBitshift+0x64>)
 8001c88:	4413      	add	r3, r2
 8001c8a:	4a12      	ldr	r2, [pc, #72]	; (8001cd4 <DMA_CalcBaseAndBitshift+0x68>)
 8001c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c90:	091b      	lsrs	r3, r3, #4
 8001c92:	009a      	lsls	r2, r3, #2
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a0f      	ldr	r2, [pc, #60]	; (8001cd8 <DMA_CalcBaseAndBitshift+0x6c>)
 8001c9c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8001c9e:	e00e      	b.n	8001cbe <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b0d      	ldr	r3, [pc, #52]	; (8001cdc <DMA_CalcBaseAndBitshift+0x70>)
 8001ca8:	4413      	add	r3, r2
 8001caa:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <DMA_CalcBaseAndBitshift+0x68>)
 8001cac:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb0:	091b      	lsrs	r3, r3, #4
 8001cb2:	009a      	lsls	r2, r3, #2
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a09      	ldr	r2, [pc, #36]	; (8001ce0 <DMA_CalcBaseAndBitshift+0x74>)
 8001cbc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40020407 	.word	0x40020407
 8001cd0:	bffdfff8 	.word	0xbffdfff8
 8001cd4:	cccccccd 	.word	0xcccccccd
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	bffdfbf8 	.word	0xbffdfbf8
 8001ce0:	40020400 	.word	0x40020400

08001ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b087      	sub	sp, #28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cf2:	e160      	b.n	8001fb6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001d00:	4013      	ands	r3, r2
 8001d02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 8152 	beq.w	8001fb0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d00b      	beq.n	8001d2c <HAL_GPIO_Init+0x48>
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d007      	beq.n	8001d2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d20:	2b11      	cmp	r3, #17
 8001d22:	d003      	beq.n	8001d2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b12      	cmp	r3, #18
 8001d2a:	d130      	bne.n	8001d8e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	2203      	movs	r2, #3
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d62:	2201      	movs	r2, #1
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	091b      	lsrs	r3, r3, #4
 8001d78:	f003 0201 	and.w	r2, r3, #1
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	2203      	movs	r2, #3
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_Init+0xea>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b12      	cmp	r3, #18
 8001dcc:	d123      	bne.n	8001e16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	08da      	lsrs	r2, r3, #3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	3208      	adds	r2, #8
 8001dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	220f      	movs	r2, #15
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	4013      	ands	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	691a      	ldr	r2, [r3, #16]
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	f003 0307 	and.w	r3, r3, #7
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	08da      	lsrs	r2, r3, #3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3208      	adds	r2, #8
 8001e10:	6939      	ldr	r1, [r7, #16]
 8001e12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	2203      	movs	r2, #3
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f003 0203 	and.w	r2, r3, #3
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f000 80ac 	beq.w	8001fb0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e58:	4b5e      	ldr	r3, [pc, #376]	; (8001fd4 <HAL_GPIO_Init+0x2f0>)
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	4a5d      	ldr	r2, [pc, #372]	; (8001fd4 <HAL_GPIO_Init+0x2f0>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	6193      	str	r3, [r2, #24]
 8001e64:	4b5b      	ldr	r3, [pc, #364]	; (8001fd4 <HAL_GPIO_Init+0x2f0>)
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	60bb      	str	r3, [r7, #8]
 8001e6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e70:	4a59      	ldr	r2, [pc, #356]	; (8001fd8 <HAL_GPIO_Init+0x2f4>)
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	089b      	lsrs	r3, r3, #2
 8001e76:	3302      	adds	r3, #2
 8001e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	f003 0303 	and.w	r3, r3, #3
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	220f      	movs	r2, #15
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	4013      	ands	r3, r2
 8001e92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e9a:	d025      	beq.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	4a4f      	ldr	r2, [pc, #316]	; (8001fdc <HAL_GPIO_Init+0x2f8>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d01f      	beq.n	8001ee4 <HAL_GPIO_Init+0x200>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a4e      	ldr	r2, [pc, #312]	; (8001fe0 <HAL_GPIO_Init+0x2fc>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d019      	beq.n	8001ee0 <HAL_GPIO_Init+0x1fc>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a4d      	ldr	r2, [pc, #308]	; (8001fe4 <HAL_GPIO_Init+0x300>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d013      	beq.n	8001edc <HAL_GPIO_Init+0x1f8>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a4c      	ldr	r2, [pc, #304]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d00d      	beq.n	8001ed8 <HAL_GPIO_Init+0x1f4>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a4b      	ldr	r2, [pc, #300]	; (8001fec <HAL_GPIO_Init+0x308>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d007      	beq.n	8001ed4 <HAL_GPIO_Init+0x1f0>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a4a      	ldr	r2, [pc, #296]	; (8001ff0 <HAL_GPIO_Init+0x30c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d101      	bne.n	8001ed0 <HAL_GPIO_Init+0x1ec>
 8001ecc:	2306      	movs	r3, #6
 8001ece:	e00c      	b.n	8001eea <HAL_GPIO_Init+0x206>
 8001ed0:	2307      	movs	r3, #7
 8001ed2:	e00a      	b.n	8001eea <HAL_GPIO_Init+0x206>
 8001ed4:	2305      	movs	r3, #5
 8001ed6:	e008      	b.n	8001eea <HAL_GPIO_Init+0x206>
 8001ed8:	2304      	movs	r3, #4
 8001eda:	e006      	b.n	8001eea <HAL_GPIO_Init+0x206>
 8001edc:	2303      	movs	r3, #3
 8001ede:	e004      	b.n	8001eea <HAL_GPIO_Init+0x206>
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	e002      	b.n	8001eea <HAL_GPIO_Init+0x206>
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e000      	b.n	8001eea <HAL_GPIO_Init+0x206>
 8001ee8:	2300      	movs	r3, #0
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	f002 0203 	and.w	r2, r2, #3
 8001ef0:	0092      	lsls	r2, r2, #2
 8001ef2:	4093      	lsls	r3, r2
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001efa:	4937      	ldr	r1, [pc, #220]	; (8001fd8 <HAL_GPIO_Init+0x2f4>)
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	089b      	lsrs	r3, r3, #2
 8001f00:	3302      	adds	r3, #2
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f08:	4b3a      	ldr	r3, [pc, #232]	; (8001ff4 <HAL_GPIO_Init+0x310>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	4013      	ands	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f2c:	4a31      	ldr	r2, [pc, #196]	; (8001ff4 <HAL_GPIO_Init+0x310>)
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f32:	4b30      	ldr	r3, [pc, #192]	; (8001ff4 <HAL_GPIO_Init+0x310>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f56:	4a27      	ldr	r2, [pc, #156]	; (8001ff4 <HAL_GPIO_Init+0x310>)
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f5c:	4b25      	ldr	r3, [pc, #148]	; (8001ff4 <HAL_GPIO_Init+0x310>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	43db      	mvns	r3, r3
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d003      	beq.n	8001f80 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f80:	4a1c      	ldr	r2, [pc, #112]	; (8001ff4 <HAL_GPIO_Init+0x310>)
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f86:	4b1b      	ldr	r3, [pc, #108]	; (8001ff4 <HAL_GPIO_Init+0x310>)
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	4013      	ands	r3, r2
 8001f94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001faa:	4a12      	ldr	r2, [pc, #72]	; (8001ff4 <HAL_GPIO_Init+0x310>)
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f47f ae97 	bne.w	8001cf4 <HAL_GPIO_Init+0x10>
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	371c      	adds	r7, #28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40010000 	.word	0x40010000
 8001fdc:	48000400 	.word	0x48000400
 8001fe0:	48000800 	.word	0x48000800
 8001fe4:	48000c00 	.word	0x48000c00
 8001fe8:	48001000 	.word	0x48001000
 8001fec:	48001400 	.word	0x48001400
 8001ff0:	48001800 	.word	0x48001800
 8001ff4:	40010400 	.word	0x40010400

08001ff8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002004:	1d3b      	adds	r3, r7, #4
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d102      	bne.n	8002012 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	f000 bf01 	b.w	8002e14 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002012:	1d3b      	adds	r3, r7, #4
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	2b00      	cmp	r3, #0
 800201e:	f000 8160 	beq.w	80022e2 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002022:	4bae      	ldr	r3, [pc, #696]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f003 030c 	and.w	r3, r3, #12
 800202a:	2b04      	cmp	r3, #4
 800202c:	d00c      	beq.n	8002048 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800202e:	4bab      	ldr	r3, [pc, #684]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f003 030c 	and.w	r3, r3, #12
 8002036:	2b08      	cmp	r3, #8
 8002038:	d159      	bne.n	80020ee <HAL_RCC_OscConfig+0xf6>
 800203a:	4ba8      	ldr	r3, [pc, #672]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002042:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002046:	d152      	bne.n	80020ee <HAL_RCC_OscConfig+0xf6>
 8002048:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800204c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002050:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002054:	fa93 f3a3 	rbit	r3, r3
 8002058:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800205c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002060:	fab3 f383 	clz	r3, r3
 8002064:	b2db      	uxtb	r3, r3
 8002066:	095b      	lsrs	r3, r3, #5
 8002068:	b2db      	uxtb	r3, r3
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b01      	cmp	r3, #1
 8002072:	d102      	bne.n	800207a <HAL_RCC_OscConfig+0x82>
 8002074:	4b99      	ldr	r3, [pc, #612]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	e015      	b.n	80020a6 <HAL_RCC_OscConfig+0xae>
 800207a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800207e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002082:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002086:	fa93 f3a3 	rbit	r3, r3
 800208a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800208e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002092:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002096:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80020a2:	4b8e      	ldr	r3, [pc, #568]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 80020a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020aa:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80020ae:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80020b2:	fa92 f2a2 	rbit	r2, r2
 80020b6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80020ba:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80020be:	fab2 f282 	clz	r2, r2
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	f042 0220 	orr.w	r2, r2, #32
 80020c8:	b2d2      	uxtb	r2, r2
 80020ca:	f002 021f 	and.w	r2, r2, #31
 80020ce:	2101      	movs	r1, #1
 80020d0:	fa01 f202 	lsl.w	r2, r1, r2
 80020d4:	4013      	ands	r3, r2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f000 8102 	beq.w	80022e0 <HAL_RCC_OscConfig+0x2e8>
 80020dc:	1d3b      	adds	r3, r7, #4
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f040 80fc 	bne.w	80022e0 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	f000 be93 	b.w	8002e14 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020f8:	d106      	bne.n	8002108 <HAL_RCC_OscConfig+0x110>
 80020fa:	4b78      	ldr	r3, [pc, #480]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a77      	ldr	r2, [pc, #476]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	e030      	b.n	800216a <HAL_RCC_OscConfig+0x172>
 8002108:	1d3b      	adds	r3, r7, #4
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10c      	bne.n	800212c <HAL_RCC_OscConfig+0x134>
 8002112:	4b72      	ldr	r3, [pc, #456]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a71      	ldr	r2, [pc, #452]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002118:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	4b6f      	ldr	r3, [pc, #444]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a6e      	ldr	r2, [pc, #440]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002124:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	e01e      	b.n	800216a <HAL_RCC_OscConfig+0x172>
 800212c:	1d3b      	adds	r3, r7, #4
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002136:	d10c      	bne.n	8002152 <HAL_RCC_OscConfig+0x15a>
 8002138:	4b68      	ldr	r3, [pc, #416]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a67      	ldr	r2, [pc, #412]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 800213e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	4b65      	ldr	r3, [pc, #404]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a64      	ldr	r2, [pc, #400]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 800214a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	e00b      	b.n	800216a <HAL_RCC_OscConfig+0x172>
 8002152:	4b62      	ldr	r3, [pc, #392]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a61      	ldr	r2, [pc, #388]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800215c:	6013      	str	r3, [r2, #0]
 800215e:	4b5f      	ldr	r3, [pc, #380]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a5e      	ldr	r2, [pc, #376]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002164:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002168:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d059      	beq.n	8002228 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002174:	f7fe fab0 	bl	80006d8 <HAL_GetTick>
 8002178:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217c:	e00a      	b.n	8002194 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800217e:	f7fe faab 	bl	80006d8 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b64      	cmp	r3, #100	; 0x64
 800218c:	d902      	bls.n	8002194 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	f000 be40 	b.w	8002e14 <HAL_RCC_OscConfig+0xe1c>
 8002194:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002198:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80021a0:	fa93 f3a3 	rbit	r3, r3
 80021a4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80021a8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ac:	fab3 f383 	clz	r3, r3
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	095b      	lsrs	r3, r3, #5
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	f043 0301 	orr.w	r3, r3, #1
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d102      	bne.n	80021c6 <HAL_RCC_OscConfig+0x1ce>
 80021c0:	4b46      	ldr	r3, [pc, #280]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	e015      	b.n	80021f2 <HAL_RCC_OscConfig+0x1fa>
 80021c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021ca:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ce:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80021d2:	fa93 f3a3 	rbit	r3, r3
 80021d6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80021da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021de:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80021e2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80021e6:	fa93 f3a3 	rbit	r3, r3
 80021ea:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80021ee:	4b3b      	ldr	r3, [pc, #236]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 80021f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021f6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80021fa:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80021fe:	fa92 f2a2 	rbit	r2, r2
 8002202:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002206:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800220a:	fab2 f282 	clz	r2, r2
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	f042 0220 	orr.w	r2, r2, #32
 8002214:	b2d2      	uxtb	r2, r2
 8002216:	f002 021f 	and.w	r2, r2, #31
 800221a:	2101      	movs	r1, #1
 800221c:	fa01 f202 	lsl.w	r2, r1, r2
 8002220:	4013      	ands	r3, r2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0ab      	beq.n	800217e <HAL_RCC_OscConfig+0x186>
 8002226:	e05c      	b.n	80022e2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002228:	f7fe fa56 	bl	80006d8 <HAL_GetTick>
 800222c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002230:	e00a      	b.n	8002248 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002232:	f7fe fa51 	bl	80006d8 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b64      	cmp	r3, #100	; 0x64
 8002240:	d902      	bls.n	8002248 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	f000 bde6 	b.w	8002e14 <HAL_RCC_OscConfig+0xe1c>
 8002248:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800224c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002250:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002254:	fa93 f3a3 	rbit	r3, r3
 8002258:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 800225c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002260:	fab3 f383 	clz	r3, r3
 8002264:	b2db      	uxtb	r3, r3
 8002266:	095b      	lsrs	r3, r3, #5
 8002268:	b2db      	uxtb	r3, r3
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	b2db      	uxtb	r3, r3
 8002270:	2b01      	cmp	r3, #1
 8002272:	d102      	bne.n	800227a <HAL_RCC_OscConfig+0x282>
 8002274:	4b19      	ldr	r3, [pc, #100]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	e015      	b.n	80022a6 <HAL_RCC_OscConfig+0x2ae>
 800227a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800227e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002282:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002286:	fa93 f3a3 	rbit	r3, r3
 800228a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800228e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002292:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002296:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800229a:	fa93 f3a3 	rbit	r3, r3
 800229e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80022a2:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <HAL_RCC_OscConfig+0x2e4>)
 80022a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022aa:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80022ae:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80022b2:	fa92 f2a2 	rbit	r2, r2
 80022b6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80022ba:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80022be:	fab2 f282 	clz	r2, r2
 80022c2:	b2d2      	uxtb	r2, r2
 80022c4:	f042 0220 	orr.w	r2, r2, #32
 80022c8:	b2d2      	uxtb	r2, r2
 80022ca:	f002 021f 	and.w	r2, r2, #31
 80022ce:	2101      	movs	r1, #1
 80022d0:	fa01 f202 	lsl.w	r2, r1, r2
 80022d4:	4013      	ands	r3, r2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1ab      	bne.n	8002232 <HAL_RCC_OscConfig+0x23a>
 80022da:	e002      	b.n	80022e2 <HAL_RCC_OscConfig+0x2ea>
 80022dc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022e2:	1d3b      	adds	r3, r7, #4
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f000 8170 	beq.w	80025d2 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022f2:	4bd0      	ldr	r3, [pc, #832]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f003 030c 	and.w	r3, r3, #12
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00c      	beq.n	8002318 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80022fe:	4bcd      	ldr	r3, [pc, #820]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f003 030c 	and.w	r3, r3, #12
 8002306:	2b08      	cmp	r3, #8
 8002308:	d16d      	bne.n	80023e6 <HAL_RCC_OscConfig+0x3ee>
 800230a:	4bca      	ldr	r3, [pc, #808]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002312:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002316:	d166      	bne.n	80023e6 <HAL_RCC_OscConfig+0x3ee>
 8002318:	2302      	movs	r3, #2
 800231a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800231e:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002322:	fa93 f3a3 	rbit	r3, r3
 8002326:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800232a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800232e:	fab3 f383 	clz	r3, r3
 8002332:	b2db      	uxtb	r3, r3
 8002334:	095b      	lsrs	r3, r3, #5
 8002336:	b2db      	uxtb	r3, r3
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b01      	cmp	r3, #1
 8002340:	d102      	bne.n	8002348 <HAL_RCC_OscConfig+0x350>
 8002342:	4bbc      	ldr	r3, [pc, #752]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	e013      	b.n	8002370 <HAL_RCC_OscConfig+0x378>
 8002348:	2302      	movs	r3, #2
 800234a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002352:	fa93 f3a3 	rbit	r3, r3
 8002356:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800235a:	2302      	movs	r3, #2
 800235c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002360:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002364:	fa93 f3a3 	rbit	r3, r3
 8002368:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800236c:	4bb1      	ldr	r3, [pc, #708]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 800236e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002370:	2202      	movs	r2, #2
 8002372:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002376:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800237a:	fa92 f2a2 	rbit	r2, r2
 800237e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8002382:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002386:	fab2 f282 	clz	r2, r2
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	f042 0220 	orr.w	r2, r2, #32
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	f002 021f 	and.w	r2, r2, #31
 8002396:	2101      	movs	r1, #1
 8002398:	fa01 f202 	lsl.w	r2, r1, r2
 800239c:	4013      	ands	r3, r2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d007      	beq.n	80023b2 <HAL_RCC_OscConfig+0x3ba>
 80023a2:	1d3b      	adds	r3, r7, #4
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d002      	beq.n	80023b2 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	f000 bd31 	b.w	8002e14 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b2:	4ba0      	ldr	r3, [pc, #640]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ba:	1d3b      	adds	r3, r7, #4
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	21f8      	movs	r1, #248	; 0xf8
 80023c2:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80023ca:	fa91 f1a1 	rbit	r1, r1
 80023ce:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80023d2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80023d6:	fab1 f181 	clz	r1, r1
 80023da:	b2c9      	uxtb	r1, r1
 80023dc:	408b      	lsls	r3, r1
 80023de:	4995      	ldr	r1, [pc, #596]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023e4:	e0f5      	b.n	80025d2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023e6:	1d3b      	adds	r3, r7, #4
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 8085 	beq.w	80024fc <HAL_RCC_OscConfig+0x504>
 80023f2:	2301      	movs	r3, #1
 80023f4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80023fc:	fa93 f3a3 	rbit	r3, r3
 8002400:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002404:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002408:	fab3 f383 	clz	r3, r3
 800240c:	b2db      	uxtb	r3, r3
 800240e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002412:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	461a      	mov	r2, r3
 800241a:	2301      	movs	r3, #1
 800241c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800241e:	f7fe f95b 	bl	80006d8 <HAL_GetTick>
 8002422:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002426:	e00a      	b.n	800243e <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002428:	f7fe f956 	bl	80006d8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d902      	bls.n	800243e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	f000 bceb 	b.w	8002e14 <HAL_RCC_OscConfig+0xe1c>
 800243e:	2302      	movs	r3, #2
 8002440:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002444:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002448:	fa93 f3a3 	rbit	r3, r3
 800244c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002450:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002454:	fab3 f383 	clz	r3, r3
 8002458:	b2db      	uxtb	r3, r3
 800245a:	095b      	lsrs	r3, r3, #5
 800245c:	b2db      	uxtb	r3, r3
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	b2db      	uxtb	r3, r3
 8002464:	2b01      	cmp	r3, #1
 8002466:	d102      	bne.n	800246e <HAL_RCC_OscConfig+0x476>
 8002468:	4b72      	ldr	r3, [pc, #456]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	e013      	b.n	8002496 <HAL_RCC_OscConfig+0x49e>
 800246e:	2302      	movs	r3, #2
 8002470:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002474:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002478:	fa93 f3a3 	rbit	r3, r3
 800247c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002480:	2302      	movs	r3, #2
 8002482:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002486:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800248a:	fa93 f3a3 	rbit	r3, r3
 800248e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002492:	4b68      	ldr	r3, [pc, #416]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 8002494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002496:	2202      	movs	r2, #2
 8002498:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800249c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80024a0:	fa92 f2a2 	rbit	r2, r2
 80024a4:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80024a8:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80024ac:	fab2 f282 	clz	r2, r2
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	f042 0220 	orr.w	r2, r2, #32
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	f002 021f 	and.w	r2, r2, #31
 80024bc:	2101      	movs	r1, #1
 80024be:	fa01 f202 	lsl.w	r2, r1, r2
 80024c2:	4013      	ands	r3, r2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0af      	beq.n	8002428 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c8:	4b5a      	ldr	r3, [pc, #360]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024d0:	1d3b      	adds	r3, r7, #4
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	21f8      	movs	r1, #248	; 0xf8
 80024d8:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024dc:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80024e0:	fa91 f1a1 	rbit	r1, r1
 80024e4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80024e8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80024ec:	fab1 f181 	clz	r1, r1
 80024f0:	b2c9      	uxtb	r1, r1
 80024f2:	408b      	lsls	r3, r1
 80024f4:	494f      	ldr	r1, [pc, #316]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	600b      	str	r3, [r1, #0]
 80024fa:	e06a      	b.n	80025d2 <HAL_RCC_OscConfig+0x5da>
 80024fc:	2301      	movs	r3, #1
 80024fe:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002506:	fa93 f3a3 	rbit	r3, r3
 800250a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800250e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002512:	fab3 f383 	clz	r3, r3
 8002516:	b2db      	uxtb	r3, r3
 8002518:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800251c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	461a      	mov	r2, r3
 8002524:	2300      	movs	r3, #0
 8002526:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002528:	f7fe f8d6 	bl	80006d8 <HAL_GetTick>
 800252c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002530:	e00a      	b.n	8002548 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002532:	f7fe f8d1 	bl	80006d8 <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d902      	bls.n	8002548 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	f000 bc66 	b.w	8002e14 <HAL_RCC_OscConfig+0xe1c>
 8002548:	2302      	movs	r3, #2
 800254a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002552:	fa93 f3a3 	rbit	r3, r3
 8002556:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800255a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255e:	fab3 f383 	clz	r3, r3
 8002562:	b2db      	uxtb	r3, r3
 8002564:	095b      	lsrs	r3, r3, #5
 8002566:	b2db      	uxtb	r3, r3
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b01      	cmp	r3, #1
 8002570:	d102      	bne.n	8002578 <HAL_RCC_OscConfig+0x580>
 8002572:	4b30      	ldr	r3, [pc, #192]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	e013      	b.n	80025a0 <HAL_RCC_OscConfig+0x5a8>
 8002578:	2302      	movs	r3, #2
 800257a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002582:	fa93 f3a3 	rbit	r3, r3
 8002586:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800258a:	2302      	movs	r3, #2
 800258c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002590:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002594:	fa93 f3a3 	rbit	r3, r3
 8002598:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800259c:	4b25      	ldr	r3, [pc, #148]	; (8002634 <HAL_RCC_OscConfig+0x63c>)
 800259e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a0:	2202      	movs	r2, #2
 80025a2:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80025a6:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80025aa:	fa92 f2a2 	rbit	r2, r2
 80025ae:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80025b2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80025b6:	fab2 f282 	clz	r2, r2
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	f042 0220 	orr.w	r2, r2, #32
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	f002 021f 	and.w	r2, r2, #31
 80025c6:	2101      	movs	r1, #1
 80025c8:	fa01 f202 	lsl.w	r2, r1, r2
 80025cc:	4013      	ands	r3, r2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1af      	bne.n	8002532 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025d2:	1d3b      	adds	r3, r7, #4
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0308 	and.w	r3, r3, #8
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 80da 	beq.w	8002796 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025e2:	1d3b      	adds	r3, r7, #4
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d069      	beq.n	80026c0 <HAL_RCC_OscConfig+0x6c8>
 80025ec:	2301      	movs	r3, #1
 80025ee:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025f6:	fa93 f3a3 	rbit	r3, r3
 80025fa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80025fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002602:	fab3 f383 	clz	r3, r3
 8002606:	b2db      	uxtb	r3, r3
 8002608:	461a      	mov	r2, r3
 800260a:	4b0b      	ldr	r3, [pc, #44]	; (8002638 <HAL_RCC_OscConfig+0x640>)
 800260c:	4413      	add	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	461a      	mov	r2, r3
 8002612:	2301      	movs	r3, #1
 8002614:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002616:	f7fe f85f 	bl	80006d8 <HAL_GetTick>
 800261a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261e:	e00d      	b.n	800263c <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002620:	f7fe f85a 	bl	80006d8 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2b02      	cmp	r3, #2
 800262e:	d905      	bls.n	800263c <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e3ef      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
 8002634:	40021000 	.word	0x40021000
 8002638:	10908120 	.word	0x10908120
 800263c:	2302      	movs	r3, #2
 800263e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002642:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002646:	fa93 f2a3 	rbit	r2, r3
 800264a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002654:	2202      	movs	r2, #2
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	fa93 f2a3 	rbit	r2, r3
 8002662:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800266c:	2202      	movs	r2, #2
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	fa93 f2a3 	rbit	r2, r3
 800267a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800267e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002680:	4ba4      	ldr	r3, [pc, #656]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002682:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002684:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002688:	2102      	movs	r1, #2
 800268a:	6019      	str	r1, [r3, #0]
 800268c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	fa93 f1a3 	rbit	r1, r3
 8002696:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800269a:	6019      	str	r1, [r3, #0]
  return result;
 800269c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	fab3 f383 	clz	r3, r3
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	f003 031f 	and.w	r3, r3, #31
 80026b2:	2101      	movs	r1, #1
 80026b4:	fa01 f303 	lsl.w	r3, r1, r3
 80026b8:	4013      	ands	r3, r2
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0b0      	beq.n	8002620 <HAL_RCC_OscConfig+0x628>
 80026be:	e06a      	b.n	8002796 <HAL_RCC_OscConfig+0x79e>
 80026c0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80026c4:	2201      	movs	r2, #1
 80026c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	fa93 f2a3 	rbit	r2, r3
 80026d2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80026d6:	601a      	str	r2, [r3, #0]
  return result;
 80026d8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80026dc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026de:	fab3 f383 	clz	r3, r3
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	461a      	mov	r2, r3
 80026e6:	4b8c      	ldr	r3, [pc, #560]	; (8002918 <HAL_RCC_OscConfig+0x920>)
 80026e8:	4413      	add	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	461a      	mov	r2, r3
 80026ee:	2300      	movs	r3, #0
 80026f0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f2:	f7fd fff1 	bl	80006d8 <HAL_GetTick>
 80026f6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026fa:	e009      	b.n	8002710 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026fc:	f7fd ffec 	bl	80006d8 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e381      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
 8002710:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002714:	2202      	movs	r2, #2
 8002716:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002718:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	fa93 f2a3 	rbit	r2, r3
 8002722:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800272c:	2202      	movs	r2, #2
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	fa93 f2a3 	rbit	r2, r3
 800273a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002744:	2202      	movs	r2, #2
 8002746:	601a      	str	r2, [r3, #0]
 8002748:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	fa93 f2a3 	rbit	r2, r3
 8002752:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002756:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002758:	4b6e      	ldr	r3, [pc, #440]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 800275a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800275c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002760:	2102      	movs	r1, #2
 8002762:	6019      	str	r1, [r3, #0]
 8002764:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	fa93 f1a3 	rbit	r1, r3
 800276e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002772:	6019      	str	r1, [r3, #0]
  return result;
 8002774:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	fab3 f383 	clz	r3, r3
 800277e:	b2db      	uxtb	r3, r3
 8002780:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002784:	b2db      	uxtb	r3, r3
 8002786:	f003 031f 	and.w	r3, r3, #31
 800278a:	2101      	movs	r1, #1
 800278c:	fa01 f303 	lsl.w	r3, r1, r3
 8002790:	4013      	ands	r3, r2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1b2      	bne.n	80026fc <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002796:	1d3b      	adds	r3, r7, #4
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 8157 	beq.w	8002a54 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a6:	2300      	movs	r3, #0
 80027a8:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ac:	4b59      	ldr	r3, [pc, #356]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 80027ae:	69db      	ldr	r3, [r3, #28]
 80027b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d112      	bne.n	80027de <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b8:	4b56      	ldr	r3, [pc, #344]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	4a55      	ldr	r2, [pc, #340]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 80027be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c2:	61d3      	str	r3, [r2, #28]
 80027c4:	4b53      	ldr	r3, [pc, #332]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80027cc:	f107 030c 	add.w	r3, r7, #12
 80027d0:	601a      	str	r2, [r3, #0]
 80027d2:	f107 030c 	add.w	r3, r7, #12
 80027d6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80027d8:	2301      	movs	r3, #1
 80027da:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027de:	4b4f      	ldr	r3, [pc, #316]	; (800291c <HAL_RCC_OscConfig+0x924>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d11a      	bne.n	8002820 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ea:	4b4c      	ldr	r3, [pc, #304]	; (800291c <HAL_RCC_OscConfig+0x924>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a4b      	ldr	r2, [pc, #300]	; (800291c <HAL_RCC_OscConfig+0x924>)
 80027f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027f6:	f7fd ff6f 	bl	80006d8 <HAL_GetTick>
 80027fa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fe:	e009      	b.n	8002814 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002800:	f7fd ff6a 	bl	80006d8 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b64      	cmp	r3, #100	; 0x64
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e2ff      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002814:	4b41      	ldr	r3, [pc, #260]	; (800291c <HAL_RCC_OscConfig+0x924>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0ef      	beq.n	8002800 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002820:	1d3b      	adds	r3, r7, #4
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d106      	bne.n	8002838 <HAL_RCC_OscConfig+0x840>
 800282a:	4b3a      	ldr	r3, [pc, #232]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	4a39      	ldr	r2, [pc, #228]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	6213      	str	r3, [r2, #32]
 8002836:	e02f      	b.n	8002898 <HAL_RCC_OscConfig+0x8a0>
 8002838:	1d3b      	adds	r3, r7, #4
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10c      	bne.n	800285c <HAL_RCC_OscConfig+0x864>
 8002842:	4b34      	ldr	r3, [pc, #208]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	4a33      	ldr	r2, [pc, #204]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002848:	f023 0301 	bic.w	r3, r3, #1
 800284c:	6213      	str	r3, [r2, #32]
 800284e:	4b31      	ldr	r3, [pc, #196]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002850:	6a1b      	ldr	r3, [r3, #32]
 8002852:	4a30      	ldr	r2, [pc, #192]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002854:	f023 0304 	bic.w	r3, r3, #4
 8002858:	6213      	str	r3, [r2, #32]
 800285a:	e01d      	b.n	8002898 <HAL_RCC_OscConfig+0x8a0>
 800285c:	1d3b      	adds	r3, r7, #4
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	2b05      	cmp	r3, #5
 8002864:	d10c      	bne.n	8002880 <HAL_RCC_OscConfig+0x888>
 8002866:	4b2b      	ldr	r3, [pc, #172]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	4a2a      	ldr	r2, [pc, #168]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 800286c:	f043 0304 	orr.w	r3, r3, #4
 8002870:	6213      	str	r3, [r2, #32]
 8002872:	4b28      	ldr	r3, [pc, #160]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	4a27      	ldr	r2, [pc, #156]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6213      	str	r3, [r2, #32]
 800287e:	e00b      	b.n	8002898 <HAL_RCC_OscConfig+0x8a0>
 8002880:	4b24      	ldr	r3, [pc, #144]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002882:	6a1b      	ldr	r3, [r3, #32]
 8002884:	4a23      	ldr	r2, [pc, #140]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002886:	f023 0301 	bic.w	r3, r3, #1
 800288a:	6213      	str	r3, [r2, #32]
 800288c:	4b21      	ldr	r3, [pc, #132]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 800288e:	6a1b      	ldr	r3, [r3, #32]
 8002890:	4a20      	ldr	r2, [pc, #128]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002892:	f023 0304 	bic.w	r3, r3, #4
 8002896:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002898:	1d3b      	adds	r3, r7, #4
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d06a      	beq.n	8002978 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a2:	f7fd ff19 	bl	80006d8 <HAL_GetTick>
 80028a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028aa:	e00b      	b.n	80028c4 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ac:	f7fd ff14 	bl	80006d8 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028bc:	4293      	cmp	r3, r2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e2a7      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
 80028c4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80028c8:	2202      	movs	r2, #2
 80028ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028cc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	fa93 f2a3 	rbit	r2, r3
 80028d6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80028e0:	2202      	movs	r2, #2
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	fa93 f2a3 	rbit	r2, r3
 80028ee:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80028f2:	601a      	str	r2, [r3, #0]
  return result;
 80028f4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80028f8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028fa:	fab3 f383 	clz	r3, r3
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	095b      	lsrs	r3, r3, #5
 8002902:	b2db      	uxtb	r3, r3
 8002904:	f043 0302 	orr.w	r3, r3, #2
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b02      	cmp	r3, #2
 800290c:	d108      	bne.n	8002920 <HAL_RCC_OscConfig+0x928>
 800290e:	4b01      	ldr	r3, [pc, #4]	; (8002914 <HAL_RCC_OscConfig+0x91c>)
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	e013      	b.n	800293c <HAL_RCC_OscConfig+0x944>
 8002914:	40021000 	.word	0x40021000
 8002918:	10908120 	.word	0x10908120
 800291c:	40007000 	.word	0x40007000
 8002920:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002924:	2202      	movs	r2, #2
 8002926:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002928:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	fa93 f2a3 	rbit	r2, r3
 8002932:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	4bc0      	ldr	r3, [pc, #768]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 800293a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002940:	2102      	movs	r1, #2
 8002942:	6011      	str	r1, [r2, #0]
 8002944:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002948:	6812      	ldr	r2, [r2, #0]
 800294a:	fa92 f1a2 	rbit	r1, r2
 800294e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002952:	6011      	str	r1, [r2, #0]
  return result;
 8002954:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002958:	6812      	ldr	r2, [r2, #0]
 800295a:	fab2 f282 	clz	r2, r2
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	f002 021f 	and.w	r2, r2, #31
 800296a:	2101      	movs	r1, #1
 800296c:	fa01 f202 	lsl.w	r2, r1, r2
 8002970:	4013      	ands	r3, r2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d09a      	beq.n	80028ac <HAL_RCC_OscConfig+0x8b4>
 8002976:	e063      	b.n	8002a40 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002978:	f7fd feae 	bl	80006d8 <HAL_GetTick>
 800297c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002980:	e00b      	b.n	800299a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002982:	f7fd fea9 	bl	80006d8 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002992:	4293      	cmp	r3, r2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e23c      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
 800299a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800299e:	2202      	movs	r2, #2
 80029a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	fa93 f2a3 	rbit	r2, r3
 80029ac:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80029b6:	2202      	movs	r2, #2
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	fa93 f2a3 	rbit	r2, r3
 80029c4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80029c8:	601a      	str	r2, [r3, #0]
  return result;
 80029ca:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80029ce:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d0:	fab3 f383 	clz	r3, r3
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	095b      	lsrs	r3, r3, #5
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	f043 0302 	orr.w	r3, r3, #2
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d102      	bne.n	80029ea <HAL_RCC_OscConfig+0x9f2>
 80029e4:	4b95      	ldr	r3, [pc, #596]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	e00d      	b.n	8002a06 <HAL_RCC_OscConfig+0xa0e>
 80029ea:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80029ee:	2202      	movs	r2, #2
 80029f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	fa93 f2a3 	rbit	r2, r3
 80029fc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	4b8e      	ldr	r3, [pc, #568]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002a0a:	2102      	movs	r1, #2
 8002a0c:	6011      	str	r1, [r2, #0]
 8002a0e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002a12:	6812      	ldr	r2, [r2, #0]
 8002a14:	fa92 f1a2 	rbit	r1, r2
 8002a18:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002a1c:	6011      	str	r1, [r2, #0]
  return result;
 8002a1e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002a22:	6812      	ldr	r2, [r2, #0]
 8002a24:	fab2 f282 	clz	r2, r2
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	f002 021f 	and.w	r2, r2, #31
 8002a34:	2101      	movs	r1, #1
 8002a36:	fa01 f202 	lsl.w	r2, r1, r2
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1a0      	bne.n	8002982 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a40:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d105      	bne.n	8002a54 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a48:	4b7c      	ldr	r3, [pc, #496]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	4a7b      	ldr	r2, [pc, #492]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002a4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a52:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a54:	1d3b      	adds	r3, r7, #4
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 81d9 	beq.w	8002e12 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a60:	4b76      	ldr	r3, [pc, #472]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f003 030c 	and.w	r3, r3, #12
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	f000 81a6 	beq.w	8002dba <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a6e:	1d3b      	adds	r3, r7, #4
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	f040 811e 	bne.w	8002cb6 <HAL_RCC_OscConfig+0xcbe>
 8002a7a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a7e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002a82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a84:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	fa93 f2a3 	rbit	r2, r3
 8002a8e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002a92:	601a      	str	r2, [r3, #0]
  return result;
 8002a94:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002a98:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a9a:	fab3 f383 	clz	r3, r3
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002aa4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	461a      	mov	r2, r3
 8002aac:	2300      	movs	r3, #0
 8002aae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab0:	f7fd fe12 	bl	80006d8 <HAL_GetTick>
 8002ab4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab8:	e009      	b.n	8002ace <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aba:	f7fd fe0d 	bl	80006d8 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e1a2      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
 8002ace:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002ad2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ad6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	fa93 f2a3 	rbit	r2, r3
 8002ae2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002ae6:	601a      	str	r2, [r3, #0]
  return result;
 8002ae8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002aec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aee:	fab3 f383 	clz	r3, r3
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	095b      	lsrs	r3, r3, #5
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d102      	bne.n	8002b08 <HAL_RCC_OscConfig+0xb10>
 8002b02:	4b4e      	ldr	r3, [pc, #312]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	e01b      	b.n	8002b40 <HAL_RCC_OscConfig+0xb48>
 8002b08:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002b0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b12:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	fa93 f2a3 	rbit	r2, r3
 8002b1c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002b20:	601a      	str	r2, [r3, #0]
 8002b22:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b26:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	fa93 f2a3 	rbit	r2, r3
 8002b36:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	4b3f      	ldr	r3, [pc, #252]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b40:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002b44:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002b48:	6011      	str	r1, [r2, #0]
 8002b4a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002b4e:	6812      	ldr	r2, [r2, #0]
 8002b50:	fa92 f1a2 	rbit	r1, r2
 8002b54:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002b58:	6011      	str	r1, [r2, #0]
  return result;
 8002b5a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	fab2 f282 	clz	r2, r2
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	f042 0220 	orr.w	r2, r2, #32
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	f002 021f 	and.w	r2, r2, #31
 8002b70:	2101      	movs	r1, #1
 8002b72:	fa01 f202 	lsl.w	r2, r1, r2
 8002b76:	4013      	ands	r3, r2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d19e      	bne.n	8002aba <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b7c:	4b2f      	ldr	r3, [pc, #188]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b80:	f023 020f 	bic.w	r2, r3, #15
 8002b84:	1d3b      	adds	r3, r7, #4
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8a:	492c      	ldr	r1, [pc, #176]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002b90:	4b2a      	ldr	r3, [pc, #168]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002b98:	1d3b      	adds	r3, r7, #4
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6a19      	ldr	r1, [r3, #32]
 8002b9e:	1d3b      	adds	r3, r7, #4
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	69db      	ldr	r3, [r3, #28]
 8002ba4:	430b      	orrs	r3, r1
 8002ba6:	4925      	ldr	r1, [pc, #148]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]
 8002bac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002bb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002bb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	fa93 f2a3 	rbit	r2, r3
 8002bc0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002bc4:	601a      	str	r2, [r3, #0]
  return result;
 8002bc6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002bca:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bcc:	fab3 f383 	clz	r3, r3
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002bd6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	461a      	mov	r2, r3
 8002bde:	2301      	movs	r3, #1
 8002be0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be2:	f7fd fd79 	bl	80006d8 <HAL_GetTick>
 8002be6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bea:	e009      	b.n	8002c00 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bec:	f7fd fd74 	bl	80006d8 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d901      	bls.n	8002c00 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e109      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
 8002c00:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002c04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	fa93 f2a3 	rbit	r2, r3
 8002c14:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002c18:	601a      	str	r2, [r3, #0]
  return result;
 8002c1a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002c1e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c20:	fab3 f383 	clz	r3, r3
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	095b      	lsrs	r3, r3, #5
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	f043 0301 	orr.w	r3, r3, #1
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d105      	bne.n	8002c40 <HAL_RCC_OscConfig+0xc48>
 8002c34:	4b01      	ldr	r3, [pc, #4]	; (8002c3c <HAL_RCC_OscConfig+0xc44>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	e01e      	b.n	8002c78 <HAL_RCC_OscConfig+0xc80>
 8002c3a:	bf00      	nop
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	fa93 f2a3 	rbit	r2, r3
 8002c54:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002c58:	601a      	str	r2, [r3, #0]
 8002c5a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	fa93 f2a3 	rbit	r2, r3
 8002c6e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	4b6a      	ldr	r3, [pc, #424]	; (8002e20 <HAL_RCC_OscConfig+0xe28>)
 8002c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c78:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002c7c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002c80:	6011      	str	r1, [r2, #0]
 8002c82:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	fa92 f1a2 	rbit	r1, r2
 8002c8c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002c90:	6011      	str	r1, [r2, #0]
  return result;
 8002c92:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002c96:	6812      	ldr	r2, [r2, #0]
 8002c98:	fab2 f282 	clz	r2, r2
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	f042 0220 	orr.w	r2, r2, #32
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	f002 021f 	and.w	r2, r2, #31
 8002ca8:	2101      	movs	r1, #1
 8002caa:	fa01 f202 	lsl.w	r2, r1, r2
 8002cae:	4013      	ands	r3, r2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d09b      	beq.n	8002bec <HAL_RCC_OscConfig+0xbf4>
 8002cb4:	e0ad      	b.n	8002e12 <HAL_RCC_OscConfig+0xe1a>
 8002cb6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002cba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002cbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	fa93 f2a3 	rbit	r2, r3
 8002cca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cce:	601a      	str	r2, [r3, #0]
  return result;
 8002cd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cd4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd6:	fab3 f383 	clz	r3, r3
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ce0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	2300      	movs	r3, #0
 8002cea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cec:	f7fd fcf4 	bl	80006d8 <HAL_GetTick>
 8002cf0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cf4:	e009      	b.n	8002d0a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cf6:	f7fd fcef 	bl	80006d8 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e084      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
 8002d0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	fa93 f2a3 	rbit	r2, r3
 8002d1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d22:	601a      	str	r2, [r3, #0]
  return result;
 8002d24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d28:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d2a:	fab3 f383 	clz	r3, r3
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	095b      	lsrs	r3, r3, #5
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d102      	bne.n	8002d44 <HAL_RCC_OscConfig+0xd4c>
 8002d3e:	4b38      	ldr	r3, [pc, #224]	; (8002e20 <HAL_RCC_OscConfig+0xe28>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	e01b      	b.n	8002d7c <HAL_RCC_OscConfig+0xd84>
 8002d44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	fa93 f2a3 	rbit	r2, r3
 8002d58:	f107 0320 	add.w	r3, r7, #32
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	f107 031c 	add.w	r3, r7, #28
 8002d62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	f107 031c 	add.w	r3, r7, #28
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	fa93 f2a3 	rbit	r2, r3
 8002d72:	f107 0318 	add.w	r3, r7, #24
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	4b29      	ldr	r3, [pc, #164]	; (8002e20 <HAL_RCC_OscConfig+0xe28>)
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	f107 0214 	add.w	r2, r7, #20
 8002d80:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d84:	6011      	str	r1, [r2, #0]
 8002d86:	f107 0214 	add.w	r2, r7, #20
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	fa92 f1a2 	rbit	r1, r2
 8002d90:	f107 0210 	add.w	r2, r7, #16
 8002d94:	6011      	str	r1, [r2, #0]
  return result;
 8002d96:	f107 0210 	add.w	r2, r7, #16
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	fab2 f282 	clz	r2, r2
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	f042 0220 	orr.w	r2, r2, #32
 8002da6:	b2d2      	uxtb	r2, r2
 8002da8:	f002 021f 	and.w	r2, r2, #31
 8002dac:	2101      	movs	r1, #1
 8002dae:	fa01 f202 	lsl.w	r2, r1, r2
 8002db2:	4013      	ands	r3, r2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d19e      	bne.n	8002cf6 <HAL_RCC_OscConfig+0xcfe>
 8002db8:	e02b      	b.n	8002e12 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dba:	1d3b      	adds	r3, r7, #4
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d101      	bne.n	8002dc8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e025      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dc8:	4b15      	ldr	r3, [pc, #84]	; (8002e20 <HAL_RCC_OscConfig+0xe28>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002dd0:	4b13      	ldr	r3, [pc, #76]	; (8002e20 <HAL_RCC_OscConfig+0xe28>)
 8002dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002dd8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002ddc:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002de0:	1d3b      	adds	r3, r7, #4
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d111      	bne.n	8002e0e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002dea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002dee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002df2:	1d3b      	adds	r3, r7, #4
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d108      	bne.n	8002e0e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002dfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e00:	f003 020f 	and.w	r2, r3, #15
 8002e04:	1d3b      	adds	r3, r7, #4
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d001      	beq.n	8002e12 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e000      	b.n	8002e14 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40021000 	.word	0x40021000

08002e24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b09e      	sub	sp, #120	; 0x78
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e162      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e3c:	4b90      	ldr	r3, [pc, #576]	; (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d910      	bls.n	8002e6c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e4a:	4b8d      	ldr	r3, [pc, #564]	; (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f023 0207 	bic.w	r2, r3, #7
 8002e52:	498b      	ldr	r1, [pc, #556]	; (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e5a:	4b89      	ldr	r3, [pc, #548]	; (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d001      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e14a      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d008      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e78:	4b82      	ldr	r3, [pc, #520]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	497f      	ldr	r1, [pc, #508]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 80dc 	beq.w	8003050 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d13c      	bne.n	8002f1a <HAL_RCC_ClockConfig+0xf6>
 8002ea0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ea4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ea8:	fa93 f3a3 	rbit	r3, r3
 8002eac:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb0:	fab3 f383 	clz	r3, r3
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	095b      	lsrs	r3, r3, #5
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d102      	bne.n	8002eca <HAL_RCC_ClockConfig+0xa6>
 8002ec4:	4b6f      	ldr	r3, [pc, #444]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	e00f      	b.n	8002eea <HAL_RCC_ClockConfig+0xc6>
 8002eca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ece:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ed2:	fa93 f3a3 	rbit	r3, r3
 8002ed6:	667b      	str	r3, [r7, #100]	; 0x64
 8002ed8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002edc:	663b      	str	r3, [r7, #96]	; 0x60
 8002ede:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ee0:	fa93 f3a3 	rbit	r3, r3
 8002ee4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ee6:	4b67      	ldr	r3, [pc, #412]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002eee:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ef0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ef2:	fa92 f2a2 	rbit	r2, r2
 8002ef6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002ef8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002efa:	fab2 f282 	clz	r2, r2
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	f042 0220 	orr.w	r2, r2, #32
 8002f04:	b2d2      	uxtb	r2, r2
 8002f06:	f002 021f 	and.w	r2, r2, #31
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d17b      	bne.n	800300e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e0f3      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d13c      	bne.n	8002f9c <HAL_RCC_ClockConfig+0x178>
 8002f22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f26:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002f30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f32:	fab3 f383 	clz	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	095b      	lsrs	r3, r3, #5
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d102      	bne.n	8002f4c <HAL_RCC_ClockConfig+0x128>
 8002f46:	4b4f      	ldr	r3, [pc, #316]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	e00f      	b.n	8002f6c <HAL_RCC_ClockConfig+0x148>
 8002f4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f50:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f54:	fa93 f3a3 	rbit	r3, r3
 8002f58:	647b      	str	r3, [r7, #68]	; 0x44
 8002f5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f5e:	643b      	str	r3, [r7, #64]	; 0x40
 8002f60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f62:	fa93 f3a3 	rbit	r3, r3
 8002f66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f68:	4b46      	ldr	r3, [pc, #280]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f70:	63ba      	str	r2, [r7, #56]	; 0x38
 8002f72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f74:	fa92 f2a2 	rbit	r2, r2
 8002f78:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002f7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f7c:	fab2 f282 	clz	r2, r2
 8002f80:	b2d2      	uxtb	r2, r2
 8002f82:	f042 0220 	orr.w	r2, r2, #32
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	f002 021f 	and.w	r2, r2, #31
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d13a      	bne.n	800300e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0b2      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa2:	fa93 f3a3 	rbit	r3, r3
 8002fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002faa:	fab3 f383 	clz	r3, r3
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	095b      	lsrs	r3, r3, #5
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	f043 0301 	orr.w	r3, r3, #1
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d102      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0x1a0>
 8002fbe:	4b31      	ldr	r3, [pc, #196]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	e00d      	b.n	8002fe0 <HAL_RCC_ClockConfig+0x1bc>
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fca:	fa93 f3a3 	rbit	r3, r3
 8002fce:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	623b      	str	r3, [r7, #32]
 8002fd4:	6a3b      	ldr	r3, [r7, #32]
 8002fd6:	fa93 f3a3 	rbit	r3, r3
 8002fda:	61fb      	str	r3, [r7, #28]
 8002fdc:	4b29      	ldr	r3, [pc, #164]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8002fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	61ba      	str	r2, [r7, #24]
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	fa92 f2a2 	rbit	r2, r2
 8002fea:	617a      	str	r2, [r7, #20]
  return result;
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	fab2 f282 	clz	r2, r2
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	f042 0220 	orr.w	r2, r2, #32
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	f002 021f 	and.w	r2, r2, #31
 8002ffe:	2101      	movs	r1, #1
 8003000:	fa01 f202 	lsl.w	r2, r1, r2
 8003004:	4013      	ands	r3, r2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e079      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300e:	4b1d      	ldr	r3, [pc, #116]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f023 0203 	bic.w	r2, r3, #3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	491a      	ldr	r1, [pc, #104]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 800301c:	4313      	orrs	r3, r2
 800301e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003020:	f7fd fb5a 	bl	80006d8 <HAL_GetTick>
 8003024:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003026:	e00a      	b.n	800303e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003028:	f7fd fb56 	bl	80006d8 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	f241 3288 	movw	r2, #5000	; 0x1388
 8003036:	4293      	cmp	r3, r2
 8003038:	d901      	bls.n	800303e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e061      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303e:	4b11      	ldr	r3, [pc, #68]	; (8003084 <HAL_RCC_ClockConfig+0x260>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 020c 	and.w	r2, r3, #12
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	429a      	cmp	r2, r3
 800304e:	d1eb      	bne.n	8003028 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003050:	4b0b      	ldr	r3, [pc, #44]	; (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	429a      	cmp	r2, r3
 800305c:	d214      	bcs.n	8003088 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305e:	4b08      	ldr	r3, [pc, #32]	; (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f023 0207 	bic.w	r2, r3, #7
 8003066:	4906      	ldr	r1, [pc, #24]	; (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	4313      	orrs	r3, r2
 800306c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800306e:	4b04      	ldr	r3, [pc, #16]	; (8003080 <HAL_RCC_ClockConfig+0x25c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	429a      	cmp	r2, r3
 800307a:	d005      	beq.n	8003088 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e040      	b.n	8003102 <HAL_RCC_ClockConfig+0x2de>
 8003080:	40022000 	.word	0x40022000
 8003084:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003094:	4b1d      	ldr	r3, [pc, #116]	; (800310c <HAL_RCC_ClockConfig+0x2e8>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	491a      	ldr	r1, [pc, #104]	; (800310c <HAL_RCC_ClockConfig+0x2e8>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d009      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030b2:	4b16      	ldr	r3, [pc, #88]	; (800310c <HAL_RCC_ClockConfig+0x2e8>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	4912      	ldr	r1, [pc, #72]	; (800310c <HAL_RCC_ClockConfig+0x2e8>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80030c6:	f000 f829 	bl	800311c <HAL_RCC_GetSysClockFreq>
 80030ca:	4601      	mov	r1, r0
 80030cc:	4b0f      	ldr	r3, [pc, #60]	; (800310c <HAL_RCC_ClockConfig+0x2e8>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030d4:	22f0      	movs	r2, #240	; 0xf0
 80030d6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	fa92 f2a2 	rbit	r2, r2
 80030de:	60fa      	str	r2, [r7, #12]
  return result;
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	fab2 f282 	clz	r2, r2
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	40d3      	lsrs	r3, r2
 80030ea:	4a09      	ldr	r2, [pc, #36]	; (8003110 <HAL_RCC_ClockConfig+0x2ec>)
 80030ec:	5cd3      	ldrb	r3, [r2, r3]
 80030ee:	fa21 f303 	lsr.w	r3, r1, r3
 80030f2:	4a08      	ldr	r2, [pc, #32]	; (8003114 <HAL_RCC_ClockConfig+0x2f0>)
 80030f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80030f6:	4b08      	ldr	r3, [pc, #32]	; (8003118 <HAL_RCC_ClockConfig+0x2f4>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fd faa8 	bl	8000650 <HAL_InitTick>
  
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3778      	adds	r7, #120	; 0x78
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
 8003110:	0800369c 	.word	0x0800369c
 8003114:	20000000 	.word	0x20000000
 8003118:	20000004 	.word	0x20000004

0800311c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800311c:	b480      	push	{r7}
 800311e:	b08b      	sub	sp, #44	; 0x2c
 8003120:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	61fb      	str	r3, [r7, #28]
 8003126:	2300      	movs	r3, #0
 8003128:	61bb      	str	r3, [r7, #24]
 800312a:	2300      	movs	r3, #0
 800312c:	627b      	str	r3, [r7, #36]	; 0x24
 800312e:	2300      	movs	r3, #0
 8003130:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003132:	2300      	movs	r3, #0
 8003134:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003136:	4b2a      	ldr	r3, [pc, #168]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	f003 030c 	and.w	r3, r3, #12
 8003142:	2b04      	cmp	r3, #4
 8003144:	d002      	beq.n	800314c <HAL_RCC_GetSysClockFreq+0x30>
 8003146:	2b08      	cmp	r3, #8
 8003148:	d003      	beq.n	8003152 <HAL_RCC_GetSysClockFreq+0x36>
 800314a:	e03f      	b.n	80031cc <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800314c:	4b25      	ldr	r3, [pc, #148]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800314e:	623b      	str	r3, [r7, #32]
      break;
 8003150:	e03f      	b.n	80031d2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003158:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800315c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	fa92 f2a2 	rbit	r2, r2
 8003164:	607a      	str	r2, [r7, #4]
  return result;
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	fab2 f282 	clz	r2, r2
 800316c:	b2d2      	uxtb	r2, r2
 800316e:	40d3      	lsrs	r3, r2
 8003170:	4a1d      	ldr	r2, [pc, #116]	; (80031e8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003172:	5cd3      	ldrb	r3, [r2, r3]
 8003174:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003176:	4b1a      	ldr	r3, [pc, #104]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317a:	f003 030f 	and.w	r3, r3, #15
 800317e:	220f      	movs	r2, #15
 8003180:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	fa92 f2a2 	rbit	r2, r2
 8003188:	60fa      	str	r2, [r7, #12]
  return result;
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	fab2 f282 	clz	r2, r2
 8003190:	b2d2      	uxtb	r2, r2
 8003192:	40d3      	lsrs	r3, r2
 8003194:	4a15      	ldr	r2, [pc, #84]	; (80031ec <HAL_RCC_GetSysClockFreq+0xd0>)
 8003196:	5cd3      	ldrb	r3, [r2, r3]
 8003198:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d008      	beq.n	80031b6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80031a4:	4a0f      	ldr	r2, [pc, #60]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xc8>)
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	fb02 f303 	mul.w	r3, r2, r3
 80031b2:	627b      	str	r3, [r7, #36]	; 0x24
 80031b4:	e007      	b.n	80031c6 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80031b6:	4a0b      	ldr	r2, [pc, #44]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xc8>)
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	fb02 f303 	mul.w	r3, r2, r3
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80031c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c8:	623b      	str	r3, [r7, #32]
      break;
 80031ca:	e002      	b.n	80031d2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031cc:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xc8>)
 80031ce:	623b      	str	r3, [r7, #32]
      break;
 80031d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031d2:	6a3b      	ldr	r3, [r7, #32]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	372c      	adds	r7, #44	; 0x2c
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	40021000 	.word	0x40021000
 80031e4:	007a1200 	.word	0x007a1200
 80031e8:	080036ac 	.word	0x080036ac
 80031ec:	080036bc 	.word	0x080036bc

080031f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b092      	sub	sp, #72	; 0x48
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003200:	2300      	movs	r3, #0
 8003202:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 80d4 	beq.w	80033bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003214:	4b4e      	ldr	r3, [pc, #312]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10e      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003220:	4b4b      	ldr	r3, [pc, #300]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	4a4a      	ldr	r2, [pc, #296]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800322a:	61d3      	str	r3, [r2, #28]
 800322c:	4b48      	ldr	r3, [pc, #288]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800322e:	69db      	ldr	r3, [r3, #28]
 8003230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003238:	2301      	movs	r3, #1
 800323a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323e:	4b45      	ldr	r3, [pc, #276]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003246:	2b00      	cmp	r3, #0
 8003248:	d118      	bne.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800324a:	4b42      	ldr	r3, [pc, #264]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a41      	ldr	r2, [pc, #260]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003254:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003256:	f7fd fa3f 	bl	80006d8 <HAL_GetTick>
 800325a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325c:	e008      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800325e:	f7fd fa3b 	bl	80006d8 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b64      	cmp	r3, #100	; 0x64
 800326a:	d901      	bls.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e1d6      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003270:	4b38      	ldr	r3, [pc, #224]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800327c:	4b34      	ldr	r3, [pc, #208]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003284:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003288:	2b00      	cmp	r3, #0
 800328a:	f000 8084 	beq.w	8003396 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003296:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003298:	429a      	cmp	r2, r3
 800329a:	d07c      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800329c:	4b2c      	ldr	r3, [pc, #176]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80032a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032aa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ae:	fa93 f3a3 	rbit	r3, r3
 80032b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80032b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80032b6:	fab3 f383 	clz	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	461a      	mov	r2, r3
 80032be:	4b26      	ldr	r3, [pc, #152]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80032c0:	4413      	add	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	461a      	mov	r2, r3
 80032c6:	2301      	movs	r3, #1
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d2:	fa93 f3a3 	rbit	r3, r3
 80032d6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80032d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032da:	fab3 f383 	clz	r3, r3
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	461a      	mov	r2, r3
 80032e2:	4b1d      	ldr	r3, [pc, #116]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80032e4:	4413      	add	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	461a      	mov	r2, r3
 80032ea:	2300      	movs	r3, #0
 80032ec:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80032ee:	4a18      	ldr	r2, [pc, #96]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032f2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80032f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d04b      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fe:	f7fd f9eb 	bl	80006d8 <HAL_GetTick>
 8003302:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003304:	e00a      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003306:	f7fd f9e7 	bl	80006d8 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	f241 3288 	movw	r2, #5000	; 0x1388
 8003314:	4293      	cmp	r3, r2
 8003316:	d901      	bls.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e180      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800331c:	2302      	movs	r3, #2
 800331e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003322:	fa93 f3a3 	rbit	r3, r3
 8003326:	627b      	str	r3, [r7, #36]	; 0x24
 8003328:	2302      	movs	r3, #2
 800332a:	623b      	str	r3, [r7, #32]
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	fa93 f3a3 	rbit	r3, r3
 8003332:	61fb      	str	r3, [r7, #28]
  return result;
 8003334:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003336:	fab3 f383 	clz	r3, r3
 800333a:	b2db      	uxtb	r3, r3
 800333c:	095b      	lsrs	r3, r3, #5
 800333e:	b2db      	uxtb	r3, r3
 8003340:	f043 0302 	orr.w	r3, r3, #2
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d108      	bne.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800334a:	4b01      	ldr	r3, [pc, #4]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	e00d      	b.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003350:	40021000 	.word	0x40021000
 8003354:	40007000 	.word	0x40007000
 8003358:	10908100 	.word	0x10908100
 800335c:	2302      	movs	r3, #2
 800335e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	fa93 f3a3 	rbit	r3, r3
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	4ba0      	ldr	r3, [pc, #640]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800336a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336c:	2202      	movs	r2, #2
 800336e:	613a      	str	r2, [r7, #16]
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	fa92 f2a2 	rbit	r2, r2
 8003376:	60fa      	str	r2, [r7, #12]
  return result;
 8003378:	68fa      	ldr	r2, [r7, #12]
 800337a:	fab2 f282 	clz	r2, r2
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003384:	b2d2      	uxtb	r2, r2
 8003386:	f002 021f 	and.w	r2, r2, #31
 800338a:	2101      	movs	r1, #1
 800338c:	fa01 f202 	lsl.w	r2, r1, r2
 8003390:	4013      	ands	r3, r2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d0b7      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003396:	4b95      	ldr	r3, [pc, #596]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	4992      	ldr	r1, [pc, #584]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033a8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d105      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033b0:	4b8e      	ldr	r3, [pc, #568]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	4a8d      	ldr	r2, [pc, #564]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033ba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0301 	and.w	r3, r3, #1
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d008      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033c8:	4b88      	ldr	r3, [pc, #544]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033cc:	f023 0203 	bic.w	r2, r3, #3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	4985      	ldr	r1, [pc, #532]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d008      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033e6:	4b81      	ldr	r3, [pc, #516]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	497e      	ldr	r1, [pc, #504]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0304 	and.w	r3, r3, #4
 8003400:	2b00      	cmp	r3, #0
 8003402:	d008      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003404:	4b79      	ldr	r3, [pc, #484]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003408:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	4976      	ldr	r1, [pc, #472]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003412:	4313      	orrs	r3, r2
 8003414:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0320 	and.w	r3, r3, #32
 800341e:	2b00      	cmp	r3, #0
 8003420:	d008      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003422:	4b72      	ldr	r3, [pc, #456]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003426:	f023 0210 	bic.w	r2, r3, #16
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	69db      	ldr	r3, [r3, #28]
 800342e:	496f      	ldr	r1, [pc, #444]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003430:	4313      	orrs	r3, r2
 8003432:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d008      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003440:	4b6a      	ldr	r3, [pc, #424]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800344c:	4967      	ldr	r1, [pc, #412]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800344e:	4313      	orrs	r3, r2
 8003450:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345a:	2b00      	cmp	r3, #0
 800345c:	d008      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800345e:	4b63      	ldr	r3, [pc, #396]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003462:	f023 0220 	bic.w	r2, r3, #32
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	4960      	ldr	r1, [pc, #384]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800346c:	4313      	orrs	r3, r2
 800346e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d008      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800347c:	4b5b      	ldr	r3, [pc, #364]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800347e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003480:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003488:	4958      	ldr	r1, [pc, #352]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800348a:	4313      	orrs	r3, r2
 800348c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0308 	and.w	r3, r3, #8
 8003496:	2b00      	cmp	r3, #0
 8003498:	d008      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800349a:	4b54      	ldr	r3, [pc, #336]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	4951      	ldr	r1, [pc, #324]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0310 	and.w	r3, r3, #16
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034b8:	4b4c      	ldr	r3, [pc, #304]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	4949      	ldr	r1, [pc, #292]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d008      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034d6:	4b45      	ldr	r3, [pc, #276]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e2:	4942      	ldr	r1, [pc, #264]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d008      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034f4:	4b3d      	ldr	r3, [pc, #244]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003500:	493a      	ldr	r1, [pc, #232]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003502:	4313      	orrs	r3, r2
 8003504:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800350e:	2b00      	cmp	r3, #0
 8003510:	d008      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003512:	4b36      	ldr	r3, [pc, #216]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003516:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351e:	4933      	ldr	r1, [pc, #204]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003520:	4313      	orrs	r3, r2
 8003522:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d008      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003530:	4b2e      	ldr	r3, [pc, #184]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003534:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800353c:	492b      	ldr	r1, [pc, #172]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800353e:	4313      	orrs	r3, r2
 8003540:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d008      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800354e:	4b27      	ldr	r3, [pc, #156]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	4924      	ldr	r1, [pc, #144]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800355c:	4313      	orrs	r3, r2
 800355e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d008      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800356c:	4b1f      	ldr	r3, [pc, #124]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800356e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003570:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003578:	491c      	ldr	r1, [pc, #112]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800357a:	4313      	orrs	r3, r2
 800357c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d008      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800358a:	4b18      	ldr	r3, [pc, #96]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003596:	4915      	ldr	r1, [pc, #84]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003598:	4313      	orrs	r3, r2
 800359a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d008      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80035a8:	4b10      	ldr	r3, [pc, #64]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b4:	490d      	ldr	r1, [pc, #52]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d008      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80035c6:	4b09      	ldr	r3, [pc, #36]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ca:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035d2:	4906      	ldr	r1, [pc, #24]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00c      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80035e4:	4b01      	ldr	r3, [pc, #4]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	e002      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80035ea:	bf00      	nop
 80035ec:	40021000 	.word	0x40021000
 80035f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035f8:	490b      	ldr	r1, [pc, #44]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d008      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800360a:	4b07      	ldr	r3, [pc, #28]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003616:	4904      	ldr	r1, [pc, #16]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003618:	4313      	orrs	r3, r2
 800361a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3748      	adds	r7, #72	; 0x48
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40021000 	.word	0x40021000

0800362c <__libc_init_array>:
 800362c:	b570      	push	{r4, r5, r6, lr}
 800362e:	4e0d      	ldr	r6, [pc, #52]	; (8003664 <__libc_init_array+0x38>)
 8003630:	4c0d      	ldr	r4, [pc, #52]	; (8003668 <__libc_init_array+0x3c>)
 8003632:	1ba4      	subs	r4, r4, r6
 8003634:	10a4      	asrs	r4, r4, #2
 8003636:	2500      	movs	r5, #0
 8003638:	42a5      	cmp	r5, r4
 800363a:	d109      	bne.n	8003650 <__libc_init_array+0x24>
 800363c:	4e0b      	ldr	r6, [pc, #44]	; (800366c <__libc_init_array+0x40>)
 800363e:	4c0c      	ldr	r4, [pc, #48]	; (8003670 <__libc_init_array+0x44>)
 8003640:	f000 f820 	bl	8003684 <_init>
 8003644:	1ba4      	subs	r4, r4, r6
 8003646:	10a4      	asrs	r4, r4, #2
 8003648:	2500      	movs	r5, #0
 800364a:	42a5      	cmp	r5, r4
 800364c:	d105      	bne.n	800365a <__libc_init_array+0x2e>
 800364e:	bd70      	pop	{r4, r5, r6, pc}
 8003650:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003654:	4798      	blx	r3
 8003656:	3501      	adds	r5, #1
 8003658:	e7ee      	b.n	8003638 <__libc_init_array+0xc>
 800365a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800365e:	4798      	blx	r3
 8003660:	3501      	adds	r5, #1
 8003662:	e7f2      	b.n	800364a <__libc_init_array+0x1e>
 8003664:	080036cc 	.word	0x080036cc
 8003668:	080036cc 	.word	0x080036cc
 800366c:	080036cc 	.word	0x080036cc
 8003670:	080036d0 	.word	0x080036d0

08003674 <memset>:
 8003674:	4402      	add	r2, r0
 8003676:	4603      	mov	r3, r0
 8003678:	4293      	cmp	r3, r2
 800367a:	d100      	bne.n	800367e <memset+0xa>
 800367c:	4770      	bx	lr
 800367e:	f803 1b01 	strb.w	r1, [r3], #1
 8003682:	e7f9      	b.n	8003678 <memset+0x4>

08003684 <_init>:
 8003684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003686:	bf00      	nop
 8003688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800368a:	bc08      	pop	{r3}
 800368c:	469e      	mov	lr, r3
 800368e:	4770      	bx	lr

08003690 <_fini>:
 8003690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003692:	bf00      	nop
 8003694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003696:	bc08      	pop	{r3}
 8003698:	469e      	mov	lr, r3
 800369a:	4770      	bx	lr
