
STM32F407_FreeRTOS_UART2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002050  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080021e0  080021e0  000121e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002258  08002258  00012258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002260  08002260  00012260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002264  08002264  00012264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000008  20000000  08002268  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
  8 .bss          00003dec  20000008  20000008  00020008  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003df4  20003df4  00020008  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 11 .debug_info   00017423  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003030  00000000  00000000  0003745b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00007f6b  00000000  00000000  0003a48b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c18  00000000  00000000  000423f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f08  00000000  00000000  00043010  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002284c  00000000  00000000  00043f18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b559  00000000  00000000  00066764  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cae36  00000000  00000000  00071cbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013caf3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002308  00000000  00000000  0013cb70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000008 	.word	0x20000008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080021c8 	.word	0x080021c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000000c 	.word	0x2000000c
 80001cc:	080021c8 	.word	0x080021c8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e0:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80004e2:	4b08      	ldr	r3, [pc, #32]	; (8000504 <HAL_InitTick+0x24>)
{
 80004e4:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80004e6:	6818      	ldr	r0, [r3, #0]
 80004e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80004f0:	f000 f878 	bl	80005e4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004f4:	2200      	movs	r2, #0
 80004f6:	4621      	mov	r1, r4
 80004f8:	f04f 30ff 	mov.w	r0, #4294967295
 80004fc:	f000 f83e 	bl	800057c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000500:	2000      	movs	r0, #0
 8000502:	bd10      	pop	{r4, pc}
 8000504:	20000004 	.word	0x20000004

08000508 <HAL_Init>:
{
 8000508:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800050a:	4b0b      	ldr	r3, [pc, #44]	; (8000538 <HAL_Init+0x30>)
 800050c:	681a      	ldr	r2, [r3, #0]
 800050e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000512:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800051a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000522:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000524:	2003      	movs	r0, #3
 8000526:	f000 f817 	bl	8000558 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800052a:	200f      	movs	r0, #15
 800052c:	f7ff ffd8 	bl	80004e0 <HAL_InitTick>
  HAL_MspInit();
 8000530:	f001 fd58 	bl	8001fe4 <HAL_MspInit>
}
 8000534:	2000      	movs	r0, #0
 8000536:	bd08      	pop	{r3, pc}
 8000538:	40023c00 	.word	0x40023c00

0800053c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800053c:	4a02      	ldr	r2, [pc, #8]	; (8000548 <HAL_IncTick+0xc>)
 800053e:	6813      	ldr	r3, [r2, #0]
 8000540:	3301      	adds	r3, #1
 8000542:	6013      	str	r3, [r2, #0]
}
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	20003d70 	.word	0x20003d70

0800054c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800054c:	4b01      	ldr	r3, [pc, #4]	; (8000554 <HAL_GetTick+0x8>)
 800054e:	6818      	ldr	r0, [r3, #0]
}
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	20003d70 	.word	0x20003d70

08000558 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000558:	4a07      	ldr	r2, [pc, #28]	; (8000578 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800055a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800055c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000560:	041b      	lsls	r3, r3, #16
 8000562:	0c1b      	lsrs	r3, r3, #16
 8000564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000568:	0200      	lsls	r0, r0, #8
 800056a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800056e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000572:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000574:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000576:	4770      	bx	lr
 8000578:	e000ed00 	.word	0xe000ed00

0800057c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800057c:	4b17      	ldr	r3, [pc, #92]	; (80005dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800057e:	b570      	push	{r4, r5, r6, lr}
 8000580:	68dc      	ldr	r4, [r3, #12]
 8000582:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000586:	f1c4 0507 	rsb	r5, r4, #7
 800058a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800058c:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000590:	bf28      	it	cs
 8000592:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000594:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000598:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800059a:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800059e:	bf8c      	ite	hi
 80005a0:	3c03      	subhi	r4, #3
 80005a2:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a4:	ea21 0303 	bic.w	r3, r1, r3
 80005a8:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005aa:	fa06 f404 	lsl.w	r4, r6, r4
 80005ae:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) < 0)
 80005b2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b4:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b8:	bfa8      	it	ge
 80005ba:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 80005be:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c2:	bfbc      	itt	lt
 80005c4:	f000 000f 	andlt.w	r0, r0, #15
 80005c8:	4a05      	ldrlt	r2, [pc, #20]	; (80005e0 <HAL_NVIC_SetPriority+0x64>)
 80005ca:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005cc:	bfaa      	itet	ge
 80005ce:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d2:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d4:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80005d8:	bd70      	pop	{r4, r5, r6, pc}
 80005da:	bf00      	nop
 80005dc:	e000ed00 	.word	0xe000ed00
 80005e0:	e000ed14 	.word	0xe000ed14

080005e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005e4:	3801      	subs	r0, #1
 80005e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005ea:	d20a      	bcs.n	8000602 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005ec:	4b06      	ldr	r3, [pc, #24]	; (8000608 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ee:	4a07      	ldr	r2, [pc, #28]	; (800060c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005f0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f2:	21f0      	movs	r1, #240	; 0xf0
 80005f4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005f8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005fa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005fc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000602:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	e000e010 	.word	0xe000e010
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000610:	4b04      	ldr	r3, [pc, #16]	; (8000624 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000612:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000614:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000616:	bf0c      	ite	eq
 8000618:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800061c:	f022 0204 	bicne.w	r2, r2, #4
 8000620:	601a      	str	r2, [r3, #0]
  }
}
 8000622:	4770      	bx	lr
 8000624:	e000e010 	.word	0xe000e010

08000628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800062c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800062e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000630:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80007e0 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000634:	4a68      	ldr	r2, [pc, #416]	; (80007d8 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000636:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80007e4 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800063a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800063c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800063e:	f04f 0c01 	mov.w	ip, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000642:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000644:	fa0c fc03 	lsl.w	ip, ip, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000648:	ea04 060c 	and.w	r6, r4, ip
    if(iocurrent == ioposition)
 800064c:	45b4      	cmp	ip, r6
 800064e:	f040 80ae 	bne.w	80007ae <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000652:	684c      	ldr	r4, [r1, #4]
 8000654:	f024 0710 	bic.w	r7, r4, #16
 8000658:	2f02      	cmp	r7, #2
 800065a:	d116      	bne.n	800068a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 800065c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000660:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000664:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000668:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800066c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000670:	f04f 0e0f 	mov.w	lr, #15
 8000674:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000678:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800067c:	690d      	ldr	r5, [r1, #16]
 800067e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000682:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000686:	f8ca 5020 	str.w	r5, [sl, #32]
 800068a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800068e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000690:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000694:	fa05 f50a 	lsl.w	r5, r5, sl
 8000698:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800069a:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800069e:	ea05 0b0b 	and.w	fp, r5, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006a2:	fa0e fe0a 	lsl.w	lr, lr, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006a6:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006a8:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006ac:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80006ae:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006b2:	d811      	bhi.n	80006d8 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80006b4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80006b6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80006ba:	68cf      	ldr	r7, [r1, #12]
 80006bc:	fa07 fe0a 	lsl.w	lr, r7, sl
 80006c0:	ea4e 070b 	orr.w	r7, lr, fp
        GPIOx->OSPEEDR = temp;
 80006c4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80006c6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80006c8:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80006cc:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80006d0:	409f      	lsls	r7, r3
 80006d2:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OTYPER = temp;
 80006d6:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80006d8:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80006da:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80006dc:	688f      	ldr	r7, [r1, #8]
 80006de:	fa07 f70a 	lsl.w	r7, r7, sl
 80006e2:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80006e4:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006e6:	00e5      	lsls	r5, r4, #3
 80006e8:	d561      	bpl.n	80007ae <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ea:	f04f 0b00 	mov.w	fp, #0
 80006ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80006f2:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006f6:	4d39      	ldr	r5, [pc, #228]	; (80007dc <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006f8:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80006fc:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000700:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000704:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000708:	9703      	str	r7, [sp, #12]
 800070a:	9f03      	ldr	r7, [sp, #12]
 800070c:	f023 0703 	bic.w	r7, r3, #3
 8000710:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000714:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000718:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800071c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000720:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000724:	f04f 0c0f 	mov.w	ip, #15
 8000728:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800072c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800072e:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000732:	d043      	beq.n	80007bc <HAL_GPIO_Init+0x194>
 8000734:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000738:	42a8      	cmp	r0, r5
 800073a:	d041      	beq.n	80007c0 <HAL_GPIO_Init+0x198>
 800073c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000740:	42a8      	cmp	r0, r5
 8000742:	d03f      	beq.n	80007c4 <HAL_GPIO_Init+0x19c>
 8000744:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000748:	42a8      	cmp	r0, r5
 800074a:	d03d      	beq.n	80007c8 <HAL_GPIO_Init+0x1a0>
 800074c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000750:	42a8      	cmp	r0, r5
 8000752:	d03b      	beq.n	80007cc <HAL_GPIO_Init+0x1a4>
 8000754:	4548      	cmp	r0, r9
 8000756:	d03b      	beq.n	80007d0 <HAL_GPIO_Init+0x1a8>
 8000758:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800075c:	42a8      	cmp	r0, r5
 800075e:	d039      	beq.n	80007d4 <HAL_GPIO_Init+0x1ac>
 8000760:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000764:	42a8      	cmp	r0, r5
 8000766:	bf14      	ite	ne
 8000768:	2508      	movne	r5, #8
 800076a:	2507      	moveq	r5, #7
 800076c:	fa05 f50e 	lsl.w	r5, r5, lr
 8000770:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000774:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000776:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000778:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800077a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800077e:	bf0c      	ite	eq
 8000780:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000782:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000784:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000786:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000788:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800078c:	bf0c      	ite	eq
 800078e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000790:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000792:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000794:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000796:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800079a:	bf0c      	ite	eq
 800079c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800079e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80007a0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80007a2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007a4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80007a6:	bf54      	ite	pl
 80007a8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80007aa:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80007ac:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80007ae:	3301      	adds	r3, #1
 80007b0:	2b10      	cmp	r3, #16
 80007b2:	f47f af44 	bne.w	800063e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80007b6:	b005      	add	sp, #20
 80007b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007bc:	465d      	mov	r5, fp
 80007be:	e7d5      	b.n	800076c <HAL_GPIO_Init+0x144>
 80007c0:	2501      	movs	r5, #1
 80007c2:	e7d3      	b.n	800076c <HAL_GPIO_Init+0x144>
 80007c4:	2502      	movs	r5, #2
 80007c6:	e7d1      	b.n	800076c <HAL_GPIO_Init+0x144>
 80007c8:	2503      	movs	r5, #3
 80007ca:	e7cf      	b.n	800076c <HAL_GPIO_Init+0x144>
 80007cc:	2504      	movs	r5, #4
 80007ce:	e7cd      	b.n	800076c <HAL_GPIO_Init+0x144>
 80007d0:	2505      	movs	r5, #5
 80007d2:	e7cb      	b.n	800076c <HAL_GPIO_Init+0x144>
 80007d4:	2506      	movs	r5, #6
 80007d6:	e7c9      	b.n	800076c <HAL_GPIO_Init+0x144>
 80007d8:	40013c00 	.word	0x40013c00
 80007dc:	40020000 	.word	0x40020000
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40021400 	.word	0x40021400

080007e8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007e8:	b10a      	cbz	r2, 80007ee <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007ea:	6181      	str	r1, [r0, #24]
  }
}
 80007ec:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007ee:	0409      	lsls	r1, r1, #16
 80007f0:	e7fb      	b.n	80007ea <HAL_GPIO_WritePin+0x2>
	...

080007f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80007f6:	4604      	mov	r4, r0
 80007f8:	b910      	cbnz	r0, 8000800 <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 80007fa:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80007fc:	b003      	add	sp, #12
 80007fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000800:	6803      	ldr	r3, [r0, #0]
 8000802:	07d8      	lsls	r0, r3, #31
 8000804:	d43b      	bmi.n	800087e <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000806:	6823      	ldr	r3, [r4, #0]
 8000808:	0799      	lsls	r1, r3, #30
 800080a:	f100 8084 	bmi.w	8000916 <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800080e:	6823      	ldr	r3, [r4, #0]
 8000810:	071e      	lsls	r6, r3, #28
 8000812:	f100 80c6 	bmi.w	80009a2 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000816:	6823      	ldr	r3, [r4, #0]
 8000818:	075d      	lsls	r5, r3, #29
 800081a:	d52a      	bpl.n	8000872 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 800081c:	2300      	movs	r3, #0
 800081e:	9301      	str	r3, [sp, #4]
 8000820:	4baa      	ldr	r3, [pc, #680]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 8000822:	4dab      	ldr	r5, [pc, #684]	; (8000ad0 <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8000824:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000826:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800082a:	641a      	str	r2, [r3, #64]	; 0x40
 800082c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000832:	9301      	str	r3, [sp, #4]
 8000834:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8000836:	682b      	ldr	r3, [r5, #0]
 8000838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800083c:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800083e:	f7ff fe85 	bl	800054c <HAL_GetTick>
 8000842:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000844:	682b      	ldr	r3, [r5, #0]
 8000846:	05da      	lsls	r2, r3, #23
 8000848:	f140 80cd 	bpl.w	80009e6 <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800084c:	68a3      	ldr	r3, [r4, #8]
 800084e:	4d9f      	ldr	r5, [pc, #636]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
 8000850:	2b01      	cmp	r3, #1
 8000852:	f040 80cf 	bne.w	80009f4 <HAL_RCC_OscConfig+0x200>
 8000856:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800085e:	f7ff fe75 	bl	800054c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000862:	4d9a      	ldr	r5, [pc, #616]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8000864:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000866:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800086a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800086c:	079b      	lsls	r3, r3, #30
 800086e:	f140 80e2 	bpl.w	8000a36 <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000872:	69a2      	ldr	r2, [r4, #24]
 8000874:	2a00      	cmp	r2, #0
 8000876:	f040 80e5 	bne.w	8000a44 <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 800087a:	2000      	movs	r0, #0
 800087c:	e7be      	b.n	80007fc <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800087e:	4b93      	ldr	r3, [pc, #588]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
 8000880:	689a      	ldr	r2, [r3, #8]
 8000882:	f002 020c 	and.w	r2, r2, #12
 8000886:	2a04      	cmp	r2, #4
 8000888:	d007      	beq.n	800089a <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800088a:	689a      	ldr	r2, [r3, #8]
 800088c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000890:	2a08      	cmp	r2, #8
 8000892:	d10a      	bne.n	80008aa <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	025a      	lsls	r2, r3, #9
 8000898:	d507      	bpl.n	80008aa <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800089a:	4b8c      	ldr	r3, [pc, #560]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	039b      	lsls	r3, r3, #14
 80008a0:	d5b1      	bpl.n	8000806 <HAL_RCC_OscConfig+0x12>
 80008a2:	6863      	ldr	r3, [r4, #4]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d1ae      	bne.n	8000806 <HAL_RCC_OscConfig+0x12>
 80008a8:	e7a7      	b.n	80007fa <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008aa:	6863      	ldr	r3, [r4, #4]
 80008ac:	4d87      	ldr	r5, [pc, #540]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
 80008ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008b2:	d111      	bne.n	80008d8 <HAL_RCC_OscConfig+0xe4>
 80008b4:	682b      	ldr	r3, [r5, #0]
 80008b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008ba:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80008bc:	f7ff fe46 	bl	800054c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008c0:	4d82      	ldr	r5, [pc, #520]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 80008c2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008c4:	682b      	ldr	r3, [r5, #0]
 80008c6:	039f      	lsls	r7, r3, #14
 80008c8:	d49d      	bmi.n	8000806 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008ca:	f7ff fe3f 	bl	800054c <HAL_GetTick>
 80008ce:	1b80      	subs	r0, r0, r6
 80008d0:	2864      	cmp	r0, #100	; 0x64
 80008d2:	d9f7      	bls.n	80008c4 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 80008d4:	2003      	movs	r0, #3
 80008d6:	e791      	b.n	80007fc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008dc:	d104      	bne.n	80008e8 <HAL_RCC_OscConfig+0xf4>
 80008de:	682b      	ldr	r3, [r5, #0]
 80008e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008e4:	602b      	str	r3, [r5, #0]
 80008e6:	e7e5      	b.n	80008b4 <HAL_RCC_OscConfig+0xc0>
 80008e8:	682a      	ldr	r2, [r5, #0]
 80008ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80008ee:	602a      	str	r2, [r5, #0]
 80008f0:	682a      	ldr	r2, [r5, #0]
 80008f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80008f6:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d1df      	bne.n	80008bc <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 80008fc:	f7ff fe26 	bl	800054c <HAL_GetTick>
 8000900:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000902:	682b      	ldr	r3, [r5, #0]
 8000904:	0398      	lsls	r0, r3, #14
 8000906:	f57f af7e 	bpl.w	8000806 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800090a:	f7ff fe1f 	bl	800054c <HAL_GetTick>
 800090e:	1b80      	subs	r0, r0, r6
 8000910:	2864      	cmp	r0, #100	; 0x64
 8000912:	d9f6      	bls.n	8000902 <HAL_RCC_OscConfig+0x10e>
 8000914:	e7de      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000916:	4b6d      	ldr	r3, [pc, #436]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
 8000918:	689a      	ldr	r2, [r3, #8]
 800091a:	f012 0f0c 	tst.w	r2, #12
 800091e:	d007      	beq.n	8000930 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000920:	689a      	ldr	r2, [r3, #8]
 8000922:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000926:	2a08      	cmp	r2, #8
 8000928:	d112      	bne.n	8000950 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	0259      	lsls	r1, r3, #9
 800092e:	d40f      	bmi.n	8000950 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000930:	4b66      	ldr	r3, [pc, #408]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	0792      	lsls	r2, r2, #30
 8000936:	d503      	bpl.n	8000940 <HAL_RCC_OscConfig+0x14c>
 8000938:	68e2      	ldr	r2, [r4, #12]
 800093a:	2a01      	cmp	r2, #1
 800093c:	f47f af5d 	bne.w	80007fa <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	6921      	ldr	r1, [r4, #16]
 8000944:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000948:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800094c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800094e:	e75e      	b.n	800080e <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000950:	68e2      	ldr	r2, [r4, #12]
 8000952:	4b60      	ldr	r3, [pc, #384]	; (8000ad4 <HAL_RCC_OscConfig+0x2e0>)
 8000954:	b1b2      	cbz	r2, 8000984 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000956:	2201      	movs	r2, #1
 8000958:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800095a:	f7ff fdf7 	bl	800054c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800095e:	4d5b      	ldr	r5, [pc, #364]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8000960:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000962:	682b      	ldr	r3, [r5, #0]
 8000964:	079b      	lsls	r3, r3, #30
 8000966:	d507      	bpl.n	8000978 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000968:	682b      	ldr	r3, [r5, #0]
 800096a:	6922      	ldr	r2, [r4, #16]
 800096c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000970:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000974:	602b      	str	r3, [r5, #0]
 8000976:	e74a      	b.n	800080e <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000978:	f7ff fde8 	bl	800054c <HAL_GetTick>
 800097c:	1b80      	subs	r0, r0, r6
 800097e:	2802      	cmp	r0, #2
 8000980:	d9ef      	bls.n	8000962 <HAL_RCC_OscConfig+0x16e>
 8000982:	e7a7      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8000984:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000986:	f7ff fde1 	bl	800054c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800098a:	4d50      	ldr	r5, [pc, #320]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 800098c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800098e:	682b      	ldr	r3, [r5, #0]
 8000990:	079f      	lsls	r7, r3, #30
 8000992:	f57f af3c 	bpl.w	800080e <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000996:	f7ff fdd9 	bl	800054c <HAL_GetTick>
 800099a:	1b80      	subs	r0, r0, r6
 800099c:	2802      	cmp	r0, #2
 800099e:	d9f6      	bls.n	800098e <HAL_RCC_OscConfig+0x19a>
 80009a0:	e798      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80009a2:	6962      	ldr	r2, [r4, #20]
 80009a4:	4b4c      	ldr	r3, [pc, #304]	; (8000ad8 <HAL_RCC_OscConfig+0x2e4>)
 80009a6:	b17a      	cbz	r2, 80009c8 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 80009a8:	2201      	movs	r2, #1
 80009aa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80009ac:	f7ff fdce 	bl	800054c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009b0:	4d46      	ldr	r5, [pc, #280]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 80009b2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009b4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80009b6:	0798      	lsls	r0, r3, #30
 80009b8:	f53f af2d 	bmi.w	8000816 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009bc:	f7ff fdc6 	bl	800054c <HAL_GetTick>
 80009c0:	1b80      	subs	r0, r0, r6
 80009c2:	2802      	cmp	r0, #2
 80009c4:	d9f6      	bls.n	80009b4 <HAL_RCC_OscConfig+0x1c0>
 80009c6:	e785      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 80009c8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80009ca:	f7ff fdbf 	bl	800054c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009ce:	4d3f      	ldr	r5, [pc, #252]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 80009d0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009d2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80009d4:	0799      	lsls	r1, r3, #30
 80009d6:	f57f af1e 	bpl.w	8000816 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009da:	f7ff fdb7 	bl	800054c <HAL_GetTick>
 80009de:	1b80      	subs	r0, r0, r6
 80009e0:	2802      	cmp	r0, #2
 80009e2:	d9f6      	bls.n	80009d2 <HAL_RCC_OscConfig+0x1de>
 80009e4:	e776      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80009e6:	f7ff fdb1 	bl	800054c <HAL_GetTick>
 80009ea:	1b80      	subs	r0, r0, r6
 80009ec:	2802      	cmp	r0, #2
 80009ee:	f67f af29 	bls.w	8000844 <HAL_RCC_OscConfig+0x50>
 80009f2:	e76f      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009f4:	2b05      	cmp	r3, #5
 80009f6:	d104      	bne.n	8000a02 <HAL_RCC_OscConfig+0x20e>
 80009f8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80009fa:	f043 0304 	orr.w	r3, r3, #4
 80009fe:	672b      	str	r3, [r5, #112]	; 0x70
 8000a00:	e729      	b.n	8000856 <HAL_RCC_OscConfig+0x62>
 8000a02:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000a04:	f022 0201 	bic.w	r2, r2, #1
 8000a08:	672a      	str	r2, [r5, #112]	; 0x70
 8000a0a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000a0c:	f022 0204 	bic.w	r2, r2, #4
 8000a10:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	f47f af23 	bne.w	800085e <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 8000a18:	f7ff fd98 	bl	800054c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a1c:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000a20:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a22:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a24:	0798      	lsls	r0, r3, #30
 8000a26:	f57f af24 	bpl.w	8000872 <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a2a:	f7ff fd8f 	bl	800054c <HAL_GetTick>
 8000a2e:	1b80      	subs	r0, r0, r6
 8000a30:	42b8      	cmp	r0, r7
 8000a32:	d9f6      	bls.n	8000a22 <HAL_RCC_OscConfig+0x22e>
 8000a34:	e74e      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a36:	f7ff fd89 	bl	800054c <HAL_GetTick>
 8000a3a:	1b80      	subs	r0, r0, r6
 8000a3c:	42b8      	cmp	r0, r7
 8000a3e:	f67f af14 	bls.w	800086a <HAL_RCC_OscConfig+0x76>
 8000a42:	e747      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000a44:	4d21      	ldr	r5, [pc, #132]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
 8000a46:	68ab      	ldr	r3, [r5, #8]
 8000a48:	f003 030c 	and.w	r3, r3, #12
 8000a4c:	2b08      	cmp	r3, #8
 8000a4e:	f43f aed4 	beq.w	80007fa <HAL_RCC_OscConfig+0x6>
 8000a52:	4e22      	ldr	r6, [pc, #136]	; (8000adc <HAL_RCC_OscConfig+0x2e8>)
 8000a54:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a56:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000a58:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a5a:	d12a      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 8000a5c:	f7ff fd76 	bl	800054c <HAL_GetTick>
 8000a60:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000a62:	682b      	ldr	r3, [r5, #0]
 8000a64:	0199      	lsls	r1, r3, #6
 8000a66:	d41e      	bmi.n	8000aa6 <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a68:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8000a6c:	4313      	orrs	r3, r2
 8000a6e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000a70:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000a74:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000a76:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000a7a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a7c:	4c13      	ldr	r4, [pc, #76]	; (8000acc <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a7e:	0852      	lsrs	r2, r2, #1
 8000a80:	3a01      	subs	r2, #1
 8000a82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a86:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a88:	2301      	movs	r3, #1
 8000a8a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000a8c:	f7ff fd5e 	bl	800054c <HAL_GetTick>
 8000a90:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a92:	6823      	ldr	r3, [r4, #0]
 8000a94:	019a      	lsls	r2, r3, #6
 8000a96:	f53f aef0 	bmi.w	800087a <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a9a:	f7ff fd57 	bl	800054c <HAL_GetTick>
 8000a9e:	1b40      	subs	r0, r0, r5
 8000aa0:	2802      	cmp	r0, #2
 8000aa2:	d9f6      	bls.n	8000a92 <HAL_RCC_OscConfig+0x29e>
 8000aa4:	e716      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aa6:	f7ff fd51 	bl	800054c <HAL_GetTick>
 8000aaa:	1bc0      	subs	r0, r0, r7
 8000aac:	2802      	cmp	r0, #2
 8000aae:	d9d8      	bls.n	8000a62 <HAL_RCC_OscConfig+0x26e>
 8000ab0:	e710      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8000ab2:	f7ff fd4b 	bl	800054c <HAL_GetTick>
 8000ab6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ab8:	682b      	ldr	r3, [r5, #0]
 8000aba:	019b      	lsls	r3, r3, #6
 8000abc:	f57f aedd 	bpl.w	800087a <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ac0:	f7ff fd44 	bl	800054c <HAL_GetTick>
 8000ac4:	1b00      	subs	r0, r0, r4
 8000ac6:	2802      	cmp	r0, #2
 8000ac8:	d9f6      	bls.n	8000ab8 <HAL_RCC_OscConfig+0x2c4>
 8000aca:	e703      	b.n	80008d4 <HAL_RCC_OscConfig+0xe0>
 8000acc:	40023800 	.word	0x40023800
 8000ad0:	40007000 	.word	0x40007000
 8000ad4:	42470000 	.word	0x42470000
 8000ad8:	42470e80 	.word	0x42470e80
 8000adc:	42470060 	.word	0x42470060

08000ae0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ae0:	4913      	ldr	r1, [pc, #76]	; (8000b30 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000ae2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ae4:	688b      	ldr	r3, [r1, #8]
 8000ae6:	f003 030c 	and.w	r3, r3, #12
 8000aea:	2b04      	cmp	r3, #4
 8000aec:	d003      	beq.n	8000af6 <HAL_RCC_GetSysClockFreq+0x16>
 8000aee:	2b08      	cmp	r3, #8
 8000af0:	d003      	beq.n	8000afa <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000af2:	4810      	ldr	r0, [pc, #64]	; (8000b34 <HAL_RCC_GetSysClockFreq+0x54>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 8000af4:	e000      	b.n	8000af8 <HAL_RCC_GetSysClockFreq+0x18>
      sysclockfreq = HSE_VALUE;
 8000af6:	4810      	ldr	r0, [pc, #64]	; (8000b38 <HAL_RCC_GetSysClockFreq+0x58>)
}
 8000af8:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000afa:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000afc:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000afe:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b00:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b04:	bf14      	ite	ne
 8000b06:	480c      	ldrne	r0, [pc, #48]	; (8000b38 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b08:	480a      	ldreq	r0, [pc, #40]	; (8000b34 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b0a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000b0e:	bf18      	it	ne
 8000b10:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b12:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b16:	fba1 0100 	umull	r0, r1, r1, r0
 8000b1a:	f7ff fb61 	bl	80001e0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000b1e:	4b04      	ldr	r3, [pc, #16]	; (8000b30 <HAL_RCC_GetSysClockFreq+0x50>)
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000b26:	3301      	adds	r3, #1
 8000b28:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000b2a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b2e:	e7e3      	b.n	8000af8 <HAL_RCC_GetSysClockFreq+0x18>
 8000b30:	40023800 	.word	0x40023800
 8000b34:	00f42400 	.word	0x00f42400
 8000b38:	007a1200 	.word	0x007a1200

08000b3c <HAL_RCC_ClockConfig>:
{
 8000b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b40:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000b42:	4604      	mov	r4, r0
 8000b44:	b910      	cbnz	r0, 8000b4c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000b46:	2001      	movs	r0, #1
}
 8000b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000b4c:	4b43      	ldr	r3, [pc, #268]	; (8000c5c <HAL_RCC_ClockConfig+0x120>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	f002 020f 	and.w	r2, r2, #15
 8000b54:	428a      	cmp	r2, r1
 8000b56:	d327      	bcc.n	8000ba8 <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b58:	6821      	ldr	r1, [r4, #0]
 8000b5a:	078f      	lsls	r7, r1, #30
 8000b5c:	d42c      	bmi.n	8000bb8 <HAL_RCC_ClockConfig+0x7c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b5e:	07c8      	lsls	r0, r1, #31
 8000b60:	d43f      	bmi.n	8000be2 <HAL_RCC_ClockConfig+0xa6>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000b62:	4b3e      	ldr	r3, [pc, #248]	; (8000c5c <HAL_RCC_ClockConfig+0x120>)
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	f002 020f 	and.w	r2, r2, #15
 8000b6a:	42aa      	cmp	r2, r5
 8000b6c:	d864      	bhi.n	8000c38 <HAL_RCC_ClockConfig+0xfc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b6e:	6822      	ldr	r2, [r4, #0]
 8000b70:	0751      	lsls	r1, r2, #29
 8000b72:	d46a      	bmi.n	8000c4a <HAL_RCC_ClockConfig+0x10e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b74:	0713      	lsls	r3, r2, #28
 8000b76:	d507      	bpl.n	8000b88 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000b78:	4a39      	ldr	r2, [pc, #228]	; (8000c60 <HAL_RCC_ClockConfig+0x124>)
 8000b7a:	6921      	ldr	r1, [r4, #16]
 8000b7c:	6893      	ldr	r3, [r2, #8]
 8000b7e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000b82:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b86:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b88:	f7ff ffaa 	bl	8000ae0 <HAL_RCC_GetSysClockFreq>
 8000b8c:	4b34      	ldr	r3, [pc, #208]	; (8000c60 <HAL_RCC_ClockConfig+0x124>)
 8000b8e:	4a35      	ldr	r2, [pc, #212]	; (8000c64 <HAL_RCC_ClockConfig+0x128>)
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b96:	5cd3      	ldrb	r3, [r2, r3]
 8000b98:	40d8      	lsrs	r0, r3
 8000b9a:	4b33      	ldr	r3, [pc, #204]	; (8000c68 <HAL_RCC_ClockConfig+0x12c>)
 8000b9c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b9e:	200f      	movs	r0, #15
 8000ba0:	f7ff fc9e 	bl	80004e0 <HAL_InitTick>
  return HAL_OK;
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	e7cf      	b.n	8000b48 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ba8:	b2ca      	uxtb	r2, r1
 8000baa:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f003 030f 	and.w	r3, r3, #15
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	d1c7      	bne.n	8000b46 <HAL_RCC_ClockConfig+0xa>
 8000bb6:	e7cf      	b.n	8000b58 <HAL_RCC_ClockConfig+0x1c>
 8000bb8:	4b29      	ldr	r3, [pc, #164]	; (8000c60 <HAL_RCC_ClockConfig+0x124>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bba:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000bbe:	bf1e      	ittt	ne
 8000bc0:	689a      	ldrne	r2, [r3, #8]
 8000bc2:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000bc6:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000bc8:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000bca:	bf42      	ittt	mi
 8000bcc:	689a      	ldrmi	r2, [r3, #8]
 8000bce:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000bd2:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bd4:	689a      	ldr	r2, [r3, #8]
 8000bd6:	68a0      	ldr	r0, [r4, #8]
 8000bd8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000bdc:	4302      	orrs	r2, r0
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	e7bd      	b.n	8000b5e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000be2:	6862      	ldr	r2, [r4, #4]
 8000be4:	4b1e      	ldr	r3, [pc, #120]	; (8000c60 <HAL_RCC_ClockConfig+0x124>)
 8000be6:	2a01      	cmp	r2, #1
 8000be8:	d11c      	bne.n	8000c24 <HAL_RCC_ClockConfig+0xe8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bf0:	d0a9      	beq.n	8000b46 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bf2:	4e1b      	ldr	r6, [pc, #108]	; (8000c60 <HAL_RCC_ClockConfig+0x124>)
 8000bf4:	68b3      	ldr	r3, [r6, #8]
 8000bf6:	f023 0303 	bic.w	r3, r3, #3
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000bfe:	f7ff fca5 	bl	800054c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c02:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000c06:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c08:	68b3      	ldr	r3, [r6, #8]
 8000c0a:	6862      	ldr	r2, [r4, #4]
 8000c0c:	f003 030c 	and.w	r3, r3, #12
 8000c10:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000c14:	d0a5      	beq.n	8000b62 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c16:	f7ff fc99 	bl	800054c <HAL_GetTick>
 8000c1a:	1bc0      	subs	r0, r0, r7
 8000c1c:	4540      	cmp	r0, r8
 8000c1e:	d9f3      	bls.n	8000c08 <HAL_RCC_ClockConfig+0xcc>
        return HAL_TIMEOUT;
 8000c20:	2003      	movs	r0, #3
 8000c22:	e791      	b.n	8000b48 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c24:	1e91      	subs	r1, r2, #2
 8000c26:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c28:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c2a:	d802      	bhi.n	8000c32 <HAL_RCC_ClockConfig+0xf6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c2c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000c30:	e7de      	b.n	8000bf0 <HAL_RCC_ClockConfig+0xb4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c32:	f013 0f02 	tst.w	r3, #2
 8000c36:	e7db      	b.n	8000bf0 <HAL_RCC_ClockConfig+0xb4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c38:	b2ea      	uxtb	r2, r5
 8000c3a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f003 030f 	and.w	r3, r3, #15
 8000c42:	42ab      	cmp	r3, r5
 8000c44:	f47f af7f 	bne.w	8000b46 <HAL_RCC_ClockConfig+0xa>
 8000c48:	e791      	b.n	8000b6e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c4a:	4905      	ldr	r1, [pc, #20]	; (8000c60 <HAL_RCC_ClockConfig+0x124>)
 8000c4c:	68e0      	ldr	r0, [r4, #12]
 8000c4e:	688b      	ldr	r3, [r1, #8]
 8000c50:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000c54:	4303      	orrs	r3, r0
 8000c56:	608b      	str	r3, [r1, #8]
 8000c58:	e78c      	b.n	8000b74 <HAL_RCC_ClockConfig+0x38>
 8000c5a:	bf00      	nop
 8000c5c:	40023c00 	.word	0x40023c00
 8000c60:	40023800 	.word	0x40023800
 8000c64:	08002240 	.word	0x08002240
 8000c68:	20000004 	.word	0x20000004

08000c6c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000c6c:	4b01      	ldr	r3, [pc, #4]	; (8000c74 <HAL_RCC_GetHCLKFreq+0x8>)
 8000c6e:	6818      	ldr	r0, [r3, #0]
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	20000004 	.word	0x20000004

08000c78 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000c78:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <HAL_RCC_GetPCLK1Freq+0x14>)
 8000c7a:	4a05      	ldr	r2, [pc, #20]	; (8000c90 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000c82:	5cd3      	ldrb	r3, [r2, r3]
 8000c84:	4a03      	ldr	r2, [pc, #12]	; (8000c94 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000c86:	6810      	ldr	r0, [r2, #0]
}
 8000c88:	40d8      	lsrs	r0, r3
 8000c8a:	4770      	bx	lr
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	08002250 	.word	0x08002250
 8000c94:	20000004 	.word	0x20000004

08000c98 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000c98:	4b04      	ldr	r3, [pc, #16]	; (8000cac <HAL_RCC_GetPCLK2Freq+0x14>)
 8000c9a:	4a05      	ldr	r2, [pc, #20]	; (8000cb0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000ca2:	5cd3      	ldrb	r3, [r2, r3]
 8000ca4:	4a03      	ldr	r2, [pc, #12]	; (8000cb4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000ca6:	6810      	ldr	r0, [r2, #0]
}
 8000ca8:	40d8      	lsrs	r0, r3
 8000caa:	4770      	bx	lr
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	08002250 	.word	0x08002250
 8000cb4:	20000004 	.word	0x20000004

08000cb8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000cb8:	4a2e      	ldr	r2, [pc, #184]	; (8000d74 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8000cba:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000cbc:	4290      	cmp	r0, r2
 8000cbe:	d012      	beq.n	8000ce6 <TIM_Base_SetConfig+0x2e>
 8000cc0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000cc4:	d00f      	beq.n	8000ce6 <TIM_Base_SetConfig+0x2e>
 8000cc6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000cca:	4290      	cmp	r0, r2
 8000ccc:	d00b      	beq.n	8000ce6 <TIM_Base_SetConfig+0x2e>
 8000cce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cd2:	4290      	cmp	r0, r2
 8000cd4:	d007      	beq.n	8000ce6 <TIM_Base_SetConfig+0x2e>
 8000cd6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cda:	4290      	cmp	r0, r2
 8000cdc:	d003      	beq.n	8000ce6 <TIM_Base_SetConfig+0x2e>
 8000cde:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000ce2:	4290      	cmp	r0, r2
 8000ce4:	d119      	bne.n	8000d1a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000ce6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000cec:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000cee:	4a21      	ldr	r2, [pc, #132]	; (8000d74 <TIM_Base_SetConfig+0xbc>)
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	d029      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000cf4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000cf8:	d026      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000cfa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	d022      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d06:	4290      	cmp	r0, r2
 8000d08:	d01e      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d0e:	4290      	cmp	r0, r2
 8000d10:	d01a      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d12:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000d16:	4290      	cmp	r0, r2
 8000d18:	d016      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d1a:	4a17      	ldr	r2, [pc, #92]	; (8000d78 <TIM_Base_SetConfig+0xc0>)
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	d013      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d00f      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d28:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d2c:	4290      	cmp	r0, r2
 8000d2e:	d00b      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d30:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000d34:	4290      	cmp	r0, r2
 8000d36:	d007      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d3c:	4290      	cmp	r0, r2
 8000d3e:	d003      	beq.n	8000d48 <TIM_Base_SetConfig+0x90>
 8000d40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d44:	4290      	cmp	r0, r2
 8000d46:	d103      	bne.n	8000d50 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d48:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d4e:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8000d50:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d52:	688b      	ldr	r3, [r1, #8]
 8000d54:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d56:	680b      	ldr	r3, [r1, #0]
 8000d58:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <TIM_Base_SetConfig+0xbc>)
 8000d5c:	4298      	cmp	r0, r3
 8000d5e:	d003      	beq.n	8000d68 <TIM_Base_SetConfig+0xb0>
 8000d60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d64:	4298      	cmp	r0, r3
 8000d66:	d101      	bne.n	8000d6c <TIM_Base_SetConfig+0xb4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000d68:	690b      	ldr	r3, [r1, #16]
 8000d6a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	6143      	str	r3, [r0, #20]
}
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	40010000 	.word	0x40010000
 8000d78:	40014000 	.word	0x40014000

08000d7c <HAL_TIM_Base_Init>:
{ 
 8000d7c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000d7e:	4604      	mov	r4, r0
 8000d80:	b1a0      	cbz	r0, 8000dac <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d82:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000d86:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d8a:	b91b      	cbnz	r3, 8000d94 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000d8c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8000d90:	f001 f958 	bl	8002044 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000d94:	2302      	movs	r3, #2
 8000d96:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000d9a:	6820      	ldr	r0, [r4, #0]
 8000d9c:	1d21      	adds	r1, r4, #4
 8000d9e:	f7ff ff8b 	bl	8000cb8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000da2:	2301      	movs	r3, #1
 8000da4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8000da8:	2000      	movs	r0, #0
}
 8000daa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000dac:	2001      	movs	r0, #1
 8000dae:	e7fc      	b.n	8000daa <HAL_TIM_Base_Init+0x2e>

08000db0 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8000db0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000db4:	2b01      	cmp	r3, #1
{
 8000db6:	b510      	push	{r4, lr}
 8000db8:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8000dbc:	d018      	beq.n	8000df0 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8000dbe:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000dc2:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8000dc4:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000dc6:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000dc8:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000dca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000dce:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8000dd0:	685a      	ldr	r2, [r3, #4]
 8000dd2:	4322      	orrs	r2, r4
 8000dd4:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000dd6:	689a      	ldr	r2, [r3, #8]
 8000dd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ddc:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000dde:	689a      	ldr	r2, [r3, #8]
 8000de0:	430a      	orrs	r2, r1
 8000de2:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8000de4:	2301      	movs	r3, #1
 8000de6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8000dea:	2300      	movs	r3, #0
 8000dec:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8000df0:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8000df2:	bd10      	pop	{r4, pc}

08000df4 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8000df8:	6803      	ldr	r3, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000dfa:	68c1      	ldr	r1, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8000dfc:	691a      	ldr	r2, [r3, #16]
{
 8000dfe:	4604      	mov	r4, r0
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000e00:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000e04:	430a      	orrs	r2, r1
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8000e06:	611a      	str	r2, [r3, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e08:	6925      	ldr	r5, [r4, #16]
 8000e0a:	68a2      	ldr	r2, [r4, #8]
  tmpreg = huart->Instance->CR1;
 8000e0c:	68d9      	ldr	r1, [r3, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e0e:	69c0      	ldr	r0, [r0, #28]
 8000e10:	432a      	orrs	r2, r5
 8000e12:	6965      	ldr	r5, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000e14:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e18:	432a      	orrs	r2, r5
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000e1a:	f021 010c 	bic.w	r1, r1, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e1e:	4302      	orrs	r2, r0
 8000e20:	430a      	orrs	r2, r1
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8000e22:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8000e24:	695a      	ldr	r2, [r3, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8000e26:	69a1      	ldr	r1, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8000e28:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8000e2c:	430a      	orrs	r2, r1
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e2e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8000e32:	615a      	str	r2, [r3, #20]
 8000e34:	4a7a      	ldr	r2, [pc, #488]	; (8001020 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e36:	d17b      	bne.n	8000f30 <UART_SetConfig+0x13c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d003      	beq.n	8000e44 <UART_SetConfig+0x50>
 8000e3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d144      	bne.n	8000ece <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000e44:	f7ff ff28 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
 8000e48:	6867      	ldr	r7, [r4, #4]
 8000e4a:	2519      	movs	r5, #25
 8000e4c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000e50:	fb05 f300 	mul.w	r3, r5, r0
 8000e54:	007f      	lsls	r7, r7, #1
 8000e56:	fbb3 f3f7 	udiv	r3, r3, r7
 8000e5a:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e5e:	011f      	lsls	r7, r3, #4
 8000e60:	f7ff ff1a 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
 8000e64:	6863      	ldr	r3, [r4, #4]
 8000e66:	4368      	muls	r0, r5
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	fbb0 f6f3 	udiv	r6, r0, r3
 8000e6e:	f7ff ff13 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
 8000e72:	6863      	ldr	r3, [r4, #4]
 8000e74:	4368      	muls	r0, r5
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e7c:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e80:	fb08 6313 	mls	r3, r8, r3, r6
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	3332      	adds	r3, #50	; 0x32
 8000e88:	fbb3 f3f8 	udiv	r3, r3, r8
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 8000e92:	f7ff ff01 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
 8000e96:	6862      	ldr	r2, [r4, #4]
 8000e98:	4368      	muls	r0, r5
 8000e9a:	0052      	lsls	r2, r2, #1
 8000e9c:	fbb0 f9f2 	udiv	r9, r0, r2
 8000ea0:	f7ff fefa 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000ea4:	6863      	ldr	r3, [r4, #4]
 8000ea6:	6822      	ldr	r2, [r4, #0]
 8000ea8:	4368      	muls	r0, r5
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	fbb0 f3f3 	udiv	r3, r0, r3
 8000eb0:	fbb3 f3f8 	udiv	r3, r3, r8
 8000eb4:	fb08 9313 	mls	r3, r8, r3, r9
 8000eb8:	00db      	lsls	r3, r3, #3
 8000eba:	3332      	adds	r3, #50	; 0x32
 8000ebc:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ec0:	f003 0307 	and.w	r3, r3, #7
 8000ec4:	443b      	add	r3, r7
 8000ec6:	4433      	add	r3, r6
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000ec8:	6093      	str	r3, [r2, #8]
    }
  }
}
 8000eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000ece:	f7ff fed3 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 8000ed2:	6867      	ldr	r7, [r4, #4]
 8000ed4:	2519      	movs	r5, #25
 8000ed6:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000eda:	fb05 f300 	mul.w	r3, r5, r0
 8000ede:	007f      	lsls	r7, r7, #1
 8000ee0:	fbb3 f3f7 	udiv	r3, r3, r7
 8000ee4:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ee8:	011f      	lsls	r7, r3, #4
 8000eea:	f7ff fec5 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 8000eee:	6863      	ldr	r3, [r4, #4]
 8000ef0:	4368      	muls	r0, r5
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	fbb0 f6f3 	udiv	r6, r0, r3
 8000ef8:	f7ff febe 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 8000efc:	6863      	ldr	r3, [r4, #4]
 8000efe:	4368      	muls	r0, r5
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f06:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f0a:	fb08 6313 	mls	r3, r8, r3, r6
 8000f0e:	00db      	lsls	r3, r3, #3
 8000f10:	3332      	adds	r3, #50	; 0x32
 8000f12:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 8000f1c:	f7ff feac 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 8000f20:	6862      	ldr	r2, [r4, #4]
 8000f22:	4368      	muls	r0, r5
 8000f24:	0052      	lsls	r2, r2, #1
 8000f26:	fbb0 f9f2 	udiv	r9, r0, r2
 8000f2a:	f7ff fea5 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 8000f2e:	e7b9      	b.n	8000ea4 <UART_SetConfig+0xb0>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d002      	beq.n	8000f3a <UART_SetConfig+0x146>
 8000f34:	4a3b      	ldr	r2, [pc, #236]	; (8001024 <UART_SetConfig+0x230>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d141      	bne.n	8000fbe <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000f3a:	f7ff fead 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
 8000f3e:	6867      	ldr	r7, [r4, #4]
 8000f40:	2519      	movs	r5, #25
 8000f42:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000f46:	fb05 f300 	mul.w	r3, r5, r0
 8000f4a:	00bf      	lsls	r7, r7, #2
 8000f4c:	fbb3 f3f7 	udiv	r3, r3, r7
 8000f50:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f54:	011f      	lsls	r7, r3, #4
 8000f56:	f7ff fe9f 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
 8000f5a:	6863      	ldr	r3, [r4, #4]
 8000f5c:	4368      	muls	r0, r5
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	fbb0 f6f3 	udiv	r6, r0, r3
 8000f64:	f7ff fe98 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
 8000f68:	6863      	ldr	r3, [r4, #4]
 8000f6a:	4368      	muls	r0, r5
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f72:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f76:	fb08 6313 	mls	r3, r8, r3, r6
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	3332      	adds	r3, #50	; 0x32
 8000f7e:	fbb3 f3f8 	udiv	r3, r3, r8
 8000f82:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8000f86:	f7ff fe87 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
 8000f8a:	6862      	ldr	r2, [r4, #4]
 8000f8c:	4368      	muls	r0, r5
 8000f8e:	0092      	lsls	r2, r2, #2
 8000f90:	fbb0 f9f2 	udiv	r9, r0, r2
 8000f94:	f7ff fe80 	bl	8000c98 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000f98:	6863      	ldr	r3, [r4, #4]
 8000f9a:	6822      	ldr	r2, [r4, #0]
 8000f9c:	4368      	muls	r0, r5
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fa4:	fbb3 f3f8 	udiv	r3, r3, r8
 8000fa8:	fb08 9313 	mls	r3, r8, r3, r9
 8000fac:	011b      	lsls	r3, r3, #4
 8000fae:	3332      	adds	r3, #50	; 0x32
 8000fb0:	fbb3 f3f8 	udiv	r3, r3, r8
 8000fb4:	f003 030f 	and.w	r3, r3, #15
 8000fb8:	4333      	orrs	r3, r6
 8000fba:	443b      	add	r3, r7
 8000fbc:	e784      	b.n	8000ec8 <UART_SetConfig+0xd4>
 8000fbe:	f7ff fe5b 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 8000fc2:	6867      	ldr	r7, [r4, #4]
 8000fc4:	2519      	movs	r5, #25
 8000fc6:	f04f 0864 	mov.w	r8, #100	; 0x64
 8000fca:	fb05 f300 	mul.w	r3, r5, r0
 8000fce:	00bf      	lsls	r7, r7, #2
 8000fd0:	fbb3 f3f7 	udiv	r3, r3, r7
 8000fd4:	fbb3 f3f8 	udiv	r3, r3, r8
 8000fd8:	011f      	lsls	r7, r3, #4
 8000fda:	f7ff fe4d 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 8000fde:	6863      	ldr	r3, [r4, #4]
 8000fe0:	4368      	muls	r0, r5
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	fbb0 f6f3 	udiv	r6, r0, r3
 8000fe8:	f7ff fe46 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 8000fec:	6863      	ldr	r3, [r4, #4]
 8000fee:	4368      	muls	r0, r5
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ff6:	fbb3 f3f8 	udiv	r3, r3, r8
 8000ffa:	fb08 6313 	mls	r3, r8, r3, r6
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	3332      	adds	r3, #50	; 0x32
 8001002:	fbb3 f3f8 	udiv	r3, r3, r8
 8001006:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 800100a:	f7ff fe35 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 800100e:	6862      	ldr	r2, [r4, #4]
 8001010:	4368      	muls	r0, r5
 8001012:	0092      	lsls	r2, r2, #2
 8001014:	fbb0 f9f2 	udiv	r9, r0, r2
 8001018:	f7ff fe2e 	bl	8000c78 <HAL_RCC_GetPCLK1Freq>
 800101c:	e7bc      	b.n	8000f98 <UART_SetConfig+0x1a4>
 800101e:	bf00      	nop
 8001020:	40011000 	.word	0x40011000
 8001024:	40011400 	.word	0x40011400

08001028 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800102a:	4604      	mov	r4, r0
 800102c:	460e      	mov	r6, r1
 800102e:	4617      	mov	r7, r2
 8001030:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001032:	6821      	ldr	r1, [r4, #0]
 8001034:	680b      	ldr	r3, [r1, #0]
 8001036:	ea36 0303 	bics.w	r3, r6, r3
 800103a:	d101      	bne.n	8001040 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800103c:	2000      	movs	r0, #0
 800103e:	e014      	b.n	800106a <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if(Timeout != HAL_MAX_DELAY)
 8001040:	1c6b      	adds	r3, r5, #1
 8001042:	d0f7      	beq.n	8001034 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001044:	b995      	cbnz	r5, 800106c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001046:	6823      	ldr	r3, [r4, #0]
 8001048:	68da      	ldr	r2, [r3, #12]
 800104a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800104e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001050:	695a      	ldr	r2, [r3, #20]
 8001052:	f022 0201 	bic.w	r2, r2, #1
 8001056:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001058:	2320      	movs	r3, #32
 800105a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800105e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001062:	2300      	movs	r3, #0
 8001064:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001068:	2003      	movs	r0, #3
}
 800106a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800106c:	f7ff fa6e 	bl	800054c <HAL_GetTick>
 8001070:	1bc0      	subs	r0, r0, r7
 8001072:	4285      	cmp	r5, r0
 8001074:	d2dd      	bcs.n	8001032 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001076:	e7e6      	b.n	8001046 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001078 <HAL_UART_Init>:
{
 8001078:	b510      	push	{r4, lr}
  if(huart == NULL)
 800107a:	4604      	mov	r4, r0
 800107c:	b340      	cbz	r0, 80010d0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800107e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001082:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001086:	b91b      	cbnz	r3, 8001090 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001088:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800108c:	f000 fff2 	bl	8002074 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001090:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001092:	2324      	movs	r3, #36	; 0x24
 8001094:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001098:	68d3      	ldr	r3, [r2, #12]
 800109a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800109e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80010a0:	4620      	mov	r0, r4
 80010a2:	f7ff fea7 	bl	8000df4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80010a6:	6823      	ldr	r3, [r4, #0]
 80010a8:	691a      	ldr	r2, [r3, #16]
 80010aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80010ae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80010b0:	695a      	ldr	r2, [r3, #20]
 80010b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80010b6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80010b8:	68da      	ldr	r2, [r3, #12]
 80010ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80010be:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010c0:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80010c2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010c4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80010c6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80010ca:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80010ce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80010d0:	2001      	movs	r0, #1
 80010d2:	e7fc      	b.n	80010ce <HAL_UART_Init+0x56>

080010d4 <HAL_UART_Transmit>:
{
 80010d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010d8:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 80010da:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80010de:	2b20      	cmp	r3, #32
{
 80010e0:	4604      	mov	r4, r0
 80010e2:	460d      	mov	r5, r1
 80010e4:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 80010e6:	d14d      	bne.n	8001184 <HAL_UART_Transmit+0xb0>
    if((pData == NULL ) || (Size == 0)) 
 80010e8:	2900      	cmp	r1, #0
 80010ea:	d049      	beq.n	8001180 <HAL_UART_Transmit+0xac>
 80010ec:	2a00      	cmp	r2, #0
 80010ee:	d047      	beq.n	8001180 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 80010f0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d045      	beq.n	8001184 <HAL_UART_Transmit+0xb0>
 80010f8:	2301      	movs	r3, #1
 80010fa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010fe:	2300      	movs	r3, #0
 8001100:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001102:	2321      	movs	r3, #33	; 0x21
 8001104:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001108:	f7ff fa20 	bl	800054c <HAL_GetTick>
    huart->TxXferSize = Size;
 800110c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001110:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001112:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001116:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001118:	b29b      	uxth	r3, r3
 800111a:	b963      	cbnz	r3, 8001136 <HAL_UART_Transmit+0x62>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800111c:	463b      	mov	r3, r7
 800111e:	4632      	mov	r2, r6
 8001120:	2140      	movs	r1, #64	; 0x40
 8001122:	4620      	mov	r0, r4
 8001124:	f7ff ff80 	bl	8001028 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001128:	b9a8      	cbnz	r0, 8001156 <HAL_UART_Transmit+0x82>
      huart->gState = HAL_UART_STATE_READY;
 800112a:	2320      	movs	r3, #32
 800112c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001130:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001134:	e010      	b.n	8001158 <HAL_UART_Transmit+0x84>
      huart->TxXferCount--;
 8001136:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001138:	3b01      	subs	r3, #1
 800113a:	b29b      	uxth	r3, r3
 800113c:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800113e:	68a3      	ldr	r3, [r4, #8]
 8001140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001144:	4632      	mov	r2, r6
 8001146:	463b      	mov	r3, r7
 8001148:	f04f 0180 	mov.w	r1, #128	; 0x80
 800114c:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800114e:	d10e      	bne.n	800116e <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001150:	f7ff ff6a 	bl	8001028 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001154:	b110      	cbz	r0, 800115c <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8001156:	2003      	movs	r0, #3
}
 8001158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800115c:	882b      	ldrh	r3, [r5, #0]
 800115e:	6822      	ldr	r2, [r4, #0]
 8001160:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001164:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001166:	6923      	ldr	r3, [r4, #16]
 8001168:	b943      	cbnz	r3, 800117c <HAL_UART_Transmit+0xa8>
          pData +=2U;
 800116a:	3502      	adds	r5, #2
 800116c:	e7d3      	b.n	8001116 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800116e:	f7ff ff5b 	bl	8001028 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001172:	2800      	cmp	r0, #0
 8001174:	d1ef      	bne.n	8001156 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001176:	6823      	ldr	r3, [r4, #0]
 8001178:	782a      	ldrb	r2, [r5, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	3501      	adds	r5, #1
 800117e:	e7ca      	b.n	8001116 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001180:	2001      	movs	r0, #1
 8001182:	e7e9      	b.n	8001158 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 8001184:	2002      	movs	r0, #2
 8001186:	e7e7      	b.n	8001158 <HAL_UART_Transmit+0x84>

08001188 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001188:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800118a:	f000 f995 	bl	80014b8 <vTaskStartScheduler>
  
  return osOK;
}
 800118e:	2000      	movs	r0, #0
 8001190:	bd08      	pop	{r3, pc}

08001192 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001192:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001194:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8001198:	8a02      	ldrh	r2, [r0, #16]
{
 800119a:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800119c:	e9d0 1500 	ldrd	r1, r5, [r0]
{
 80011a0:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 80011a2:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80011a4:	bf14      	ite	ne
 80011a6:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80011a8:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80011aa:	a803      	add	r0, sp, #12
 80011ac:	e9cd 4000 	strd	r4, r0, [sp]
 80011b0:	4628      	mov	r0, r5
 80011b2:	f000 f8b1 	bl	8001318 <xTaskCreate>
 80011b6:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80011b8:	bf0c      	ite	eq
 80011ba:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 80011bc:	2000      	movne	r0, #0
}
 80011be:	b005      	add	sp, #20
 80011c0:	bd30      	pop	{r4, r5, pc}

080011c2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80011c2:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80011c4:	2800      	cmp	r0, #0
 80011c6:	bf08      	it	eq
 80011c8:	2001      	moveq	r0, #1
 80011ca:	f000 fac1 	bl	8001750 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80011ce:	2000      	movs	r0, #0
 80011d0:	bd08      	pop	{r3, pc}

080011d2 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80011d2:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80011d4:	f000 fb54 	bl	8001880 <xTaskGetSchedulerState>
 80011d8:	2801      	cmp	r0, #1
 80011da:	d003      	beq.n	80011e4 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80011dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80011e0:	f000 bc20 	b.w	8001a24 <xPortSysTickHandler>
}
 80011e4:	bd08      	pop	{r3, pc}

080011e6 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011e6:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80011ea:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011ee:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011f4:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80011f6:	2300      	movs	r3, #0
 80011f8:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80011fa:	4770      	bx	lr

080011fc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001200:	4770      	bx	lr

08001202 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001202:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001204:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001206:	689a      	ldr	r2, [r3, #8]
 8001208:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800120a:	689a      	ldr	r2, [r3, #8]
 800120c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800120e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001210:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001212:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001214:	3301      	adds	r3, #1
 8001216:	6003      	str	r3, [r0, #0]
}
 8001218:	4770      	bx	lr

0800121a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800121a:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800121c:	1c53      	adds	r3, r2, #1
{
 800121e:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001220:	d10a      	bne.n	8001238 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001222:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001228:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800122a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800122c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800122e:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001230:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001232:	3301      	adds	r3, #1
 8001234:	6003      	str	r3, [r0, #0]
}
 8001236:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001238:	f100 0308 	add.w	r3, r0, #8
 800123c:	685c      	ldr	r4, [r3, #4]
 800123e:	6825      	ldr	r5, [r4, #0]
 8001240:	4295      	cmp	r5, r2
 8001242:	d8ef      	bhi.n	8001224 <vListInsert+0xa>
 8001244:	4623      	mov	r3, r4
 8001246:	e7f9      	b.n	800123c <vListInsert+0x22>

08001248 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001248:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800124c:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800124e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001250:	6882      	ldr	r2, [r0, #8]
 8001252:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001254:	6859      	ldr	r1, [r3, #4]
 8001256:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001258:	bf08      	it	eq
 800125a:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800125c:	2200      	movs	r2, #0
 800125e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001260:	6818      	ldr	r0, [r3, #0]
 8001262:	3801      	subs	r0, #1
 8001264:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001266:	4770      	bx	lr

08001268 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001268:	4a06      	ldr	r2, [pc, #24]	; (8001284 <prvResetNextTaskUnblockTime+0x1c>)
 800126a:	6813      	ldr	r3, [r2, #0]
 800126c:	6819      	ldr	r1, [r3, #0]
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <prvResetNextTaskUnblockTime+0x20>)
 8001270:	b919      	cbnz	r1, 800127a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001272:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001276:	601a      	str	r2, [r3, #0]
	}
}
 8001278:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800127a:	6812      	ldr	r2, [r2, #0]
 800127c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800127e:	68d2      	ldr	r2, [r2, #12]
 8001280:	6852      	ldr	r2, [r2, #4]
 8001282:	e7f8      	b.n	8001276 <prvResetNextTaskUnblockTime+0xe>
 8001284:	20000028 	.word	0x20000028
 8001288:	20000100 	.word	0x20000100

0800128c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800128c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800128e:	4b1b      	ldr	r3, [pc, #108]	; (80012fc <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001290:	4e1b      	ldr	r6, [pc, #108]	; (8001300 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8001292:	681c      	ldr	r4, [r3, #0]
{
 8001294:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001296:	6830      	ldr	r0, [r6, #0]
 8001298:	3004      	adds	r0, #4
{
 800129a:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800129c:	f7ff ffd4 	bl	8001248 <uxListRemove>
 80012a0:	4633      	mov	r3, r6
 80012a2:	b940      	cbnz	r0, 80012b6 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80012a4:	6831      	ldr	r1, [r6, #0]
 80012a6:	4e17      	ldr	r6, [pc, #92]	; (8001304 <prvAddCurrentTaskToDelayedList+0x78>)
 80012a8:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80012aa:	6832      	ldr	r2, [r6, #0]
 80012ac:	2001      	movs	r0, #1
 80012ae:	4088      	lsls	r0, r1
 80012b0:	ea22 0200 	bic.w	r2, r2, r0
 80012b4:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80012b6:	1c6a      	adds	r2, r5, #1
 80012b8:	d107      	bne.n	80012ca <prvAddCurrentTaskToDelayedList+0x3e>
 80012ba:	b137      	cbz	r7, 80012ca <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80012bc:	6819      	ldr	r1, [r3, #0]
 80012be:	4812      	ldr	r0, [pc, #72]	; (8001308 <prvAddCurrentTaskToDelayedList+0x7c>)
 80012c0:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80012c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80012c6:	f7ff bf9c 	b.w	8001202 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	1964      	adds	r4, r4, r5
 80012ce:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 80012d0:	d307      	bcc.n	80012e2 <prvAddCurrentTaskToDelayedList+0x56>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80012d2:	4a0e      	ldr	r2, [pc, #56]	; (800130c <prvAddCurrentTaskToDelayedList+0x80>)
 80012d4:	6810      	ldr	r0, [r2, #0]
 80012d6:	6819      	ldr	r1, [r3, #0]
}
 80012d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80012dc:	3104      	adds	r1, #4
 80012de:	f7ff bf9c 	b.w	800121a <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80012e2:	4a0b      	ldr	r2, [pc, #44]	; (8001310 <prvAddCurrentTaskToDelayedList+0x84>)
 80012e4:	6810      	ldr	r0, [r2, #0]
 80012e6:	6819      	ldr	r1, [r3, #0]
 80012e8:	3104      	adds	r1, #4
 80012ea:	f7ff ff96 	bl	800121a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80012ee:	4b09      	ldr	r3, [pc, #36]	; (8001314 <prvAddCurrentTaskToDelayedList+0x88>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 80012f4:	bf88      	it	hi
 80012f6:	601c      	strhi	r4, [r3, #0]
}
 80012f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000148 	.word	0x20000148
 8001300:	20000024 	.word	0x20000024
 8001304:	200000d0 	.word	0x200000d0
 8001308:	20000120 	.word	0x20000120
 800130c:	2000002c 	.word	0x2000002c
 8001310:	20000028 	.word	0x20000028
 8001314:	20000100 	.word	0x20000100

08001318 <xTaskCreate>:
	{
 8001318:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800131c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8001320:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001322:	4650      	mov	r0, sl
	{
 8001324:	460f      	mov	r7, r1
 8001326:	4699      	mov	r9, r3
 8001328:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800132a:	f000 fc3f 	bl	8001bac <pvPortMalloc>
			if( pxStack != NULL )
 800132e:	4605      	mov	r5, r0
 8001330:	2800      	cmp	r0, #0
 8001332:	f000 8097 	beq.w	8001464 <xTaskCreate+0x14c>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001336:	2054      	movs	r0, #84	; 0x54
 8001338:	f000 fc38 	bl	8001bac <pvPortMalloc>
				if( pxNewTCB != NULL )
 800133c:	4604      	mov	r4, r0
 800133e:	2800      	cmp	r0, #0
 8001340:	f000 808d 	beq.w	800145e <xTaskCreate+0x146>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001344:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8001348:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800134a:	4455      	add	r5, sl
 800134c:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800134e:	f025 0a07 	bic.w	sl, r5, #7
 8001352:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8001356:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001358:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800135c:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8001360:	7819      	ldrb	r1, [r3, #0]
 8001362:	b109      	cbz	r1, 8001368 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001364:	429f      	cmp	r7, r3
 8001366:	d1f7      	bne.n	8001358 <xTaskCreate+0x40>
 8001368:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800136a:	2d06      	cmp	r5, #6
 800136c:	bf28      	it	cs
 800136e:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001370:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001374:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8001376:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 8001378:	e9c4 5b11 	strd	r5, fp, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800137c:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800137e:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001382:	f7ff ff3b 	bl	80011fc <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001386:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800138a:	f104 0018 	add.w	r0, r4, #24
 800138e:	f7ff ff35 	bl	80011fc <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8001392:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001396:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001398:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800139a:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800139c:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80013a0:	464a      	mov	r2, r9
 80013a2:	4641      	mov	r1, r8
 80013a4:	4650      	mov	r0, sl
 80013a6:	f000 faad 	bl	8001904 <pxPortInitialiseStack>
 80013aa:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80013ac:	b106      	cbz	r6, 80013b0 <xTaskCreate+0x98>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80013ae:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 80013b0:	f000 fad0 	bl	8001954 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80013b4:	4b32      	ldr	r3, [pc, #200]	; (8001480 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 80013b6:	4e33      	ldr	r6, [pc, #204]	; (8001484 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 80014b0 <xTaskCreate+0x198>
 80013be:	3201      	adds	r2, #1
 80013c0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80013c2:	6835      	ldr	r5, [r6, #0]
 80013c4:	2d00      	cmp	r5, #0
 80013c6:	d150      	bne.n	800146a <xTaskCreate+0x152>
			pxCurrentTCB = pxNewTCB;
 80013c8:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d11f      	bne.n	8001410 <xTaskCreate+0xf8>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80013d0:	f04f 0914 	mov.w	r9, #20
 80013d4:	fb09 8005 	mla	r0, r9, r5, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80013d8:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80013da:	f7ff ff04 	bl	80011e6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80013de:	2d07      	cmp	r5, #7
 80013e0:	d1f8      	bne.n	80013d4 <xTaskCreate+0xbc>
	vListInitialise( &xDelayedTaskList1 );
 80013e2:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80014b4 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 80013e6:	4d28      	ldr	r5, [pc, #160]	; (8001488 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 80013e8:	4648      	mov	r0, r9
 80013ea:	f7ff fefc 	bl	80011e6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80013ee:	4628      	mov	r0, r5
 80013f0:	f7ff fef9 	bl	80011e6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80013f4:	4825      	ldr	r0, [pc, #148]	; (800148c <xTaskCreate+0x174>)
 80013f6:	f7ff fef6 	bl	80011e6 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80013fa:	4825      	ldr	r0, [pc, #148]	; (8001490 <xTaskCreate+0x178>)
 80013fc:	f7ff fef3 	bl	80011e6 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001400:	4824      	ldr	r0, [pc, #144]	; (8001494 <xTaskCreate+0x17c>)
 8001402:	f7ff fef0 	bl	80011e6 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001406:	4b24      	ldr	r3, [pc, #144]	; (8001498 <xTaskCreate+0x180>)
 8001408:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800140c:	4b23      	ldr	r3, [pc, #140]	; (800149c <xTaskCreate+0x184>)
 800140e:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8001410:	4a23      	ldr	r2, [pc, #140]	; (80014a0 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8001412:	4924      	ldr	r1, [pc, #144]	; (80014a4 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8001414:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001416:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8001418:	3301      	adds	r3, #1
 800141a:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800141c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800141e:	2501      	movs	r5, #1
 8001420:	fa05 f302 	lsl.w	r3, r5, r2
 8001424:	4303      	orrs	r3, r0
 8001426:	2014      	movs	r0, #20
 8001428:	600b      	str	r3, [r1, #0]
 800142a:	fb00 8002 	mla	r0, r0, r2, r8
 800142e:	4639      	mov	r1, r7
 8001430:	f7ff fee7 	bl	8001202 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001434:	f000 fab0 	bl	8001998 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <xTaskCreate+0x190>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	b163      	cbz	r3, 8001458 <xTaskCreate+0x140>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800143e:	6833      	ldr	r3, [r6, #0]
 8001440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001442:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001444:	429a      	cmp	r2, r3
 8001446:	d207      	bcs.n	8001458 <xTaskCreate+0x140>
			taskYIELD_IF_USING_PREEMPTION();
 8001448:	4b18      	ldr	r3, [pc, #96]	; (80014ac <xTaskCreate+0x194>)
 800144a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	f3bf 8f4f 	dsb	sy
 8001454:	f3bf 8f6f 	isb	sy
	}
 8001458:	4628      	mov	r0, r5
 800145a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 800145e:	4628      	mov	r0, r5
 8001460:	f000 fc30 	bl	8001cc4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001464:	f04f 35ff 	mov.w	r5, #4294967295
 8001468:	e7f6      	b.n	8001458 <xTaskCreate+0x140>
			if( xSchedulerRunning == pdFALSE )
 800146a:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <xTaskCreate+0x190>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d1ce      	bne.n	8001410 <xTaskCreate+0xf8>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001472:	6833      	ldr	r3, [r6, #0]
 8001474:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001478:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800147a:	bf28      	it	cs
 800147c:	6034      	strcs	r4, [r6, #0]
 800147e:	e7c7      	b.n	8001410 <xTaskCreate+0xf8>
 8001480:	200000bc 	.word	0x200000bc
 8001484:	20000024 	.word	0x20000024
 8001488:	200000e8 	.word	0x200000e8
 800148c:	20000108 	.word	0x20000108
 8001490:	20000134 	.word	0x20000134
 8001494:	20000120 	.word	0x20000120
 8001498:	20000028 	.word	0x20000028
 800149c:	2000002c 	.word	0x2000002c
 80014a0:	200000cc 	.word	0x200000cc
 80014a4:	200000d0 	.word	0x200000d0
 80014a8:	2000011c 	.word	0x2000011c
 80014ac:	e000ed04 	.word	0xe000ed04
 80014b0:	20000030 	.word	0x20000030
 80014b4:	200000d4 	.word	0x200000d4

080014b8 <vTaskStartScheduler>:
{
 80014b8:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <vTaskStartScheduler+0x60>)
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	2400      	movs	r4, #0
 80014c0:	9400      	str	r4, [sp, #0]
 80014c2:	4623      	mov	r3, r4
 80014c4:	2280      	movs	r2, #128	; 0x80
 80014c6:	4915      	ldr	r1, [pc, #84]	; (800151c <vTaskStartScheduler+0x64>)
 80014c8:	4815      	ldr	r0, [pc, #84]	; (8001520 <vTaskStartScheduler+0x68>)
 80014ca:	f7ff ff25 	bl	8001318 <xTaskCreate>
	if( xReturn == pdPASS )
 80014ce:	2801      	cmp	r0, #1
 80014d0:	d114      	bne.n	80014fc <vTaskStartScheduler+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80014d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014d6:	f383 8811 	msr	BASEPRI, r3
 80014da:	f3bf 8f6f 	isb	sy
 80014de:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <vTaskStartScheduler+0x6c>)
 80014e4:	f04f 32ff 	mov.w	r2, #4294967295
 80014e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80014ea:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <vTaskStartScheduler+0x70>)
 80014ec:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80014ee:	4b0f      	ldr	r3, [pc, #60]	; (800152c <vTaskStartScheduler+0x74>)
 80014f0:	601c      	str	r4, [r3, #0]
}
 80014f2:	b002      	add	sp, #8
 80014f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80014f8:	f000 babe 	b.w	8001a78 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80014fc:	3001      	adds	r0, #1
 80014fe:	d108      	bne.n	8001512 <vTaskStartScheduler+0x5a>
 8001500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001504:	f383 8811 	msr	BASEPRI, r3
 8001508:	f3bf 8f6f 	isb	sy
 800150c:	f3bf 8f4f 	dsb	sy
 8001510:	e7fe      	b.n	8001510 <vTaskStartScheduler+0x58>
}
 8001512:	b002      	add	sp, #8
 8001514:	bd10      	pop	{r4, pc}
 8001516:	bf00      	nop
 8001518:	200000fc 	.word	0x200000fc
 800151c:	080021f4 	.word	0x080021f4
 8001520:	08001799 	.word	0x08001799
 8001524:	20000100 	.word	0x20000100
 8001528:	2000011c 	.word	0x2000011c
 800152c:	20000148 	.word	0x20000148

08001530 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001530:	4a02      	ldr	r2, [pc, #8]	; (800153c <vTaskSuspendAll+0xc>)
 8001532:	6813      	ldr	r3, [r2, #0]
 8001534:	3301      	adds	r3, #1
 8001536:	6013      	str	r3, [r2, #0]
}
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	200000c8 	.word	0x200000c8

08001540 <xTaskIncrementTick>:
{
 8001540:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001544:	4b3c      	ldr	r3, [pc, #240]	; (8001638 <xTaskIncrementTick+0xf8>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d16e      	bne.n	800162a <xTaskIncrementTick+0xea>
		const TickType_t xConstTickCount = xTickCount + 1;
 800154c:	4b3b      	ldr	r3, [pc, #236]	; (800163c <xTaskIncrementTick+0xfc>)
 800154e:	681c      	ldr	r4, [r3, #0]
 8001550:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001552:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001554:	b9bc      	cbnz	r4, 8001586 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8001556:	4b3a      	ldr	r3, [pc, #232]	; (8001640 <xTaskIncrementTick+0x100>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	6812      	ldr	r2, [r2, #0]
 800155c:	b142      	cbz	r2, 8001570 <xTaskIncrementTick+0x30>
 800155e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001562:	f383 8811 	msr	BASEPRI, r3
 8001566:	f3bf 8f6f 	isb	sy
 800156a:	f3bf 8f4f 	dsb	sy
 800156e:	e7fe      	b.n	800156e <xTaskIncrementTick+0x2e>
 8001570:	4a34      	ldr	r2, [pc, #208]	; (8001644 <xTaskIncrementTick+0x104>)
 8001572:	6819      	ldr	r1, [r3, #0]
 8001574:	6810      	ldr	r0, [r2, #0]
 8001576:	6018      	str	r0, [r3, #0]
 8001578:	6011      	str	r1, [r2, #0]
 800157a:	4a33      	ldr	r2, [pc, #204]	; (8001648 <xTaskIncrementTick+0x108>)
 800157c:	6813      	ldr	r3, [r2, #0]
 800157e:	3301      	adds	r3, #1
 8001580:	6013      	str	r3, [r2, #0]
 8001582:	f7ff fe71 	bl	8001268 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001586:	4d31      	ldr	r5, [pc, #196]	; (800164c <xTaskIncrementTick+0x10c>)
 8001588:	4f31      	ldr	r7, [pc, #196]	; (8001650 <xTaskIncrementTick+0x110>)
 800158a:	682b      	ldr	r3, [r5, #0]
 800158c:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 800158e:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001592:	d911      	bls.n	80015b8 <xTaskIncrementTick+0x78>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	4b2f      	ldr	r3, [pc, #188]	; (8001654 <xTaskIncrementTick+0x114>)
 8001598:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800159a:	2214      	movs	r2, #20
 800159c:	434a      	muls	r2, r1
 800159e:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80015a0:	2a02      	cmp	r2, #2
 80015a2:	bf28      	it	cs
 80015a4:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80015a8:	4a2b      	ldr	r2, [pc, #172]	; (8001658 <xTaskIncrementTick+0x118>)
 80015aa:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80015ac:	2a00      	cmp	r2, #0
}
 80015ae:	bf0c      	ite	eq
 80015b0:	4658      	moveq	r0, fp
 80015b2:	2001      	movne	r0, #1
 80015b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80015b8:	f8df a084 	ldr.w	sl, [pc, #132]	; 8001640 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 80015bc:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8001660 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80015c0:	f8da 2000 	ldr.w	r2, [sl]
 80015c4:	6812      	ldr	r2, [r2, #0]
 80015c6:	b91a      	cbnz	r2, 80015d0 <xTaskIncrementTick+0x90>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	602a      	str	r2, [r5, #0]
					break;
 80015ce:	e7e1      	b.n	8001594 <xTaskIncrementTick+0x54>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80015d0:	f8da 2000 	ldr.w	r2, [sl]
 80015d4:	68d2      	ldr	r2, [r2, #12]
 80015d6:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80015d8:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80015da:	428c      	cmp	r4, r1
 80015dc:	d201      	bcs.n	80015e2 <xTaskIncrementTick+0xa2>
						xNextTaskUnblockTime = xItemValue;
 80015de:	6029      	str	r1, [r5, #0]
						break;
 80015e0:	e7d8      	b.n	8001594 <xTaskIncrementTick+0x54>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80015e2:	f106 0804 	add.w	r8, r6, #4
 80015e6:	4640      	mov	r0, r8
 80015e8:	f7ff fe2e 	bl	8001248 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80015ec:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 80015ee:	b119      	cbz	r1, 80015f8 <xTaskIncrementTick+0xb8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80015f0:	f106 0018 	add.w	r0, r6, #24
 80015f4:	f7ff fe28 	bl	8001248 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80015f8:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80015fa:	f8d9 3000 	ldr.w	r3, [r9]
 80015fe:	2201      	movs	r2, #1
 8001600:	fa02 f100 	lsl.w	r1, r2, r0
 8001604:	4319      	orrs	r1, r3
 8001606:	4b13      	ldr	r3, [pc, #76]	; (8001654 <xTaskIncrementTick+0x114>)
 8001608:	f8c9 1000 	str.w	r1, [r9]
 800160c:	f04f 0c14 	mov.w	ip, #20
 8001610:	4641      	mov	r1, r8
 8001612:	fb0c 3000 	mla	r0, ip, r0, r3
 8001616:	f7ff fdf4 	bl	8001202 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800161a:	6838      	ldr	r0, [r7, #0]
 800161c:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 800161e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8001620:	4291      	cmp	r1, r2
 8001622:	bf28      	it	cs
 8001624:	f04f 0b01 	movcs.w	fp, #1
 8001628:	e7ca      	b.n	80015c0 <xTaskIncrementTick+0x80>
		++uxPendedTicks;
 800162a:	4a0c      	ldr	r2, [pc, #48]	; (800165c <xTaskIncrementTick+0x11c>)
 800162c:	6813      	ldr	r3, [r2, #0]
 800162e:	3301      	adds	r3, #1
 8001630:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8001632:	f04f 0b00 	mov.w	fp, #0
 8001636:	e7b7      	b.n	80015a8 <xTaskIncrementTick+0x68>
 8001638:	200000c8 	.word	0x200000c8
 800163c:	20000148 	.word	0x20000148
 8001640:	20000028 	.word	0x20000028
 8001644:	2000002c 	.word	0x2000002c
 8001648:	20000104 	.word	0x20000104
 800164c:	20000100 	.word	0x20000100
 8001650:	20000024 	.word	0x20000024
 8001654:	20000030 	.word	0x20000030
 8001658:	2000014c 	.word	0x2000014c
 800165c:	200000c4 	.word	0x200000c4
 8001660:	200000d0 	.word	0x200000d0

08001664 <xTaskResumeAll>:
{
 8001664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8001668:	4c30      	ldr	r4, [pc, #192]	; (800172c <xTaskResumeAll+0xc8>)
 800166a:	6823      	ldr	r3, [r4, #0]
 800166c:	b943      	cbnz	r3, 8001680 <xTaskResumeAll+0x1c>
 800166e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001672:	f383 8811 	msr	BASEPRI, r3
 8001676:	f3bf 8f6f 	isb	sy
 800167a:	f3bf 8f4f 	dsb	sy
 800167e:	e7fe      	b.n	800167e <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8001680:	f000 f968 	bl	8001954 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001684:	6823      	ldr	r3, [r4, #0]
 8001686:	3b01      	subs	r3, #1
 8001688:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800168a:	6824      	ldr	r4, [r4, #0]
 800168c:	b12c      	cbz	r4, 800169a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800168e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001690:	f000 f982 	bl	8001998 <vPortExitCritical>
}
 8001694:	4620      	mov	r0, r4
 8001696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800169a:	4b25      	ldr	r3, [pc, #148]	; (8001730 <xTaskResumeAll+0xcc>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0f5      	beq.n	800168e <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80016a2:	4d24      	ldr	r5, [pc, #144]	; (8001734 <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 80016a4:	4e24      	ldr	r6, [pc, #144]	; (8001738 <xTaskResumeAll+0xd4>)
 80016a6:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800174c <xTaskResumeAll+0xe8>
 80016aa:	e01f      	b.n	80016ec <xTaskResumeAll+0x88>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80016ac:	68eb      	ldr	r3, [r5, #12]
 80016ae:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80016b0:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80016b4:	f104 0018 	add.w	r0, r4, #24
 80016b8:	f7ff fdc6 	bl	8001248 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80016bc:	4648      	mov	r0, r9
 80016be:	f7ff fdc3 	bl	8001248 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80016c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80016c4:	6831      	ldr	r1, [r6, #0]
 80016c6:	2701      	movs	r7, #1
 80016c8:	fa07 f302 	lsl.w	r3, r7, r2
 80016cc:	2014      	movs	r0, #20
 80016ce:	430b      	orrs	r3, r1
 80016d0:	fb00 8002 	mla	r0, r0, r2, r8
 80016d4:	4649      	mov	r1, r9
 80016d6:	6033      	str	r3, [r6, #0]
 80016d8:	f7ff fd93 	bl	8001202 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80016dc:	4b17      	ldr	r3, [pc, #92]	; (800173c <xTaskResumeAll+0xd8>)
 80016de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d301      	bcc.n	80016ec <xTaskResumeAll+0x88>
						xYieldPending = pdTRUE;
 80016e8:	4b15      	ldr	r3, [pc, #84]	; (8001740 <xTaskResumeAll+0xdc>)
 80016ea:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80016ec:	682b      	ldr	r3, [r5, #0]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1dc      	bne.n	80016ac <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 80016f2:	b10c      	cbz	r4, 80016f8 <xTaskResumeAll+0x94>
					prvResetNextTaskUnblockTime();
 80016f4:	f7ff fdb8 	bl	8001268 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80016f8:	4d12      	ldr	r5, [pc, #72]	; (8001744 <xTaskResumeAll+0xe0>)
 80016fa:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80016fc:	b144      	cbz	r4, 8001710 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 80016fe:	4e10      	ldr	r6, [pc, #64]	; (8001740 <xTaskResumeAll+0xdc>)
 8001700:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8001702:	f7ff ff1d 	bl	8001540 <xTaskIncrementTick>
 8001706:	b100      	cbz	r0, 800170a <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 8001708:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800170a:	3c01      	subs	r4, #1
 800170c:	d1f9      	bne.n	8001702 <xTaskResumeAll+0x9e>
						uxPendedTicks = 0;
 800170e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001710:	4b0b      	ldr	r3, [pc, #44]	; (8001740 <xTaskResumeAll+0xdc>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0ba      	beq.n	800168e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8001718:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <xTaskResumeAll+0xe4>)
 800171a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	f3bf 8f4f 	dsb	sy
 8001724:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8001728:	2401      	movs	r4, #1
 800172a:	e7b1      	b.n	8001690 <xTaskResumeAll+0x2c>
 800172c:	200000c8 	.word	0x200000c8
 8001730:	200000bc 	.word	0x200000bc
 8001734:	20000108 	.word	0x20000108
 8001738:	200000d0 	.word	0x200000d0
 800173c:	20000024 	.word	0x20000024
 8001740:	2000014c 	.word	0x2000014c
 8001744:	200000c4 	.word	0x200000c4
 8001748:	e000ed04 	.word	0xe000ed04
 800174c:	20000030 	.word	0x20000030

08001750 <vTaskDelay>:
	{
 8001750:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001752:	b940      	cbnz	r0, 8001766 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8001754:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <vTaskDelay+0x40>)
 8001756:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	f3bf 8f4f 	dsb	sy
 8001760:	f3bf 8f6f 	isb	sy
	}
 8001764:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8001766:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <vTaskDelay+0x44>)
 8001768:	6819      	ldr	r1, [r3, #0]
 800176a:	b141      	cbz	r1, 800177e <vTaskDelay+0x2e>
 800176c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001770:	f383 8811 	msr	BASEPRI, r3
 8001774:	f3bf 8f6f 	isb	sy
 8001778:	f3bf 8f4f 	dsb	sy
 800177c:	e7fe      	b.n	800177c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800177e:	f7ff fed7 	bl	8001530 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001782:	f7ff fd83 	bl	800128c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8001786:	f7ff ff6d 	bl	8001664 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800178a:	2800      	cmp	r0, #0
 800178c:	d0e2      	beq.n	8001754 <vTaskDelay+0x4>
 800178e:	e7e9      	b.n	8001764 <vTaskDelay+0x14>
 8001790:	e000ed04 	.word	0xe000ed04
 8001794:	200000c8 	.word	0x200000c8

08001798 <prvIdleTask>:
{
 8001798:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800179a:	4e17      	ldr	r6, [pc, #92]	; (80017f8 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800179c:	4c17      	ldr	r4, [pc, #92]	; (80017fc <prvIdleTask+0x64>)
 800179e:	6823      	ldr	r3, [r4, #0]
 80017a0:	b963      	cbnz	r3, 80017bc <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80017a2:	4b17      	ldr	r3, [pc, #92]	; (8001800 <prvIdleTask+0x68>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d9f8      	bls.n	800179c <prvIdleTask+0x4>
				taskYIELD();
 80017aa:	4b16      	ldr	r3, [pc, #88]	; (8001804 <prvIdleTask+0x6c>)
 80017ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	f3bf 8f4f 	dsb	sy
 80017b6:	f3bf 8f6f 	isb	sy
 80017ba:	e7ef      	b.n	800179c <prvIdleTask+0x4>
			vTaskSuspendAll();
 80017bc:	f7ff feb8 	bl	8001530 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80017c0:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 80017c2:	f7ff ff4f 	bl	8001664 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 80017c6:	2d00      	cmp	r5, #0
 80017c8:	d0e9      	beq.n	800179e <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 80017ca:	f000 f8c3 	bl	8001954 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80017ce:	68f3      	ldr	r3, [r6, #12]
 80017d0:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80017d2:	1d28      	adds	r0, r5, #4
 80017d4:	f7ff fd38 	bl	8001248 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80017d8:	4a0b      	ldr	r2, [pc, #44]	; (8001808 <prvIdleTask+0x70>)
 80017da:	6813      	ldr	r3, [r2, #0]
 80017dc:	3b01      	subs	r3, #1
 80017de:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80017e0:	6823      	ldr	r3, [r4, #0]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 80017e6:	f000 f8d7 	bl	8001998 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80017ea:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80017ec:	f000 fa6a 	bl	8001cc4 <vPortFree>
			vPortFree( pxTCB );
 80017f0:	4628      	mov	r0, r5
 80017f2:	f000 fa67 	bl	8001cc4 <vPortFree>
 80017f6:	e7d2      	b.n	800179e <prvIdleTask+0x6>
 80017f8:	20000134 	.word	0x20000134
 80017fc:	200000c0 	.word	0x200000c0
 8001800:	20000030 	.word	0x20000030
 8001804:	e000ed04 	.word	0xe000ed04
 8001808:	200000bc 	.word	0x200000bc

0800180c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800180c:	4b17      	ldr	r3, [pc, #92]	; (800186c <vTaskSwitchContext+0x60>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b17      	ldr	r3, [pc, #92]	; (8001870 <vTaskSwitchContext+0x64>)
{
 8001812:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001814:	b112      	cbz	r2, 800181c <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8001816:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001818:	601a      	str	r2, [r3, #0]
}
 800181a:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 800181c:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800181e:	4b15      	ldr	r3, [pc, #84]	; (8001874 <vTaskSwitchContext+0x68>)
 8001820:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8001822:	fab3 f383 	clz	r3, r3
 8001826:	b2db      	uxtb	r3, r3
 8001828:	f1c3 031f 	rsb	r3, r3, #31
 800182c:	2214      	movs	r2, #20
 800182e:	4912      	ldr	r1, [pc, #72]	; (8001878 <vTaskSwitchContext+0x6c>)
 8001830:	435a      	muls	r2, r3
 8001832:	1888      	adds	r0, r1, r2
 8001834:	588c      	ldr	r4, [r1, r2]
 8001836:	b944      	cbnz	r4, 800184a <vTaskSwitchContext+0x3e>
	__asm volatile
 8001838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800183c:	f383 8811 	msr	BASEPRI, r3
 8001840:	f3bf 8f6f 	isb	sy
 8001844:	f3bf 8f4f 	dsb	sy
 8001848:	e7fe      	b.n	8001848 <vTaskSwitchContext+0x3c>
 800184a:	6844      	ldr	r4, [r0, #4]
 800184c:	3208      	adds	r2, #8
 800184e:	6864      	ldr	r4, [r4, #4]
 8001850:	6044      	str	r4, [r0, #4]
 8001852:	440a      	add	r2, r1
 8001854:	4294      	cmp	r4, r2
 8001856:	bf04      	itt	eq
 8001858:	6862      	ldreq	r2, [r4, #4]
 800185a:	6042      	streq	r2, [r0, #4]
 800185c:	2214      	movs	r2, #20
 800185e:	fb02 1303 	mla	r3, r2, r3, r1
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	68da      	ldr	r2, [r3, #12]
 8001866:	4b05      	ldr	r3, [pc, #20]	; (800187c <vTaskSwitchContext+0x70>)
 8001868:	e7d6      	b.n	8001818 <vTaskSwitchContext+0xc>
 800186a:	bf00      	nop
 800186c:	200000c8 	.word	0x200000c8
 8001870:	2000014c 	.word	0x2000014c
 8001874:	200000d0 	.word	0x200000d0
 8001878:	20000030 	.word	0x20000030
 800187c:	20000024 	.word	0x20000024

08001880 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8001880:	4b05      	ldr	r3, [pc, #20]	; (8001898 <xTaskGetSchedulerState+0x18>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	b133      	cbz	r3, 8001894 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001886:	4b05      	ldr	r3, [pc, #20]	; (800189c <xTaskGetSchedulerState+0x1c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800188c:	bf0c      	ite	eq
 800188e:	2002      	moveq	r0, #2
 8001890:	2000      	movne	r0, #0
 8001892:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001894:	2001      	movs	r0, #1
	}
 8001896:	4770      	bx	lr
 8001898:	2000011c 	.word	0x2000011c
 800189c:	200000c8 	.word	0x200000c8

080018a0 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80018a0:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <prvTaskExitError+0x2c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	d008      	beq.n	80018ba <prvTaskExitError+0x1a>
 80018a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018ac:	f383 8811 	msr	BASEPRI, r3
 80018b0:	f3bf 8f6f 	isb	sy
 80018b4:	f3bf 8f4f 	dsb	sy
 80018b8:	e7fe      	b.n	80018b8 <prvTaskExitError+0x18>
 80018ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018be:	f383 8811 	msr	BASEPRI, r3
 80018c2:	f3bf 8f6f 	isb	sy
 80018c6:	f3bf 8f4f 	dsb	sy
 80018ca:	e7fe      	b.n	80018ca <prvTaskExitError+0x2a>
 80018cc:	20000000 	.word	0x20000000

080018d0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80018d0:	4806      	ldr	r0, [pc, #24]	; (80018ec <prvPortStartFirstTask+0x1c>)
 80018d2:	6800      	ldr	r0, [r0, #0]
 80018d4:	6800      	ldr	r0, [r0, #0]
 80018d6:	f380 8808 	msr	MSP, r0
 80018da:	b662      	cpsie	i
 80018dc:	b661      	cpsie	f
 80018de:	f3bf 8f4f 	dsb	sy
 80018e2:	f3bf 8f6f 	isb	sy
 80018e6:	df00      	svc	0
 80018e8:	bf00      	nop
 80018ea:	0000      	.short	0x0000
 80018ec:	e000ed08 	.word	0xe000ed08

080018f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80018f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001900 <vPortEnableVFP+0x10>
 80018f4:	6801      	ldr	r1, [r0, #0]
 80018f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80018fa:	6001      	str	r1, [r0, #0]
 80018fc:	4770      	bx	lr
 80018fe:	0000      	.short	0x0000
 8001900:	e000ed88 	.word	0xe000ed88

08001904 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001904:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001908:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800190c:	4b07      	ldr	r3, [pc, #28]	; (800192c <pxPortInitialiseStack+0x28>)
 800190e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001912:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001916:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800191a:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800191e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001922:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8001926:	3844      	subs	r0, #68	; 0x44
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	080018a1 	.word	0x080018a1

08001930 <SVC_Handler>:
	__asm volatile (
 8001930:	4b07      	ldr	r3, [pc, #28]	; (8001950 <pxCurrentTCBConst2>)
 8001932:	6819      	ldr	r1, [r3, #0]
 8001934:	6808      	ldr	r0, [r1, #0]
 8001936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800193a:	f380 8809 	msr	PSP, r0
 800193e:	f3bf 8f6f 	isb	sy
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	f380 8811 	msr	BASEPRI, r0
 800194a:	4770      	bx	lr
 800194c:	f3af 8000 	nop.w

08001950 <pxCurrentTCBConst2>:
 8001950:	20000024 	.word	0x20000024

08001954 <vPortEnterCritical>:
 8001954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001958:	f383 8811 	msr	BASEPRI, r3
 800195c:	f3bf 8f6f 	isb	sy
 8001960:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001964:	4a0a      	ldr	r2, [pc, #40]	; (8001990 <vPortEnterCritical+0x3c>)
 8001966:	6813      	ldr	r3, [r2, #0]
 8001968:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800196a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800196c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800196e:	d10d      	bne.n	800198c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001970:	4b08      	ldr	r3, [pc, #32]	; (8001994 <vPortEnterCritical+0x40>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001978:	d008      	beq.n	800198c <vPortEnterCritical+0x38>
 800197a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800197e:	f383 8811 	msr	BASEPRI, r3
 8001982:	f3bf 8f6f 	isb	sy
 8001986:	f3bf 8f4f 	dsb	sy
 800198a:	e7fe      	b.n	800198a <vPortEnterCritical+0x36>
}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	20000000 	.word	0x20000000
 8001994:	e000ed04 	.word	0xe000ed04

08001998 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001998:	4a08      	ldr	r2, [pc, #32]	; (80019bc <vPortExitCritical+0x24>)
 800199a:	6813      	ldr	r3, [r2, #0]
 800199c:	b943      	cbnz	r3, 80019b0 <vPortExitCritical+0x18>
 800199e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019a2:	f383 8811 	msr	BASEPRI, r3
 80019a6:	f3bf 8f6f 	isb	sy
 80019aa:	f3bf 8f4f 	dsb	sy
 80019ae:	e7fe      	b.n	80019ae <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80019b0:	3b01      	subs	r3, #1
 80019b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80019b4:	b90b      	cbnz	r3, 80019ba <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80019b6:	f383 8811 	msr	BASEPRI, r3
}
 80019ba:	4770      	bx	lr
 80019bc:	20000000 	.word	0x20000000

080019c0 <PendSV_Handler>:
	__asm volatile
 80019c0:	f3ef 8009 	mrs	r0, PSP
 80019c4:	f3bf 8f6f 	isb	sy
 80019c8:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <pxCurrentTCBConst>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	f01e 0f10 	tst.w	lr, #16
 80019d0:	bf08      	it	eq
 80019d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80019d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019da:	6010      	str	r0, [r2, #0]
 80019dc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80019e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80019e4:	f380 8811 	msr	BASEPRI, r0
 80019e8:	f3bf 8f4f 	dsb	sy
 80019ec:	f3bf 8f6f 	isb	sy
 80019f0:	f7ff ff0c 	bl	800180c <vTaskSwitchContext>
 80019f4:	f04f 0000 	mov.w	r0, #0
 80019f8:	f380 8811 	msr	BASEPRI, r0
 80019fc:	bc08      	pop	{r3}
 80019fe:	6819      	ldr	r1, [r3, #0]
 8001a00:	6808      	ldr	r0, [r1, #0]
 8001a02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a06:	f01e 0f10 	tst.w	lr, #16
 8001a0a:	bf08      	it	eq
 8001a0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001a10:	f380 8809 	msr	PSP, r0
 8001a14:	f3bf 8f6f 	isb	sy
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	f3af 8000 	nop.w

08001a20 <pxCurrentTCBConst>:
 8001a20:	20000024 	.word	0x20000024

08001a24 <xPortSysTickHandler>:
{
 8001a24:	b508      	push	{r3, lr}
	__asm volatile
 8001a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a2a:	f383 8811 	msr	BASEPRI, r3
 8001a2e:	f3bf 8f6f 	isb	sy
 8001a32:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001a36:	f7ff fd83 	bl	8001540 <xTaskIncrementTick>
 8001a3a:	b118      	cbz	r0, 8001a44 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001a3c:	4b03      	ldr	r3, [pc, #12]	; (8001a4c <xPortSysTickHandler+0x28>)
 8001a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a42:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001a44:	2300      	movs	r3, #0
 8001a46:	f383 8811 	msr	BASEPRI, r3
}
 8001a4a:	bd08      	pop	{r3, pc}
 8001a4c:	e000ed04 	.word	0xe000ed04

08001a50 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <vPortSetupTimerInterrupt+0x1c>)
 8001a52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a5c:	4a04      	ldr	r2, [pc, #16]	; (8001a70 <vPortSetupTimerInterrupt+0x20>)
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001a62:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <vPortSetupTimerInterrupt+0x24>)
 8001a64:	2207      	movs	r2, #7
 8001a66:	601a      	str	r2, [r3, #0]
}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	20000004 	.word	0x20000004
 8001a70:	e000e014 	.word	0xe000e014
 8001a74:	e000e010 	.word	0xe000e010

08001a78 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001a78:	4b31      	ldr	r3, [pc, #196]	; (8001b40 <xPortStartScheduler+0xc8>)
 8001a7a:	4a32      	ldr	r2, [pc, #200]	; (8001b44 <xPortStartScheduler+0xcc>)
{
 8001a7c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001a7e:	6819      	ldr	r1, [r3, #0]
 8001a80:	4291      	cmp	r1, r2
 8001a82:	d108      	bne.n	8001a96 <xPortStartScheduler+0x1e>
	__asm volatile
 8001a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a88:	f383 8811 	msr	BASEPRI, r3
 8001a8c:	f3bf 8f6f 	isb	sy
 8001a90:	f3bf 8f4f 	dsb	sy
 8001a94:	e7fe      	b.n	8001a94 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4b2b      	ldr	r3, [pc, #172]	; (8001b48 <xPortStartScheduler+0xd0>)
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d108      	bne.n	8001ab0 <xPortStartScheduler+0x38>
 8001a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aa2:	f383 8811 	msr	BASEPRI, r3
 8001aa6:	f3bf 8f6f 	isb	sy
 8001aaa:	f3bf 8f4f 	dsb	sy
 8001aae:	e7fe      	b.n	8001aae <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001ab0:	4b26      	ldr	r3, [pc, #152]	; (8001b4c <xPortStartScheduler+0xd4>)
 8001ab2:	781a      	ldrb	r2, [r3, #0]
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001ab8:	22ff      	movs	r2, #255	; 0xff
 8001aba:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001abc:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001abe:	4a24      	ldr	r2, [pc, #144]	; (8001b50 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001ac6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001aca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001ace:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001ad0:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <xPortStartScheduler+0xdc>)
 8001ad2:	2207      	movs	r2, #7
 8001ad4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001adc:	0600      	lsls	r0, r0, #24
 8001ade:	f102 34ff 	add.w	r4, r2, #4294967295
 8001ae2:	d423      	bmi.n	8001b2c <xPortStartScheduler+0xb4>
 8001ae4:	b101      	cbz	r1, 8001ae8 <xPortStartScheduler+0x70>
 8001ae6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001aec:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001af0:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001af2:	9b01      	ldr	r3, [sp, #4]
 8001af4:	4a15      	ldr	r2, [pc, #84]	; (8001b4c <xPortStartScheduler+0xd4>)
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001afa:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <xPortStartScheduler+0xe0>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001b02:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001b0a:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001b0c:	f7ff ffa0 	bl	8001a50 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <xPortStartScheduler+0xe4>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 8001b16:	f7ff feeb 	bl	80018f0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001b1a:	4a11      	ldr	r2, [pc, #68]	; (8001b60 <xPortStartScheduler+0xe8>)
 8001b1c:	6813      	ldr	r3, [r2, #0]
 8001b1e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001b22:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001b24:	f7ff fed4 	bl	80018d0 <prvPortStartFirstTask>
	prvTaskExitError();
 8001b28:	f7ff feba 	bl	80018a0 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001b2c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001b30:	0052      	lsls	r2, r2, #1
 8001b32:	b2d2      	uxtb	r2, r2
 8001b34:	f88d 2003 	strb.w	r2, [sp, #3]
 8001b38:	2101      	movs	r1, #1
 8001b3a:	4622      	mov	r2, r4
 8001b3c:	e7cc      	b.n	8001ad8 <xPortStartScheduler+0x60>
 8001b3e:	bf00      	nop
 8001b40:	e000ed00 	.word	0xe000ed00
 8001b44:	410fc271 	.word	0x410fc271
 8001b48:	410fc270 	.word	0x410fc270
 8001b4c:	e000e400 	.word	0xe000e400
 8001b50:	20000150 	.word	0x20000150
 8001b54:	20000154 	.word	0x20000154
 8001b58:	e000ed20 	.word	0xe000ed20
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	e000ef34 	.word	0xe000ef34

08001b64 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001b64:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001b66:	4b0f      	ldr	r3, [pc, #60]	; (8001ba4 <prvInsertBlockIntoFreeList+0x40>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	4282      	cmp	r2, r0
 8001b6c:	d318      	bcc.n	8001ba0 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001b6e:	685c      	ldr	r4, [r3, #4]
 8001b70:	1919      	adds	r1, r3, r4
 8001b72:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001b74:	bf01      	itttt	eq
 8001b76:	6841      	ldreq	r1, [r0, #4]
 8001b78:	4618      	moveq	r0, r3
 8001b7a:	1909      	addeq	r1, r1, r4
 8001b7c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001b7e:	6844      	ldr	r4, [r0, #4]
 8001b80:	1901      	adds	r1, r0, r4
 8001b82:	428a      	cmp	r2, r1
 8001b84:	d107      	bne.n	8001b96 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001b86:	4908      	ldr	r1, [pc, #32]	; (8001ba8 <prvInsertBlockIntoFreeList+0x44>)
 8001b88:	6809      	ldr	r1, [r1, #0]
 8001b8a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001b8c:	bf1f      	itttt	ne
 8001b8e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001b90:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001b92:	1909      	addne	r1, r1, r4
 8001b94:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001b96:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001b98:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001b9a:	bf18      	it	ne
 8001b9c:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001b9e:	bd10      	pop	{r4, pc}
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	e7e1      	b.n	8001b68 <prvInsertBlockIntoFreeList+0x4>
 8001ba4:	20003d68 	.word	0x20003d68
 8001ba8:	20000158 	.word	0x20000158

08001bac <pvPortMalloc>:
{
 8001bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bb0:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001bb2:	f7ff fcbd 	bl	8001530 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001bb6:	493d      	ldr	r1, [pc, #244]	; (8001cac <pvPortMalloc+0x100>)
 8001bb8:	4d3d      	ldr	r5, [pc, #244]	; (8001cb0 <pvPortMalloc+0x104>)
 8001bba:	680b      	ldr	r3, [r1, #0]
 8001bbc:	b9fb      	cbnz	r3, 8001bfe <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8001bbe:	4a3d      	ldr	r2, [pc, #244]	; (8001cb4 <pvPortMalloc+0x108>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001bc0:	0756      	lsls	r6, r2, #29
 8001bc2:	f502 5370 	add.w	r3, r2, #15360	; 0x3c00
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001bc6:	bf1d      	ittte	ne
 8001bc8:	3207      	addne	r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001bca:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001bce:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001bd0:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001bd4:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001bd6:	4e38      	ldr	r6, [pc, #224]	; (8001cb8 <pvPortMalloc+0x10c>)
	uxAddress -= xHeapStructSize;
 8001bd8:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001bda:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8001bde:	2000      	movs	r0, #0
 8001be0:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001be2:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8001be4:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001be8:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 8001bea:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001bec:	e9c2 3000 	strd	r3, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001bf0:	4b32      	ldr	r3, [pc, #200]	; (8001cbc <pvPortMalloc+0x110>)
 8001bf2:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001bf4:	4b32      	ldr	r3, [pc, #200]	; (8001cc0 <pvPortMalloc+0x114>)
 8001bf6:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001bf8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001bfc:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001bfe:	682f      	ldr	r7, [r5, #0]
 8001c00:	4227      	tst	r7, r4
 8001c02:	d14e      	bne.n	8001ca2 <pvPortMalloc+0xf6>
			if( xWantedSize > 0 )
 8001c04:	2c00      	cmp	r4, #0
 8001c06:	d03f      	beq.n	8001c88 <pvPortMalloc+0xdc>
				xWantedSize += xHeapStructSize;
 8001c08:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001c0c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001c0e:	bf1c      	itt	ne
 8001c10:	f023 0307 	bicne.w	r3, r3, #7
 8001c14:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d043      	beq.n	8001ca2 <pvPortMalloc+0xf6>
 8001c1a:	4a29      	ldr	r2, [pc, #164]	; (8001cc0 <pvPortMalloc+0x114>)
 8001c1c:	6816      	ldr	r6, [r2, #0]
 8001c1e:	429e      	cmp	r6, r3
 8001c20:	4690      	mov	r8, r2
 8001c22:	d33e      	bcc.n	8001ca2 <pvPortMalloc+0xf6>
				pxBlock = xStart.pxNextFreeBlock;
 8001c24:	4a24      	ldr	r2, [pc, #144]	; (8001cb8 <pvPortMalloc+0x10c>)
 8001c26:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001c28:	6868      	ldr	r0, [r5, #4]
 8001c2a:	4298      	cmp	r0, r3
 8001c2c:	d201      	bcs.n	8001c32 <pvPortMalloc+0x86>
 8001c2e:	682c      	ldr	r4, [r5, #0]
 8001c30:	b9a4      	cbnz	r4, 8001c5c <pvPortMalloc+0xb0>
				if( pxBlock != pxEnd )
 8001c32:	6809      	ldr	r1, [r1, #0]
 8001c34:	42a9      	cmp	r1, r5
 8001c36:	d034      	beq.n	8001ca2 <pvPortMalloc+0xf6>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001c38:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001c3a:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001c3c:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001c3e:	1ac2      	subs	r2, r0, r3
 8001c40:	2a10      	cmp	r2, #16
 8001c42:	d912      	bls.n	8001c6a <pvPortMalloc+0xbe>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001c44:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001c46:	0741      	lsls	r1, r0, #29
 8001c48:	d00b      	beq.n	8001c62 <pvPortMalloc+0xb6>
 8001c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c4e:	f383 8811 	msr	BASEPRI, r3
 8001c52:	f3bf 8f6f 	isb	sy
 8001c56:	f3bf 8f4f 	dsb	sy
 8001c5a:	e7fe      	b.n	8001c5a <pvPortMalloc+0xae>
 8001c5c:	462a      	mov	r2, r5
 8001c5e:	4625      	mov	r5, r4
 8001c60:	e7e2      	b.n	8001c28 <pvPortMalloc+0x7c>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001c62:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001c64:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001c66:	f7ff ff7d 	bl	8001b64 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001c6a:	4914      	ldr	r1, [pc, #80]	; (8001cbc <pvPortMalloc+0x110>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001c6c:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001c6e:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001c70:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001c72:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001c74:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8001c76:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001c7a:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001c7e:	bf38      	it	cc
 8001c80:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001c82:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001c84:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001c86:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001c88:	f7ff fcec 	bl	8001664 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001c8c:	0763      	lsls	r3, r4, #29
 8001c8e:	d00a      	beq.n	8001ca6 <pvPortMalloc+0xfa>
 8001c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c94:	f383 8811 	msr	BASEPRI, r3
 8001c98:	f3bf 8f6f 	isb	sy
 8001c9c:	f3bf 8f4f 	dsb	sy
 8001ca0:	e7fe      	b.n	8001ca0 <pvPortMalloc+0xf4>
void *pvReturn = NULL;
 8001ca2:	2400      	movs	r4, #0
 8001ca4:	e7f0      	b.n	8001c88 <pvPortMalloc+0xdc>
}
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001cac:	20000158 	.word	0x20000158
 8001cb0:	20003d5c 	.word	0x20003d5c
 8001cb4:	2000015c 	.word	0x2000015c
 8001cb8:	20003d68 	.word	0x20003d68
 8001cbc:	20003d64 	.word	0x20003d64
 8001cc0:	20003d60 	.word	0x20003d60

08001cc4 <vPortFree>:
{
 8001cc4:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001cc6:	4604      	mov	r4, r0
 8001cc8:	b370      	cbz	r0, 8001d28 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001cca:	4a18      	ldr	r2, [pc, #96]	; (8001d2c <vPortFree+0x68>)
 8001ccc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001cd0:	6812      	ldr	r2, [r2, #0]
 8001cd2:	4213      	tst	r3, r2
 8001cd4:	d108      	bne.n	8001ce8 <vPortFree+0x24>
 8001cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cda:	f383 8811 	msr	BASEPRI, r3
 8001cde:	f3bf 8f6f 	isb	sy
 8001ce2:	f3bf 8f4f 	dsb	sy
 8001ce6:	e7fe      	b.n	8001ce6 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001ce8:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8001cec:	b141      	cbz	r1, 8001d00 <vPortFree+0x3c>
 8001cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cf2:	f383 8811 	msr	BASEPRI, r3
 8001cf6:	f3bf 8f6f 	isb	sy
 8001cfa:	f3bf 8f4f 	dsb	sy
 8001cfe:	e7fe      	b.n	8001cfe <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001d00:	ea23 0302 	bic.w	r3, r3, r2
 8001d04:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8001d08:	f7ff fc12 	bl	8001530 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001d0c:	4a08      	ldr	r2, [pc, #32]	; (8001d30 <vPortFree+0x6c>)
 8001d0e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8001d12:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001d14:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001d18:	440b      	add	r3, r1
 8001d1a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001d1c:	f7ff ff22 	bl	8001b64 <prvInsertBlockIntoFreeList>
}
 8001d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001d24:	f7ff bc9e 	b.w	8001664 <xTaskResumeAll>
}
 8001d28:	bd10      	pop	{r4, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20003d5c 	.word	0x20003d5c
 8001d30:	20003d60 	.word	0x20003d60

08001d34 <main_task1>:

/* USER CODE BEGIN 0 */


/* Task 1. */
void main_task1() {
 8001d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i = 0;
	uint8_t str[] = "Hello world! i\r\n";
 8001d38:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <main_task1+0x5c>)
void main_task1() {
 8001d3a:	b086      	sub	sp, #24
	uint8_t str[] = "Hello world! i\r\n";
 8001d3c:	aa01      	add	r2, sp, #4
 8001d3e:	f103 0510 	add.w	r5, r3, #16
 8001d42:	4616      	mov	r6, r2
 8001d44:	6818      	ldr	r0, [r3, #0]
 8001d46:	6859      	ldr	r1, [r3, #4]
 8001d48:	4614      	mov	r4, r2
 8001d4a:	c403      	stmia	r4!, {r0, r1}
 8001d4c:	3308      	adds	r3, #8
 8001d4e:	42ab      	cmp	r3, r5
 8001d50:	4622      	mov	r2, r4
 8001d52:	d1f7      	bne.n	8001d44 <main_task1+0x10>
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	7023      	strb	r3, [r4, #0]
	uint16_t Size = strlen(str);
 8001d58:	4630      	mov	r0, r6
 8001d5a:	f7fe fa39 	bl	80001d0 <strlen>

	while(1) {
		str[13] = i + '0';
		//USART_Printf(USART6, str);
//		while(USART_Send(USART2, str, strlen(str), NON_BLOCKING) < 0);
		HAL_UART_Transmit(&huart2, str, Size, Timeout);
 8001d5e:	4f0d      	ldr	r7, [pc, #52]	; (8001d94 <main_task1+0x60>)
	uint16_t Size = strlen(str);
 8001d60:	fa1f f880 	uxth.w	r8, r0
	int i = 0;
 8001d64:	2400      	movs	r4, #0
		i = (i + 1) % 10;
 8001d66:	250a      	movs	r5, #10
		str[13] = i + '0';
 8001d68:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8001d6c:	f88d 3011 	strb.w	r3, [sp, #17]
		HAL_UART_Transmit(&huart2, str, Size, Timeout);
 8001d70:	4642      	mov	r2, r8
 8001d72:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d76:	4631      	mov	r1, r6
 8001d78:	4638      	mov	r0, r7
 8001d7a:	f7ff f9ab 	bl	80010d4 <HAL_UART_Transmit>
		i = (i + 1) % 10;
 8001d7e:	3401      	adds	r4, #1
//		HAL_Delay(500);
		vTaskDelay(1);
 8001d80:	2001      	movs	r0, #1
		i = (i + 1) % 10;
 8001d82:	fb94 f3f5 	sdiv	r3, r4, r5
 8001d86:	fb05 4413 	mls	r4, r5, r3, r4
		vTaskDelay(1);
 8001d8a:	f7ff fce1 	bl	8001750 <vTaskDelay>
 8001d8e:	e7eb      	b.n	8001d68 <main_task1+0x34>
 8001d90:	0800220f 	.word	0x0800220f
 8001d94:	20003db4 	.word	0x20003db4

08001d98 <main_task2>:
	}
}

/* Task 2. */
void main_task2() {
 8001d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i = 0;
	uint8_t str[] = "Go Go i! Then ...\r\n";
 8001d9c:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <main_task2+0x5c>)
void main_task2() {
 8001d9e:	b086      	sub	sp, #24
	uint8_t str[] = "Go Go i! Then ...\r\n";
 8001da0:	aa01      	add	r2, sp, #4
 8001da2:	f103 0510 	add.w	r5, r3, #16
 8001da6:	4616      	mov	r6, r2
 8001da8:	6818      	ldr	r0, [r3, #0]
 8001daa:	6859      	ldr	r1, [r3, #4]
 8001dac:	4614      	mov	r4, r2
 8001dae:	c403      	stmia	r4!, {r0, r1}
 8001db0:	3308      	adds	r3, #8
 8001db2:	42ab      	cmp	r3, r5
 8001db4:	4622      	mov	r2, r4
 8001db6:	d1f7      	bne.n	8001da8 <main_task2+0x10>
 8001db8:	6818      	ldr	r0, [r3, #0]
 8001dba:	6020      	str	r0, [r4, #0]
	uint16_t Size = strlen(str);
 8001dbc:	4630      	mov	r0, r6
 8001dbe:	f7fe fa07 	bl	80001d0 <strlen>

	while(1) {
		str[6] = i + '0';
		//USART_Printf(USART6, str);
//		while(USART_Send(USART2, str, strlen(str), NON_BLOCKING) < 0);
		HAL_UART_Transmit(&huart2, str, Size, Timeout);
 8001dc2:	4f0d      	ldr	r7, [pc, #52]	; (8001df8 <main_task2+0x60>)
	uint16_t Size = strlen(str);
 8001dc4:	fa1f f880 	uxth.w	r8, r0
	int i = 0;
 8001dc8:	2400      	movs	r4, #0
		i = (i + 1) % 10;
 8001dca:	250a      	movs	r5, #10
		str[6] = i + '0';
 8001dcc:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8001dd0:	f88d 300a 	strb.w	r3, [sp, #10]
		HAL_UART_Transmit(&huart2, str, Size, Timeout);
 8001dd4:	4642      	mov	r2, r8
 8001dd6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001dda:	4631      	mov	r1, r6
 8001ddc:	4638      	mov	r0, r7
 8001dde:	f7ff f979 	bl	80010d4 <HAL_UART_Transmit>
		i = (i + 1) % 10;
 8001de2:	3401      	adds	r4, #1
//		HAL_Delay(500);
		vTaskDelay(1);
 8001de4:	2001      	movs	r0, #1
		i = (i + 1) % 10;
 8001de6:	fb94 f3f5 	sdiv	r3, r4, r5
 8001dea:	fb05 4413 	mls	r4, r5, r3, r4
		vTaskDelay(1);
 8001dee:	f7ff fcaf 	bl	8001750 <vTaskDelay>
 8001df2:	e7eb      	b.n	8001dcc <main_task2+0x34>
 8001df4:	08002220 	.word	0x08002220
 8001df8:	20003db4 	.word	0x20003db4

08001dfc <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8001dfc:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001dfe:	2001      	movs	r0, #1
 8001e00:	f7ff f9df 	bl	80011c2 <osDelay>
 8001e04:	e7fb      	b.n	8001dfe <StartDefaultTask+0x2>
	...

08001e08 <SystemClock_Config>:
{
 8001e08:	b570      	push	{r4, r5, r6, lr}
 8001e0a:	b094      	sub	sp, #80	; 0x50
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	4a27      	ldr	r2, [pc, #156]	; (8001eac <SystemClock_Config+0xa4>)
 8001e10:	9301      	str	r3, [sp, #4]
 8001e12:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001e14:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001e18:	6411      	str	r1, [r2, #64]	; 0x40
 8001e1a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e1c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001e20:	9201      	str	r2, [sp, #4]
 8001e22:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e24:	4a22      	ldr	r2, [pc, #136]	; (8001eb0 <SystemClock_Config+0xa8>)
 8001e26:	9302      	str	r3, [sp, #8]
 8001e28:	6811      	ldr	r1, [r2, #0]
 8001e2a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001e2e:	6011      	str	r1, [r2, #0]
 8001e30:	6812      	ldr	r2, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e32:	2402      	movs	r4, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e34:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001e38:	2008      	movs	r0, #8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e3a:	9202      	str	r2, [sp, #8]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e3c:	e9cd 430e 	strd	r4, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001e40:	23a8      	movs	r3, #168	; 0xa8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e42:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e44:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001e46:	2101      	movs	r1, #1
 8001e48:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001e4a:	e9cd 0310 	strd	r0, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e4e:	2604      	movs	r6, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e50:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001e52:	e9cd 120b 	strd	r1, r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e56:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e58:	9613      	str	r6, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e5a:	f7fe fccb 	bl	80007f4 <HAL_RCC_OscConfig>
 8001e5e:	b100      	cbz	r0, 8001e62 <SystemClock_Config+0x5a>
 8001e60:	e7fe      	b.n	8001e60 <SystemClock_Config+0x58>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e62:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e64:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001e68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e6c:	250f      	movs	r5, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e6e:	2105      	movs	r1, #5
 8001e70:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e72:	e9cd 5403 	strd	r5, r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e76:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e7a:	f7fe fe5f 	bl	8000b3c <HAL_RCC_ClockConfig>
 8001e7e:	4604      	mov	r4, r0
 8001e80:	b100      	cbz	r0, 8001e84 <SystemClock_Config+0x7c>
 8001e82:	e7fe      	b.n	8001e82 <SystemClock_Config+0x7a>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001e84:	f7fe fef2 	bl	8000c6c <HAL_RCC_GetHCLKFreq>
 8001e88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e8c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e90:	f7fe fba8 	bl	80005e4 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e94:	4630      	mov	r0, r6
 8001e96:	f7fe fbbb 	bl	8000610 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8001e9a:	4622      	mov	r2, r4
 8001e9c:	4629      	mov	r1, r5
 8001e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea2:	f7fe fb6b 	bl	800057c <HAL_NVIC_SetPriority>
}
 8001ea6:	b014      	add	sp, #80	; 0x50
 8001ea8:	bd70      	pop	{r4, r5, r6, pc}
 8001eaa:	bf00      	nop
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40007000 	.word	0x40007000

08001eb4 <main>:
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001eb8:	2400      	movs	r4, #0
  HAL_Init();
 8001eba:	f7fe fb25 	bl	8000508 <HAL_Init>
  SystemClock_Config();
 8001ebe:	f7ff ffa3 	bl	8001e08 <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ec2:	4b3c      	ldr	r3, [pc, #240]	; (8001fb4 <main+0x100>)
 8001ec4:	9402      	str	r4, [sp, #8]
 8001ec6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ec8:	483b      	ldr	r0, [pc, #236]	; (8001fb8 <main+0x104>)
  htim6.Instance = TIM6;
 8001eca:	4d3c      	ldr	r5, [pc, #240]	; (8001fbc <main+0x108>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ecc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ed0:	631a      	str	r2, [r3, #48]	; 0x30
 8001ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ed4:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001ed8:	9202      	str	r2, [sp, #8]
 8001eda:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001edc:	9403      	str	r4, [sp, #12]
 8001ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ee0:	f042 0201 	orr.w	r2, r2, #1
 8001ee4:	631a      	str	r2, [r3, #48]	; 0x30
 8001ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ee8:	f002 0201 	and.w	r2, r2, #1
 8001eec:	9203      	str	r2, [sp, #12]
 8001eee:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ef0:	9404      	str	r4, [sp, #16]
 8001ef2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ef4:	f042 0208 	orr.w	r2, r2, #8
 8001ef8:	631a      	str	r2, [r3, #48]	; 0x30
 8001efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f02:	4622      	mov	r2, r4
 8001f04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f08:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0a:	2701      	movs	r7, #1
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f0c:	f7fe fc6c 	bl	80007e8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f14:	4828      	ldr	r0, [pc, #160]	; (8001fb8 <main+0x104>)
 8001f16:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f18:	e9cd 3705 	strd	r3, r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1c:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f20:	f7fe fb82 	bl	8000628 <HAL_GPIO_Init>
  htim6.Instance = TIM6;
 8001f24:	4b26      	ldr	r3, [pc, #152]	; (8001fc0 <main+0x10c>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001f26:	4628      	mov	r0, r5
  htim6.Init.Prescaler = 0;
 8001f28:	e9c5 3400 	strd	r3, r4, [r5]
  htim6.Init.Period = 0;
 8001f2c:	e9c5 4402 	strd	r4, r4, [r5, #8]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001f30:	f7fe ff24 	bl	8000d7c <HAL_TIM_Base_Init>
 8001f34:	b100      	cbz	r0, 8001f38 <main+0x84>
 8001f36:	e7fe      	b.n	8001f36 <main+0x82>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f38:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001f3c:	a905      	add	r1, sp, #20
 8001f3e:	4628      	mov	r0, r5
 8001f40:	f7fe ff36 	bl	8000db0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f44:	b100      	cbz	r0, 8001f48 <main+0x94>
 8001f46:	e7fe      	b.n	8001f46 <main+0x92>
  huart2.Instance = USART2;
 8001f48:	4b1e      	ldr	r3, [pc, #120]	; (8001fc4 <main+0x110>)
  huart2.Init.BaudRate = 115200;
 8001f4a:	491f      	ldr	r1, [pc, #124]	; (8001fc8 <main+0x114>)
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f4c:	6118      	str	r0, [r3, #16]
  huart2.Init.BaudRate = 115200;
 8001f4e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f52:	e9c3 1200 	strd	r1, r2, [r3]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f56:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f58:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5c:	e9c3 2005 	strd	r2, r0, [r3, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f60:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff f888 	bl	8001078 <HAL_UART_Init>
 8001f68:	4604      	mov	r4, r0
 8001f6a:	b100      	cbz	r0, 8001f6e <main+0xba>
 8001f6c:	e7fe      	b.n	8001f6c <main+0xb8>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001f6e:	4e17      	ldr	r6, [pc, #92]	; (8001fcc <main+0x118>)
 8001f70:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001f72:	ad05      	add	r5, sp, #20
 8001f74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f76:	6833      	ldr	r3, [r6, #0]
 8001f78:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001f7a:	4621      	mov	r1, r4
 8001f7c:	a805      	add	r0, sp, #20
 8001f7e:	f7ff f908 	bl	8001192 <osThreadCreate>
 8001f82:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <main+0x11c>)
  	xTaskCreate(main_task1, "Main Task1", 512, NULL, 1, NULL);
 8001f84:	4913      	ldr	r1, [pc, #76]	; (8001fd4 <main+0x120>)
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001f86:	6018      	str	r0, [r3, #0]
  	xTaskCreate(main_task1, "Main Task1", 512, NULL, 1, NULL);
 8001f88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f8c:	4623      	mov	r3, r4
 8001f8e:	e9cd 7400 	strd	r7, r4, [sp]
 8001f92:	4811      	ldr	r0, [pc, #68]	; (8001fd8 <main+0x124>)
 8001f94:	f7ff f9c0 	bl	8001318 <xTaskCreate>
  	xTaskCreate(main_task2, "Main Task2", 512, NULL, 0, NULL);
 8001f98:	4623      	mov	r3, r4
 8001f9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f9e:	490f      	ldr	r1, [pc, #60]	; (8001fdc <main+0x128>)
 8001fa0:	480f      	ldr	r0, [pc, #60]	; (8001fe0 <main+0x12c>)
 8001fa2:	e9cd 4400 	strd	r4, r4, [sp]
 8001fa6:	f7ff f9b7 	bl	8001318 <xTaskCreate>
  		vTaskStartScheduler();
 8001faa:	f7ff fa85 	bl	80014b8 <vTaskStartScheduler>
  osKernelStart();
 8001fae:	f7ff f8eb 	bl	8001188 <osKernelStart>
 8001fb2:	e7fe      	b.n	8001fb2 <main+0xfe>
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	40020c00 	.word	0x40020c00
 8001fbc:	20003d78 	.word	0x20003d78
 8001fc0:	40001000 	.word	0x40001000
 8001fc4:	20003db4 	.word	0x20003db4
 8001fc8:	40004400 	.word	0x40004400
 8001fcc:	080021e0 	.word	0x080021e0
 8001fd0:	20003d74 	.word	0x20003d74
 8001fd4:	080021f9 	.word	0x080021f9
 8001fd8:	08001d35 	.word	0x08001d35
 8001fdc:	08002204 	.word	0x08002204
 8001fe0:	08001d99 	.word	0x08001d99

08001fe4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fe4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe6:	2003      	movs	r0, #3
 8001fe8:	f7fe fab6 	bl	8000558 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001fec:	2200      	movs	r2, #0
 8001fee:	4611      	mov	r1, r2
 8001ff0:	f06f 000b 	mvn.w	r0, #11
 8001ff4:	f7fe fac2 	bl	800057c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	f06f 000a 	mvn.w	r0, #10
 8002000:	f7fe fabc 	bl	800057c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002004:	2200      	movs	r2, #0
 8002006:	4611      	mov	r1, r2
 8002008:	f06f 0009 	mvn.w	r0, #9
 800200c:	f7fe fab6 	bl	800057c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002010:	2200      	movs	r2, #0
 8002012:	4611      	mov	r1, r2
 8002014:	f06f 0004 	mvn.w	r0, #4
 8002018:	f7fe fab0 	bl	800057c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	4611      	mov	r1, r2
 8002020:	f06f 0003 	mvn.w	r0, #3
 8002024:	f7fe faaa 	bl	800057c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002028:	2200      	movs	r2, #0
 800202a:	210f      	movs	r1, #15
 800202c:	f06f 0001 	mvn.w	r0, #1
 8002030:	f7fe faa4 	bl	800057c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002034:	2200      	movs	r2, #0
 8002036:	210f      	movs	r1, #15
 8002038:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800203c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002040:	f7fe ba9c 	b.w	800057c <HAL_NVIC_SetPriority>

08002044 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM6)
 8002044:	6802      	ldr	r2, [r0, #0]
 8002046:	4b09      	ldr	r3, [pc, #36]	; (800206c <HAL_TIM_Base_MspInit+0x28>)
 8002048:	429a      	cmp	r2, r3
{
 800204a:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM6)
 800204c:	d10b      	bne.n	8002066 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	9301      	str	r3, [sp, #4]
 8002052:	4b07      	ldr	r3, [pc, #28]	; (8002070 <HAL_TIM_Base_MspInit+0x2c>)
 8002054:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002056:	f042 0210 	orr.w	r2, r2, #16
 800205a:	641a      	str	r2, [r3, #64]	; 0x40
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	9301      	str	r3, [sp, #4]
 8002064:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002066:	b002      	add	sp, #8
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	40001000 	.word	0x40001000
 8002070:	40023800 	.word	0x40023800

08002074 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002074:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002076:	6802      	ldr	r2, [r0, #0]
 8002078:	4b0f      	ldr	r3, [pc, #60]	; (80020b8 <HAL_UART_MspInit+0x44>)
 800207a:	429a      	cmp	r2, r3
 800207c:	d119      	bne.n	80020b2 <HAL_UART_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	4b0e      	ldr	r3, [pc, #56]	; (80020bc <HAL_UART_MspInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002084:	480e      	ldr	r0, [pc, #56]	; (80020c0 <HAL_UART_MspInit+0x4c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002086:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002088:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800208c:	641a      	str	r2, [r3, #64]	; 0x40
 800208e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002098:	220c      	movs	r2, #12
 800209a:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800209c:	2101      	movs	r1, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e9cd 1303 	strd	r1, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020a8:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020aa:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ac:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ae:	f7fe fabb 	bl	8000628 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020b2:	b007      	add	sp, #28
 80020b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80020b8:	40004400 	.word	0x40004400
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40020000 	.word	0x40020000

080020c4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020c4:	4770      	bx	lr

080020c6 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80020c6:	e7fe      	b.n	80020c6 <HardFault_Handler>

080020c8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80020c8:	e7fe      	b.n	80020c8 <MemManage_Handler>

080020ca <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80020ca:	e7fe      	b.n	80020ca <BusFault_Handler>

080020cc <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80020cc:	e7fe      	b.n	80020cc <UsageFault_Handler>

080020ce <DebugMon_Handler>:
 80020ce:	4770      	bx	lr

080020d0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80020d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020d2:	f7fe fa33 	bl	800053c <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 80020da:	f7ff b87a 	b.w	80011d2 <osSystickHandler>
	...

080020e0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020e0:	490f      	ldr	r1, [pc, #60]	; (8002120 <SystemInit+0x40>)
 80020e2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80020e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80020ee:	4b0d      	ldr	r3, [pc, #52]	; (8002124 <SystemInit+0x44>)
 80020f0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80020f2:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80020f4:	f042 0201 	orr.w	r2, r2, #1
 80020f8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80020fa:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002102:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002106:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002108:	4a07      	ldr	r2, [pc, #28]	; (8002128 <SystemInit+0x48>)
 800210a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002112:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002114:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002116:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800211a:	608b      	str	r3, [r1, #8]
#endif
}
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00
 8002124:	40023800 	.word	0x40023800
 8002128:	24003010 	.word	0x24003010

0800212c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800212c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002164 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002130:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002132:	e003      	b.n	800213c <LoopCopyDataInit>

08002134 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002134:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002136:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002138:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800213a:	3104      	adds	r1, #4

0800213c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800213c:	480b      	ldr	r0, [pc, #44]	; (800216c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800213e:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002140:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002142:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002144:	d3f6      	bcc.n	8002134 <CopyDataInit>
  ldr  r2, =_sbss
 8002146:	4a0b      	ldr	r2, [pc, #44]	; (8002174 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002148:	e002      	b.n	8002150 <LoopFillZerobss>

0800214a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800214a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800214c:	f842 3b04 	str.w	r3, [r2], #4

08002150 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002150:	4b09      	ldr	r3, [pc, #36]	; (8002178 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002152:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002154:	d3f9      	bcc.n	800214a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002156:	f7ff ffc3 	bl	80020e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800215a:	f000 f811 	bl	8002180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800215e:	f7ff fea9 	bl	8001eb4 <main>
  bx  lr    
 8002162:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002164:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002168:	08002268 	.word	0x08002268
  ldr  r0, =_sdata
 800216c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002170:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 8002174:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 8002178:	20003df4 	.word	0x20003df4

0800217c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800217c:	e7fe      	b.n	800217c <ADC_IRQHandler>
	...

08002180 <__libc_init_array>:
 8002180:	b570      	push	{r4, r5, r6, lr}
 8002182:	4e0d      	ldr	r6, [pc, #52]	; (80021b8 <__libc_init_array+0x38>)
 8002184:	4c0d      	ldr	r4, [pc, #52]	; (80021bc <__libc_init_array+0x3c>)
 8002186:	1ba4      	subs	r4, r4, r6
 8002188:	10a4      	asrs	r4, r4, #2
 800218a:	2500      	movs	r5, #0
 800218c:	42a5      	cmp	r5, r4
 800218e:	d109      	bne.n	80021a4 <__libc_init_array+0x24>
 8002190:	4e0b      	ldr	r6, [pc, #44]	; (80021c0 <__libc_init_array+0x40>)
 8002192:	4c0c      	ldr	r4, [pc, #48]	; (80021c4 <__libc_init_array+0x44>)
 8002194:	f000 f818 	bl	80021c8 <_init>
 8002198:	1ba4      	subs	r4, r4, r6
 800219a:	10a4      	asrs	r4, r4, #2
 800219c:	2500      	movs	r5, #0
 800219e:	42a5      	cmp	r5, r4
 80021a0:	d105      	bne.n	80021ae <__libc_init_array+0x2e>
 80021a2:	bd70      	pop	{r4, r5, r6, pc}
 80021a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021a8:	4798      	blx	r3
 80021aa:	3501      	adds	r5, #1
 80021ac:	e7ee      	b.n	800218c <__libc_init_array+0xc>
 80021ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021b2:	4798      	blx	r3
 80021b4:	3501      	adds	r5, #1
 80021b6:	e7f2      	b.n	800219e <__libc_init_array+0x1e>
 80021b8:	08002260 	.word	0x08002260
 80021bc:	08002260 	.word	0x08002260
 80021c0:	08002260 	.word	0x08002260
 80021c4:	08002264 	.word	0x08002264

080021c8 <_init>:
 80021c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ca:	bf00      	nop
 80021cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021ce:	bc08      	pop	{r3}
 80021d0:	469e      	mov	lr, r3
 80021d2:	4770      	bx	lr

080021d4 <_fini>:
 80021d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021d6:	bf00      	nop
 80021d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021da:	bc08      	pop	{r3}
 80021dc:	469e      	mov	lr, r3
 80021de:	4770      	bx	lr
