// Seed: 3021060480
module module_0 (
    input wand id_0
);
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
  supply1 id_4;
  assign id_4 = 1'b0 & id_0;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7,
    output tri1 id_8,
    input tri1 id_9
);
  wire id_11, id_12, id_13;
  nor (id_0, id_2, id_6, id_5, id_3, id_9, id_1, id_13, id_11);
  module_0(
      id_2
  );
endmodule
