// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Aug 29 12:34:55 2022
// Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_v1_0_0_0_sim_netlist.v
// Design      : design_1_sobel_v1_0_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_v1_0_0_0,sobel_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "sobel_v1_0,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk_i,
    rst_n_i,
    s_data_i,
    s_data_valid_i,
    s_data_ready_o,
    m_data_valid_o,
    m_data_ready_i,
    m_data_o,
    intr_o,
    width,
    wr_line_counter,
    rd_counter,
    stor_counter,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    s_axi_lite_awaddr,
    s_axi_lite_awprot,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_wdata,
    s_axi_lite_wstrb,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_araddr,
    s_axi_lite_arprot,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    s_axi_lite_rvalid,
    s_axi_lite_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 axis_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME axis_clk, ASSOCIATED_BUSIF M_AXIS:S_AXIS, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk_i;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 axis_rstn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME axis_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_data_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_data_valid_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_data_ready_o;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_data_valid_o;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_data_ready_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_data_o;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 intr INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME intr, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1" *) output intr_o;
  output [9:0]width;
  output [9:0]wr_line_counter;
  output [9:0]rd_counter;
  output [11:0]stor_counter;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_lite_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite_aclk, ASSOCIATED_BUSIF s_axi_lite, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_lite_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_lite_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWPROT" *) input [2:0]s_axi_lite_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WSTRB" *) input [3:0]s_axi_lite_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARADDR" *) input [3:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARPROT" *) input [2:0]s_axi_lite_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RREADY" *) input s_axi_lite_rready;

  wire \<const0> ;
  wire clk_i;
  wire intr_o;
  wire [7:0]\^m_data_o ;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [9:0]rd_counter;
  wire rst_n_i;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [31:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire [11:0]stor_counter;
  wire [9:0]width;
  wire [9:0]wr_line_counter;

  assign m_data_o[31] = \<const0> ;
  assign m_data_o[30] = \<const0> ;
  assign m_data_o[29] = \<const0> ;
  assign m_data_o[28] = \<const0> ;
  assign m_data_o[27] = \<const0> ;
  assign m_data_o[26] = \<const0> ;
  assign m_data_o[25] = \<const0> ;
  assign m_data_o[24] = \<const0> ;
  assign m_data_o[23:16] = \^m_data_o [7:0];
  assign m_data_o[15:8] = \^m_data_o [7:0];
  assign m_data_o[7:0] = \^m_data_o [7:0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_v1_0 U0
       (.Q(width),
        .clk_i(clk_i),
        .intr_o(intr_o),
        .m_data_o(\^m_data_o ),
        .m_data_ready_i(m_data_ready_i),
        .m_data_valid_o(m_data_valid_o),
        .rd_counter(rd_counter),
        .rst_n_i(rst_n_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[3:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[3:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wstrb(s_axi_lite_wstrb),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_data_i({s_data_i[23:18],s_data_i[15:9],s_data_i[7:4]}),
        .s_data_ready_o(s_data_ready_o),
        .s_data_valid_i(s_data_valid_i),
        .stor_counter(stor_counter),
        .wr_line_counter(wr_line_counter));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_faltung
   (s_axis_tvalid,
    sobel_data_o0,
    sobel_input_valid,
    clk_i,
    \sumresh_r_nxt[-1111111103]_0 ,
    data_o,
    \sumresh_r_nxt[-1111111103]__1_0 ,
    D,
    \sumresh_r_nxt[-1111111104]__2_0 ,
    \multiresh_r_reg[5][9]_0 ,
    \multiresv_r_reg[7][9]_0 ,
    \sumresv_r_nxt[-1111111103]_0 );
  output s_axis_tvalid;
  output sobel_data_o0;
  input sobel_input_valid;
  input clk_i;
  input \sumresh_r_nxt[-1111111103]_0 ;
  input [42:0]data_o;
  input \sumresh_r_nxt[-1111111103]__1_0 ;
  input [6:0]D;
  input [6:0]\sumresh_r_nxt[-1111111104]__2_0 ;
  input [7:0]\multiresh_r_reg[5][9]_0 ;
  input [7:0]\multiresv_r_reg[7][9]_0 ;
  input [7:0]\sumresv_r_nxt[-1111111103]_0 ;

  wire [6:0]D;
  wire [13:0]PCIN;
  wire [13:0]PCOUT;
  wire checkres_reg_i_10_n_0;
  wire checkres_reg_i_11_n_0;
  wire checkres_reg_i_12_n_0;
  wire checkres_reg_i_1_n_3;
  wire checkres_reg_i_2_n_0;
  wire checkres_reg_i_2_n_1;
  wire checkres_reg_i_2_n_2;
  wire checkres_reg_i_2_n_3;
  wire checkres_reg_i_3_n_0;
  wire checkres_reg_i_3_n_1;
  wire checkres_reg_i_3_n_2;
  wire checkres_reg_i_3_n_3;
  wire checkres_reg_i_4_n_0;
  wire checkres_reg_i_4_n_1;
  wire checkres_reg_i_4_n_2;
  wire checkres_reg_i_4_n_3;
  wire checkres_reg_i_5_n_0;
  wire checkres_reg_i_6_n_0;
  wire checkres_reg_i_7_n_0;
  wire checkres_reg_i_8_n_0;
  wire checkres_reg_i_9_n_0;
  wire checkres_reg_n_100;
  wire checkres_reg_n_101;
  wire checkres_reg_n_102;
  wire checkres_reg_n_103;
  wire checkres_reg_n_104;
  wire checkres_reg_n_105;
  wire checkres_reg_n_78;
  wire checkres_reg_n_79;
  wire checkres_reg_n_80;
  wire checkres_reg_n_81;
  wire checkres_reg_n_82;
  wire checkres_reg_n_83;
  wire checkres_reg_n_84;
  wire checkres_reg_n_85;
  wire checkres_reg_n_86;
  wire checkres_reg_n_87;
  wire checkres_reg_n_88;
  wire checkres_reg_n_89;
  wire checkres_reg_n_90;
  wire checkres_reg_n_91;
  wire checkres_reg_n_92;
  wire checkres_reg_n_93;
  wire checkres_reg_n_94;
  wire checkres_reg_n_95;
  wire checkres_reg_n_96;
  wire checkres_reg_n_97;
  wire checkres_reg_n_98;
  wire checkres_reg_n_99;
  wire clk_i;
  wire [42:0]data_o;
  wire i___0_carry__0_i_1__0_n_0;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2__0_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3__0_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4__0_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__0_i_5__0_n_0;
  wire i___0_carry__0_i_5_n_0;
  wire i___0_carry__0_i_6__0_n_0;
  wire i___0_carry__0_i_6_n_0;
  wire i___0_carry__0_i_7__0_n_0;
  wire i___0_carry__0_i_7_n_0;
  wire i___0_carry__0_i_8__0_n_0;
  wire i___0_carry__0_i_8_n_0;
  wire i___0_carry__1_i_1__0_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_2__0_n_0;
  wire i___0_carry__1_i_2_n_0;
  wire i___0_carry__1_i_3__0_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__1_i_4__0_n_0;
  wire i___0_carry__1_i_4_n_0;
  wire i___0_carry__1_i_5__0_n_0;
  wire i___0_carry__1_i_5_n_0;
  wire i___0_carry__1_i_6__0_n_0;
  wire i___0_carry__1_i_6_n_0;
  wire i___0_carry__1_i_7__0_n_0;
  wire i___0_carry__1_i_7_n_0;
  wire i___0_carry__1_i_8__0_n_0;
  wire i___0_carry__1_i_8_n_0;
  wire i___0_carry__2_i_1__0_n_0;
  wire i___0_carry__2_i_1_n_0;
  wire i___0_carry_i_1__0_n_0;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_2__0_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3__0_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4__0_n_0;
  wire i___0_carry_i_4_n_0;
  wire i___0_carry_i_5__0_n_0;
  wire i___0_carry_i_5_n_0;
  wire i___0_carry_i_6__0_n_0;
  wire i___0_carry_i_6_n_0;
  wire i___0_carry_i_7_n_0;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_1_n_1;
  wire i__carry__0_i_1_n_2;
  wire i__carry__0_i_1_n_3;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_2_n_1;
  wire i__carry__1_i_2_n_2;
  wire i__carry__1_i_2_n_3;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_3;
  wire i__carry_i_10_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_1_n_1;
  wire i__carry_i_1_n_2;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire ins_outputbuffer_i_10_n_0;
  wire ins_outputbuffer_i_11_n_0;
  wire ins_outputbuffer_i_12_n_0;
  wire ins_outputbuffer_i_13_n_0;
  wire ins_outputbuffer_i_14_n_0;
  wire ins_outputbuffer_i_15_n_0;
  wire ins_outputbuffer_i_16_n_0;
  wire ins_outputbuffer_i_16_n_1;
  wire ins_outputbuffer_i_16_n_2;
  wire ins_outputbuffer_i_16_n_3;
  wire ins_outputbuffer_i_17_n_0;
  wire ins_outputbuffer_i_18_n_0;
  wire ins_outputbuffer_i_19_n_0;
  wire ins_outputbuffer_i_1_n_3;
  wire ins_outputbuffer_i_20_n_0;
  wire ins_outputbuffer_i_21_n_0;
  wire ins_outputbuffer_i_22_n_0;
  wire ins_outputbuffer_i_23_n_0;
  wire ins_outputbuffer_i_24_n_0;
  wire ins_outputbuffer_i_25_n_0;
  wire ins_outputbuffer_i_26_n_0;
  wire ins_outputbuffer_i_27_n_0;
  wire ins_outputbuffer_i_28_n_0;
  wire ins_outputbuffer_i_29_n_0;
  wire ins_outputbuffer_i_2_n_0;
  wire ins_outputbuffer_i_2_n_1;
  wire ins_outputbuffer_i_2_n_2;
  wire ins_outputbuffer_i_2_n_3;
  wire ins_outputbuffer_i_30_n_0;
  wire ins_outputbuffer_i_3_n_0;
  wire ins_outputbuffer_i_4_n_0;
  wire ins_outputbuffer_i_5_n_0;
  wire ins_outputbuffer_i_6_n_0;
  wire ins_outputbuffer_i_7_n_0;
  wire ins_outputbuffer_i_7_n_1;
  wire ins_outputbuffer_i_7_n_2;
  wire ins_outputbuffer_i_7_n_3;
  wire ins_outputbuffer_i_8_n_0;
  wire ins_outputbuffer_i_9_n_0;
  wire [7:0]\multiresh_r_reg[5][9]_0 ;
  wire \multiresh_r_reg_n_0_[3][1] ;
  wire \multiresh_r_reg_n_0_[3][2] ;
  wire \multiresh_r_reg_n_0_[3][3] ;
  wire \multiresh_r_reg_n_0_[3][4] ;
  wire \multiresh_r_reg_n_0_[3][5] ;
  wire \multiresh_r_reg_n_0_[3][6] ;
  wire \multiresh_r_reg_n_0_[3][7] ;
  wire \multiresh_r_reg_n_0_[3][8] ;
  wire \multiresh_r_reg_n_0_[5][1] ;
  wire \multiresh_r_reg_n_0_[5][2] ;
  wire \multiresh_r_reg_n_0_[5][3] ;
  wire \multiresh_r_reg_n_0_[5][4] ;
  wire \multiresh_r_reg_n_0_[5][5] ;
  wire \multiresh_r_reg_n_0_[5][6] ;
  wire \multiresh_r_reg_n_0_[5][7] ;
  wire \multiresh_r_reg_n_0_[5][8] ;
  wire \multiresh_r_reg_n_0_[5][9] ;
  wire [7:0]\multiresv_r_reg[7][9]_0 ;
  wire \multiresv_r_reg_n_0_[1][1] ;
  wire \multiresv_r_reg_n_0_[1][2] ;
  wire \multiresv_r_reg_n_0_[1][3] ;
  wire \multiresv_r_reg_n_0_[1][4] ;
  wire \multiresv_r_reg_n_0_[1][5] ;
  wire \multiresv_r_reg_n_0_[1][6] ;
  wire \multiresv_r_reg_n_0_[1][7] ;
  wire \multiresv_r_reg_n_0_[1][8] ;
  wire \multiresv_r_reg_n_0_[7][1] ;
  wire \multiresv_r_reg_n_0_[7][2] ;
  wire \multiresv_r_reg_n_0_[7][3] ;
  wire \multiresv_r_reg_n_0_[7][4] ;
  wire \multiresv_r_reg_n_0_[7][5] ;
  wire \multiresv_r_reg_n_0_[7][6] ;
  wire \multiresv_r_reg_n_0_[7][7] ;
  wire \multiresv_r_reg_n_0_[7][8] ;
  wire \multiresv_r_reg_n_0_[7][9] ;
  wire quad_valid_r_reg_srl3_n_0;
  wire quadresh_r_reg_n_106;
  wire quadresh_r_reg_n_107;
  wire quadresh_r_reg_n_108;
  wire quadresh_r_reg_n_109;
  wire quadresh_r_reg_n_110;
  wire quadresh_r_reg_n_111;
  wire quadresh_r_reg_n_112;
  wire quadresh_r_reg_n_113;
  wire quadresh_r_reg_n_114;
  wire quadresh_r_reg_n_115;
  wire quadresh_r_reg_n_116;
  wire quadresh_r_reg_n_117;
  wire quadresh_r_reg_n_118;
  wire quadresh_r_reg_n_119;
  wire quadresh_r_reg_n_120;
  wire quadresh_r_reg_n_121;
  wire quadresh_r_reg_n_122;
  wire quadresh_r_reg_n_123;
  wire quadresh_r_reg_n_124;
  wire quadresh_r_reg_n_125;
  wire quadresh_r_reg_n_126;
  wire quadresh_r_reg_n_127;
  wire quadresh_r_reg_n_128;
  wire quadresh_r_reg_n_129;
  wire quadresh_r_reg_n_130;
  wire quadresh_r_reg_n_131;
  wire quadresh_r_reg_n_132;
  wire quadresh_r_reg_n_133;
  wire quadresh_r_reg_n_134;
  wire quadresh_r_reg_n_135;
  wire quadresh_r_reg_n_136;
  wire quadresh_r_reg_n_137;
  wire quadresh_r_reg_n_138;
  wire quadresh_r_reg_n_139;
  wire quadresh_r_reg_n_140;
  wire quadresh_r_reg_n_141;
  wire quadresh_r_reg_n_142;
  wire quadresh_r_reg_n_143;
  wire quadresh_r_reg_n_144;
  wire quadresh_r_reg_n_145;
  wire quadresh_r_reg_n_146;
  wire quadresh_r_reg_n_147;
  wire quadresh_r_reg_n_148;
  wire quadresh_r_reg_n_149;
  wire quadresh_r_reg_n_150;
  wire quadresh_r_reg_n_151;
  wire quadresh_r_reg_n_152;
  wire quadresh_r_reg_n_153;
  wire s_axis_tvalid;
  wire sobel_data_o0;
  wire sobel_input_valid;
  wire \sumresh_r_nxt[-1111111103]_0 ;
  wire \sumresh_r_nxt[-1111111103]__1_0 ;
  wire \sumresh_r_nxt[-1111111103]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_n_0 ;
  wire [6:0]\sumresh_r_nxt[-1111111104]__2_0 ;
  wire \sumresh_r_nxt[-1111111104]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__4_n_0 ;
  wire \sumresh_r_nxt[-_n_0_1111111103] ;
  wire \sumresh_r_nxt[-_n_0_1111111104] ;
  wire \sumresh_r_nxt[-_n_0_1111111105] ;
  wire \sumresh_r_nxt[-_n_0_1111111106] ;
  wire \sumresh_r_nxt[-_n_0_1111111107] ;
  wire \sumresh_r_nxt[-_n_0_1111111108] ;
  wire \sumresh_r_nxt[-_n_0_1111111109] ;
  wire \sumresh_r_nxt[-_n_0_1111111110] ;
  wire sumresh_r_nxt_carry__0_i_1_n_0;
  wire sumresh_r_nxt_carry__0_i_2_n_0;
  wire sumresh_r_nxt_carry__0_i_3_n_0;
  wire sumresh_r_nxt_carry__0_i_4_n_0;
  wire sumresh_r_nxt_carry__0_n_0;
  wire sumresh_r_nxt_carry__0_n_1;
  wire sumresh_r_nxt_carry__0_n_2;
  wire sumresh_r_nxt_carry__0_n_3;
  wire sumresh_r_nxt_carry__0_n_4;
  wire sumresh_r_nxt_carry__0_n_5;
  wire sumresh_r_nxt_carry__0_n_6;
  wire sumresh_r_nxt_carry__0_n_7;
  wire sumresh_r_nxt_carry__1_i_1_n_0;
  wire sumresh_r_nxt_carry__1_n_0;
  wire sumresh_r_nxt_carry__1_n_2;
  wire sumresh_r_nxt_carry__1_n_3;
  wire sumresh_r_nxt_carry__1_n_5;
  wire sumresh_r_nxt_carry__1_n_6;
  wire sumresh_r_nxt_carry__1_n_7;
  wire sumresh_r_nxt_carry_i_1_n_0;
  wire sumresh_r_nxt_carry_i_2_n_0;
  wire sumresh_r_nxt_carry_i_3_n_0;
  wire sumresh_r_nxt_carry_i_4_n_0;
  wire sumresh_r_nxt_carry_n_0;
  wire sumresh_r_nxt_carry_n_1;
  wire sumresh_r_nxt_carry_n_2;
  wire sumresh_r_nxt_carry_n_3;
  wire sumresh_r_nxt_carry_n_4;
  wire sumresh_r_nxt_carry_n_5;
  wire sumresh_r_nxt_carry_n_6;
  wire sumresh_r_nxt_carry_n_7;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_7 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__2_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_3 ;
  wire [13:0]sumresv_r_nxt;
  wire [7:0]\sumresv_r_nxt[-1111111103]_0 ;
  wire \sumresv_r_nxt[-_n_0_1111111103] ;
  wire \sumresv_r_nxt[-_n_0_1111111104] ;
  wire \sumresv_r_nxt[-_n_0_1111111105] ;
  wire \sumresv_r_nxt[-_n_0_1111111106] ;
  wire \sumresv_r_nxt[-_n_0_1111111107] ;
  wire \sumresv_r_nxt[-_n_0_1111111108] ;
  wire \sumresv_r_nxt[-_n_0_1111111109] ;
  wire \sumresv_r_nxt[-_n_0_1111111110] ;
  wire \sumresv_r_nxt[-_n_0_1111111111] ;
  wire sumresv_r_nxt_carry__0_i_1_n_0;
  wire sumresv_r_nxt_carry__0_i_2_n_0;
  wire sumresv_r_nxt_carry__0_i_3_n_0;
  wire sumresv_r_nxt_carry__0_i_4_n_0;
  wire sumresv_r_nxt_carry__0_n_0;
  wire sumresv_r_nxt_carry__0_n_1;
  wire sumresv_r_nxt_carry__0_n_2;
  wire sumresv_r_nxt_carry__0_n_3;
  wire sumresv_r_nxt_carry__0_n_4;
  wire sumresv_r_nxt_carry__0_n_5;
  wire sumresv_r_nxt_carry__0_n_6;
  wire sumresv_r_nxt_carry__0_n_7;
  wire sumresv_r_nxt_carry__1_i_1_n_0;
  wire sumresv_r_nxt_carry__1_n_0;
  wire sumresv_r_nxt_carry__1_n_2;
  wire sumresv_r_nxt_carry__1_n_3;
  wire sumresv_r_nxt_carry__1_n_5;
  wire sumresv_r_nxt_carry__1_n_6;
  wire sumresv_r_nxt_carry__1_n_7;
  wire sumresv_r_nxt_carry_i_1_n_0;
  wire sumresv_r_nxt_carry_i_2_n_0;
  wire sumresv_r_nxt_carry_i_3_n_0;
  wire sumresv_r_nxt_carry_i_4_n_0;
  wire sumresv_r_nxt_carry_n_0;
  wire sumresv_r_nxt_carry_n_1;
  wire sumresv_r_nxt_carry_n_2;
  wire sumresv_r_nxt_carry_n_3;
  wire sumresv_r_nxt_carry_n_4;
  wire sumresv_r_nxt_carry_n_5;
  wire sumresv_r_nxt_carry_n_6;
  wire sumresv_r_nxt_carry_n_7;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_7 ;
  wire \sumresv_r_reg[-_n_0_1111111104] ;
  wire \sumresv_r_reg[-_n_0_1111111105] ;
  wire \sumresv_r_reg[-_n_0_1111111106] ;
  wire \sumresv_r_reg[-_n_0_1111111107] ;
  wire \sumresv_r_reg[-_n_0_1111111108] ;
  wire \sumresv_r_reg[-_n_0_1111111109] ;
  wire \sumresv_r_reg[-_n_0_1111111110] ;
  wire \sumresv_r_reg[-_n_0_1111111111] ;
  wire NLW_checkres_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_checkres_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_checkres_reg_OVERFLOW_UNCONNECTED;
  wire NLW_checkres_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_checkres_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_checkres_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_checkres_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_checkres_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_checkres_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_checkres_reg_P_UNCONNECTED;
  wire [47:0]NLW_checkres_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_checkres_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_checkres_reg_i_1_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__2_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__2_i_3_O_UNCONNECTED;
  wire [3:2]NLW_ins_outputbuffer_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_16_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_7_O_UNCONNECTED;
  wire NLW_quadresh_r_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_quadresh_r_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_quadresh_r_reg_OVERFLOW_UNCONNECTED;
  wire NLW_quadresh_r_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_quadresh_r_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_quadresh_r_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_quadresh_r_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_quadresh_r_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_quadresh_r_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_quadresh_r_reg_P_UNCONNECTED;
  wire [2:2]NLW_sumresh_r_nxt_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sumresh_r_nxt_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_sumresh_r_nxt_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresh_r_nxt_inferred__2/i__carry__2_O_UNCONNECTED ;
  wire [2:2]NLW_sumresv_r_nxt_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sumresv_r_nxt_carry__1_O_UNCONNECTED;
  wire [0:0]\NLW_sumresv_r_nxt_inferred__0/i___0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_sumresv_r_nxt_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresv_r_nxt_inferred__1/i__carry__2_O_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    checkres_reg
       (.A({sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_checkres_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_checkres_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_checkres_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_checkres_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk_i),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_checkres_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_checkres_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_checkres_reg_P_UNCONNECTED[47:28],checkres_reg_n_78,checkres_reg_n_79,checkres_reg_n_80,checkres_reg_n_81,checkres_reg_n_82,checkres_reg_n_83,checkres_reg_n_84,checkres_reg_n_85,checkres_reg_n_86,checkres_reg_n_87,checkres_reg_n_88,checkres_reg_n_89,checkres_reg_n_90,checkres_reg_n_91,checkres_reg_n_92,checkres_reg_n_93,checkres_reg_n_94,checkres_reg_n_95,checkres_reg_n_96,checkres_reg_n_97,checkres_reg_n_98,checkres_reg_n_99,checkres_reg_n_100,checkres_reg_n_101,checkres_reg_n_102,checkres_reg_n_103,checkres_reg_n_104,checkres_reg_n_105}),
        .PATTERNBDETECT(NLW_checkres_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_checkres_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({quadresh_r_reg_n_106,quadresh_r_reg_n_107,quadresh_r_reg_n_108,quadresh_r_reg_n_109,quadresh_r_reg_n_110,quadresh_r_reg_n_111,quadresh_r_reg_n_112,quadresh_r_reg_n_113,quadresh_r_reg_n_114,quadresh_r_reg_n_115,quadresh_r_reg_n_116,quadresh_r_reg_n_117,quadresh_r_reg_n_118,quadresh_r_reg_n_119,quadresh_r_reg_n_120,quadresh_r_reg_n_121,quadresh_r_reg_n_122,quadresh_r_reg_n_123,quadresh_r_reg_n_124,quadresh_r_reg_n_125,quadresh_r_reg_n_126,quadresh_r_reg_n_127,quadresh_r_reg_n_128,quadresh_r_reg_n_129,quadresh_r_reg_n_130,quadresh_r_reg_n_131,quadresh_r_reg_n_132,quadresh_r_reg_n_133,quadresh_r_reg_n_134,quadresh_r_reg_n_135,quadresh_r_reg_n_136,quadresh_r_reg_n_137,quadresh_r_reg_n_138,quadresh_r_reg_n_139,quadresh_r_reg_n_140,quadresh_r_reg_n_141,quadresh_r_reg_n_142,quadresh_r_reg_n_143,quadresh_r_reg_n_144,quadresh_r_reg_n_145,quadresh_r_reg_n_146,quadresh_r_reg_n_147,quadresh_r_reg_n_148,quadresh_r_reg_n_149,quadresh_r_reg_n_150,quadresh_r_reg_n_151,quadresh_r_reg_n_152,quadresh_r_reg_n_153}),
        .PCOUT(NLW_checkres_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_checkres_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_1
       (.CI(checkres_reg_i_2_n_0),
        .CO({NLW_checkres_reg_i_1_CO_UNCONNECTED[3:1],checkres_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_checkres_reg_i_1_O_UNCONNECTED[3:2],sumresv_r_nxt[13:12]}),
        .S({1'b0,1'b0,\sumresv_r_nxt_inferred__1/i__carry__2_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__2_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_10
       (.I0(\sumresv_r_reg[-_n_0_1111111109] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_5 ),
        .O(checkres_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_11
       (.I0(\sumresv_r_reg[-_n_0_1111111110] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_6 ),
        .O(checkres_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_12
       (.I0(\sumresv_r_reg[-_n_0_1111111111] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_7 ),
        .O(checkres_reg_i_12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_2
       (.CI(checkres_reg_i_3_n_0),
        .CO({checkres_reg_i_2_n_0,checkres_reg_i_2_n_1,checkres_reg_i_2_n_2,checkres_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumresv_r_nxt[11:8]),
        .S({\sumresv_r_nxt_inferred__1/i__carry__1_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_3
       (.CI(checkres_reg_i_4_n_0),
        .CO({checkres_reg_i_3_n_0,checkres_reg_i_3_n_1,checkres_reg_i_3_n_2,checkres_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresv_r_reg[-_n_0_1111111104] ,\sumresv_r_reg[-_n_0_1111111105] ,\sumresv_r_reg[-_n_0_1111111106] ,\sumresv_r_reg[-_n_0_1111111107] }),
        .O(sumresv_r_nxt[7:4]),
        .S({checkres_reg_i_5_n_0,checkres_reg_i_6_n_0,checkres_reg_i_7_n_0,checkres_reg_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_4
       (.CI(1'b0),
        .CO({checkres_reg_i_4_n_0,checkres_reg_i_4_n_1,checkres_reg_i_4_n_2,checkres_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresv_r_reg[-_n_0_1111111108] ,\sumresv_r_reg[-_n_0_1111111109] ,\sumresv_r_reg[-_n_0_1111111110] ,\sumresv_r_reg[-_n_0_1111111111] }),
        .O(sumresv_r_nxt[3:0]),
        .S({checkres_reg_i_9_n_0,checkres_reg_i_10_n_0,checkres_reg_i_11_n_0,checkres_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_5
       (.I0(\sumresv_r_reg[-_n_0_1111111104] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_4 ),
        .O(checkres_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_6
       (.I0(\sumresv_r_reg[-_n_0_1111111105] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_5 ),
        .O(checkres_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_7
       (.I0(\sumresv_r_reg[-_n_0_1111111106] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_6 ),
        .O(checkres_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_8
       (.I0(\sumresv_r_reg[-_n_0_1111111107] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_7 ),
        .O(checkres_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_9
       (.I0(\sumresv_r_reg[-_n_0_1111111108] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_4 ),
        .O(checkres_reg_i_9_n_0));
  FDRE checkres_valid_r_reg
       (.C(clk_i),
        .CE(1'b1),
        .D(quad_valid_r_reg_srl3_n_0),
        .Q(s_axis_tvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .O(i___0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1__0
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .O(i___0_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .O(i___0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2__0
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .O(i___0_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .O(i___0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3__0
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .O(i___0_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .O(i___0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4__0
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .O(i___0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5
       (.I0(i___0_carry__0_i_1_n_0),
        .I1(sumresh_r_nxt_carry__0_n_5),
        .I2(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .O(i___0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5__0
       (.I0(i___0_carry__0_i_1__0_n_0),
        .I1(sumresv_r_nxt_carry__0_n_5),
        .I2(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .O(i___0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .I3(i___0_carry__0_i_2_n_0),
        .O(i___0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6__0
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .I3(i___0_carry__0_i_2__0_n_0),
        .O(i___0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .I3(i___0_carry__0_i_3_n_0),
        .O(i___0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7__0
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .I3(i___0_carry__0_i_3__0_n_0),
        .O(i___0_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .I3(i___0_carry__0_i_4_n_0),
        .O(i___0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8__0
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .I3(i___0_carry__0_i_4__0_n_0),
        .O(i___0_carry__0_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hDC)) 
    i___0_carry__1_i_1
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hDC)) 
    i___0_carry__1_i_1__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hC2)) 
    i___0_carry__1_i_2
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hC2)) 
    i___0_carry__1_i_2__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__1_i_3
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__1_i_3__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .O(i___0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .O(i___0_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hCE31)) 
    i___0_carry__1_i_5
       (.I0(sumresh_r_nxt_carry__1_n_7),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresh_r_nxt_carry__1_n_5),
        .O(i___0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hCE31)) 
    i___0_carry__1_i_5__0
       (.I0(sumresv_r_nxt_carry__1_n_7),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresv_r_nxt_carry__1_n_5),
        .O(i___0_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___0_carry__1_i_6
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___0_carry__1_i_6__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hA6)) 
    i___0_carry__1_i_7
       (.I0(sumresh_r_nxt_carry__1_n_7),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresh_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'hA6)) 
    i___0_carry__1_i_7__0
       (.I0(sumresv_r_nxt_carry__1_n_7),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresv_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h99969666)) 
    i___0_carry__1_i_8
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_4),
        .I2(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .I3(sumresh_r_nxt_carry__0_n_5),
        .I4(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .O(i___0_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h99969666)) 
    i___0_carry__1_i_8__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_4),
        .I2(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .I3(sumresv_r_nxt_carry__0_n_5),
        .I4(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .O(i___0_carry__1_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_1
       (.I0(sumresh_r_nxt_carry__1_n_5),
        .I1(sumresh_r_nxt_carry__1_n_0),
        .O(i___0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_1__0
       (.I0(sumresv_r_nxt_carry__1_n_5),
        .I1(sumresv_r_nxt_carry__1_n_0),
        .O(i___0_carry__2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .O(i___0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1__0
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .O(i___0_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_2
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .O(i___0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_2__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .O(i___0_carry_i_2__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_3
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .O(i___0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_3__0
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .I3(i___0_carry_i_1__0_n_0),
        .O(i___0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .I3(i___0_carry_i_1_n_0),
        .O(i___0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4__0
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .I3(i___0_carry_i_2__0_n_0),
        .O(i___0_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .I3(i___0_carry_i_2_n_0),
        .O(i___0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .I3(i___0_carry_i_3_n_0),
        .O(i___0_carry_i_5__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_6
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .O(i___0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_6__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .I3(i___0_carry_i_3_n_0),
        .O(i___0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_7
       (.I0(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .O(i___0_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1
       (.CI(i__carry_i_1_n_0),
        .CO({i__carry__0_i_1_n_0,i__carry__0_i_1_n_1,i__carry__0_i_1_n_2,i__carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .O(PCIN[7:4]),
        .S({i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0,i__carry__0_i_9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111104] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(PCIN[7]),
        .I1(\sumresh_r_nxt[-_n_0_1111111104] ),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111105] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(PCIN[6]),
        .I1(\sumresh_r_nxt[-_n_0_1111111105] ),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111106] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(PCIN[5]),
        .I1(\sumresh_r_nxt[-_n_0_1111111106] ),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111107] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 ),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_5
       (.I0(PCIN[4]),
        .I1(\sumresh_r_nxt[-_n_0_1111111107] ),
        .O(i__carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_6
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_n_0 ),
        .O(i__carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_7
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_n_0 ),
        .O(i__carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_8
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_n_0 ),
        .O(i__carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_9
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_n_0 ),
        .O(i__carry__0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .O(i__carry__1_i_1__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_2
       (.CI(i__carry__0_i_1_n_0),
        .CO({i__carry__1_i_2_n_0,i__carry__1_i_2_n_1,i__carry__1_i_2_n_2,i__carry__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCIN[11:8]),
        .S({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .I1(PCIN[11]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .I1(\sumresv_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .I1(PCIN[10]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111103] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ),
        .O(i__carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5
       (.I0(PCIN[9]),
        .I1(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111103] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 ),
        .O(i__carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_6
       (.I0(PCIN[8]),
        .I1(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__0
       (.I0(PCIN[12]),
        .I1(PCIN[13]),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2
       (.I0(PCIN[11]),
        .I1(PCIN[12]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ),
        .O(i__carry__2_i_2__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_3
       (.CI(i__carry__1_i_2_n_0),
        .CO({NLW_i__carry__2_i_3_CO_UNCONNECTED[3:1],i__carry__2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__2_i_3_O_UNCONNECTED[3:2],PCIN[13:12]}),
        .S({1'b0,1'b0,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1
       (.CI(1'b0),
        .CO({i__carry_i_1_n_0,i__carry_i_1_n_1,i__carry_i_1_n_2,i__carry_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ,i__carry_i_6_n_0}),
        .O(PCIN[3:0]),
        .S({i__carry_i_7_n_0,i__carry_i_8_n_0,i__carry_i_9_n_0,i__carry_i_10_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_10
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I2(\sumresv_r_nxt[-_n_0_1111111111] ),
        .O(i__carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111108] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_4 ),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(PCIN[3]),
        .I1(\sumresh_r_nxt[-_n_0_1111111108] ),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111109] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_5 ),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(PCIN[2]),
        .I1(\sumresh_r_nxt[-_n_0_1111111109] ),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111110] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_6 ),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(PCIN[1]),
        .I1(\sumresh_r_nxt[-_n_0_1111111110] ),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111111] ),
        .I1(\sumresh_r_nxt_inferred__0/i___0_carry_n_7 ),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(PCIN[0]),
        .I1(\sumresv_r_reg[-_n_0_1111111111] ),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6
       (.I0(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_n_0 ),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_n_0 ),
        .O(i__carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_9
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_n_0 ),
        .O(i__carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_1
       (.CI(ins_outputbuffer_i_2_n_0),
        .CO({NLW_ins_outputbuffer_i_1_CO_UNCONNECTED[3:2],sobel_data_o0,ins_outputbuffer_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ins_outputbuffer_i_3_n_0,ins_outputbuffer_i_4_n_0}),
        .O(NLW_ins_outputbuffer_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ins_outputbuffer_i_5_n_0,ins_outputbuffer_i_6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_10
       (.I0(checkres_reg_n_87),
        .I1(checkres_reg_n_86),
        .O(ins_outputbuffer_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_11
       (.I0(checkres_reg_n_89),
        .I1(checkres_reg_n_88),
        .O(ins_outputbuffer_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_12
       (.I0(checkres_reg_n_83),
        .I1(checkres_reg_n_82),
        .O(ins_outputbuffer_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_13
       (.I0(checkres_reg_n_85),
        .I1(checkres_reg_n_84),
        .O(ins_outputbuffer_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_14
       (.I0(checkres_reg_n_87),
        .I1(checkres_reg_n_86),
        .O(ins_outputbuffer_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_15
       (.I0(checkres_reg_n_89),
        .I1(checkres_reg_n_88),
        .O(ins_outputbuffer_i_15_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_16
       (.CI(1'b0),
        .CO({ins_outputbuffer_i_16_n_0,ins_outputbuffer_i_16_n_1,ins_outputbuffer_i_16_n_2,ins_outputbuffer_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_23_n_0,ins_outputbuffer_i_24_n_0,ins_outputbuffer_i_25_n_0,ins_outputbuffer_i_26_n_0}),
        .O(NLW_ins_outputbuffer_i_16_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_27_n_0,ins_outputbuffer_i_28_n_0,ins_outputbuffer_i_29_n_0,ins_outputbuffer_i_30_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_17
       (.I0(checkres_reg_n_91),
        .I1(checkres_reg_n_90),
        .O(ins_outputbuffer_i_17_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_18
       (.I0(checkres_reg_n_93),
        .I1(checkres_reg_n_92),
        .O(ins_outputbuffer_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_19
       (.I0(checkres_reg_n_91),
        .I1(checkres_reg_n_90),
        .O(ins_outputbuffer_i_19_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_2
       (.CI(ins_outputbuffer_i_7_n_0),
        .CO({ins_outputbuffer_i_2_n_0,ins_outputbuffer_i_2_n_1,ins_outputbuffer_i_2_n_2,ins_outputbuffer_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_8_n_0,ins_outputbuffer_i_9_n_0,ins_outputbuffer_i_10_n_0,ins_outputbuffer_i_11_n_0}),
        .O(NLW_ins_outputbuffer_i_2_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_12_n_0,ins_outputbuffer_i_13_n_0,ins_outputbuffer_i_14_n_0,ins_outputbuffer_i_15_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_20
       (.I0(checkres_reg_n_93),
        .I1(checkres_reg_n_92),
        .O(ins_outputbuffer_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_21
       (.I0(checkres_reg_n_95),
        .I1(checkres_reg_n_94),
        .O(ins_outputbuffer_i_21_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_22
       (.I0(checkres_reg_n_97),
        .I1(checkres_reg_n_96),
        .O(ins_outputbuffer_i_22_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_23
       (.I0(checkres_reg_n_99),
        .I1(checkres_reg_n_98),
        .O(ins_outputbuffer_i_23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_24
       (.I0(checkres_reg_n_101),
        .I1(checkres_reg_n_100),
        .O(ins_outputbuffer_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_25
       (.I0(checkres_reg_n_103),
        .I1(checkres_reg_n_102),
        .O(ins_outputbuffer_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_26
       (.I0(checkres_reg_n_105),
        .I1(checkres_reg_n_104),
        .O(ins_outputbuffer_i_26_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_27
       (.I0(checkres_reg_n_98),
        .I1(checkres_reg_n_99),
        .O(ins_outputbuffer_i_27_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_28
       (.I0(checkres_reg_n_100),
        .I1(checkres_reg_n_101),
        .O(ins_outputbuffer_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_29
       (.I0(checkres_reg_n_103),
        .I1(checkres_reg_n_102),
        .O(ins_outputbuffer_i_29_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_3
       (.I0(checkres_reg_n_79),
        .I1(checkres_reg_n_78),
        .O(ins_outputbuffer_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_30
       (.I0(checkres_reg_n_105),
        .I1(checkres_reg_n_104),
        .O(ins_outputbuffer_i_30_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_4
       (.I0(checkres_reg_n_81),
        .I1(checkres_reg_n_80),
        .O(ins_outputbuffer_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_5
       (.I0(checkres_reg_n_79),
        .I1(checkres_reg_n_78),
        .O(ins_outputbuffer_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_6
       (.I0(checkres_reg_n_81),
        .I1(checkres_reg_n_80),
        .O(ins_outputbuffer_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_7
       (.CI(ins_outputbuffer_i_16_n_0),
        .CO({ins_outputbuffer_i_7_n_0,ins_outputbuffer_i_7_n_1,ins_outputbuffer_i_7_n_2,ins_outputbuffer_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_17_n_0,ins_outputbuffer_i_18_n_0,1'b0,1'b0}),
        .O(NLW_ins_outputbuffer_i_7_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_19_n_0,ins_outputbuffer_i_20_n_0,ins_outputbuffer_i_21_n_0,ins_outputbuffer_i_22_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_8
       (.I0(checkres_reg_n_83),
        .I1(checkres_reg_n_82),
        .O(ins_outputbuffer_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_9
       (.I0(checkres_reg_n_85),
        .I1(checkres_reg_n_84),
        .O(ins_outputbuffer_i_9_n_0));
  FDRE \multiresh_r_reg[3][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[24]),
        .Q(\multiresh_r_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[25]),
        .Q(\multiresh_r_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[26]),
        .Q(\multiresh_r_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[27]),
        .Q(\multiresh_r_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[28]),
        .Q(\multiresh_r_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[29]),
        .Q(\multiresh_r_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[30]),
        .Q(\multiresh_r_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[31]),
        .Q(\multiresh_r_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[32]),
        .Q(\multiresh_r_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [0]),
        .Q(\multiresh_r_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [1]),
        .Q(\multiresh_r_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [2]),
        .Q(\multiresh_r_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [3]),
        .Q(\multiresh_r_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [4]),
        .Q(\multiresh_r_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [5]),
        .Q(\multiresh_r_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [6]),
        .Q(\multiresh_r_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][9] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [7]),
        .Q(\multiresh_r_reg_n_0_[5][9] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[8]),
        .Q(\multiresv_r_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[9]),
        .Q(\multiresv_r_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[10]),
        .Q(\multiresv_r_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[11]),
        .Q(\multiresv_r_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[12]),
        .Q(\multiresv_r_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[13]),
        .Q(\multiresv_r_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[14]),
        .Q(\multiresv_r_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[15]),
        .Q(\multiresv_r_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[41]),
        .Q(\multiresv_r_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [0]),
        .Q(\multiresv_r_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [1]),
        .Q(\multiresv_r_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [2]),
        .Q(\multiresv_r_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [3]),
        .Q(\multiresv_r_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [4]),
        .Q(\multiresv_r_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [5]),
        .Q(\multiresv_r_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [6]),
        .Q(\multiresv_r_reg_n_0_[7][8] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][9] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [7]),
        .Q(\multiresv_r_reg_n_0_[7][9] ),
        .R(1'b0));
  (* srl_name = "\U0/sobel_top_inst/faltung_inst/quad_valid_r_reg_srl3 " *) 
  SRL16E quad_valid_r_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_i),
        .D(sobel_input_valid),
        .Q(quad_valid_r_reg_srl3_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    quadresh_r_reg
       (.A({PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_quadresh_r_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_quadresh_r_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_quadresh_r_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_quadresh_r_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_i),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_quadresh_r_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_quadresh_r_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_quadresh_r_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_quadresh_r_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_quadresh_r_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({quadresh_r_reg_n_106,quadresh_r_reg_n_107,quadresh_r_reg_n_108,quadresh_r_reg_n_109,quadresh_r_reg_n_110,quadresh_r_reg_n_111,quadresh_r_reg_n_112,quadresh_r_reg_n_113,quadresh_r_reg_n_114,quadresh_r_reg_n_115,quadresh_r_reg_n_116,quadresh_r_reg_n_117,quadresh_r_reg_n_118,quadresh_r_reg_n_119,quadresh_r_reg_n_120,quadresh_r_reg_n_121,quadresh_r_reg_n_122,quadresh_r_reg_n_123,quadresh_r_reg_n_124,quadresh_r_reg_n_125,quadresh_r_reg_n_126,quadresh_r_reg_n_127,quadresh_r_reg_n_128,quadresh_r_reg_n_129,quadresh_r_reg_n_130,quadresh_r_reg_n_131,quadresh_r_reg_n_132,quadresh_r_reg_n_133,quadresh_r_reg_n_134,quadresh_r_reg_n_135,quadresh_r_reg_n_136,quadresh_r_reg_n_137,quadresh_r_reg_n_138,quadresh_r_reg_n_139,quadresh_r_reg_n_140,quadresh_r_reg_n_141,quadresh_r_reg_n_142,quadresh_r_reg_n_143,quadresh_r_reg_n_144,quadresh_r_reg_n_145,quadresh_r_reg_n_146,quadresh_r_reg_n_147,quadresh_r_reg_n_148,quadresh_r_reg_n_149,quadresh_r_reg_n_150,quadresh_r_reg_n_151,quadresh_r_reg_n_152,quadresh_r_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_quadresh_r_reg_UNDERFLOW_UNCONNECTED));
  FDRE \sumresh_r_nxt[-1111111103] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111103]_0 ),
        .Q(\sumresh_r_nxt[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111103]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111103]__1_0 ),
        .Q(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[6]),
        .Q(\sumresh_r_nxt[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[40]),
        .Q(\sumresh_r_nxt[-1111111104]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [6]),
        .Q(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[7]),
        .Q(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[5]),
        .Q(\sumresh_r_nxt[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[39]),
        .Q(\sumresh_r_nxt[-1111111105]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [5]),
        .Q(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[6]),
        .Q(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[4]),
        .Q(\sumresh_r_nxt[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[38]),
        .Q(\sumresh_r_nxt[-1111111106]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [4]),
        .Q(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[5]),
        .Q(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[3]),
        .Q(\sumresh_r_nxt[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[37]),
        .Q(\sumresh_r_nxt[-1111111107]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [3]),
        .Q(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[4]),
        .Q(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[2]),
        .Q(\sumresh_r_nxt[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[36]),
        .Q(\sumresh_r_nxt[-1111111108]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [2]),
        .Q(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[3]),
        .Q(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[1]),
        .Q(\sumresh_r_nxt[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[35]),
        .Q(\sumresh_r_nxt[-1111111109]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [1]),
        .Q(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[2]),
        .Q(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[0]),
        .Q(\sumresh_r_nxt[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[34]),
        .Q(\sumresh_r_nxt[-1111111110]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [0]),
        .Q(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[1]),
        .Q(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111111]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[42]),
        .Q(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111111]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[0]),
        .Q(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .R(1'b0));
  CARRY4 sumresh_r_nxt_carry
       (.CI(1'b0),
        .CO({sumresh_r_nxt_carry_n_0,sumresh_r_nxt_carry_n_1,sumresh_r_nxt_carry_n_2,sumresh_r_nxt_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresh_r_reg_n_0_[3][4] ,\multiresh_r_reg_n_0_[3][3] ,\multiresh_r_reg_n_0_[3][2] ,\multiresh_r_reg_n_0_[3][1] }),
        .O({sumresh_r_nxt_carry_n_4,sumresh_r_nxt_carry_n_5,sumresh_r_nxt_carry_n_6,sumresh_r_nxt_carry_n_7}),
        .S({sumresh_r_nxt_carry_i_1_n_0,sumresh_r_nxt_carry_i_2_n_0,sumresh_r_nxt_carry_i_3_n_0,sumresh_r_nxt_carry_i_4_n_0}));
  CARRY4 sumresh_r_nxt_carry__0
       (.CI(sumresh_r_nxt_carry_n_0),
        .CO({sumresh_r_nxt_carry__0_n_0,sumresh_r_nxt_carry__0_n_1,sumresh_r_nxt_carry__0_n_2,sumresh_r_nxt_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresh_r_reg_n_0_[3][8] ,\multiresh_r_reg_n_0_[3][7] ,\multiresh_r_reg_n_0_[3][6] ,\multiresh_r_reg_n_0_[3][5] }),
        .O({sumresh_r_nxt_carry__0_n_4,sumresh_r_nxt_carry__0_n_5,sumresh_r_nxt_carry__0_n_6,sumresh_r_nxt_carry__0_n_7}),
        .S({sumresh_r_nxt_carry__0_i_1_n_0,sumresh_r_nxt_carry__0_i_2_n_0,sumresh_r_nxt_carry__0_i_3_n_0,sumresh_r_nxt_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_1
       (.I0(\multiresh_r_reg_n_0_[3][8] ),
        .I1(\multiresh_r_reg_n_0_[5][8] ),
        .O(sumresh_r_nxt_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_2
       (.I0(\multiresh_r_reg_n_0_[3][7] ),
        .I1(\multiresh_r_reg_n_0_[5][7] ),
        .O(sumresh_r_nxt_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_3
       (.I0(\multiresh_r_reg_n_0_[3][6] ),
        .I1(\multiresh_r_reg_n_0_[5][6] ),
        .O(sumresh_r_nxt_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_4
       (.I0(\multiresh_r_reg_n_0_[3][5] ),
        .I1(\multiresh_r_reg_n_0_[5][5] ),
        .O(sumresh_r_nxt_carry__0_i_4_n_0));
  CARRY4 sumresh_r_nxt_carry__1
       (.CI(sumresh_r_nxt_carry__0_n_0),
        .CO({sumresh_r_nxt_carry__1_n_0,NLW_sumresh_r_nxt_carry__1_CO_UNCONNECTED[2],sumresh_r_nxt_carry__1_n_2,sumresh_r_nxt_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sumresh_r_nxt_carry__1_i_1_n_0,\multiresh_r_reg_n_0_[5][9] ,1'b0}),
        .O({NLW_sumresh_r_nxt_carry__1_O_UNCONNECTED[3],sumresh_r_nxt_carry__1_n_5,sumresh_r_nxt_carry__1_n_6,sumresh_r_nxt_carry__1_n_7}),
        .S({1'b1,\multiresh_r_reg_n_0_[5][9] ,\multiresh_r_reg_n_0_[5][9] ,\multiresh_r_reg_n_0_[5][9] }));
  LUT1 #(
    .INIT(2'h1)) 
    sumresh_r_nxt_carry__1_i_1
       (.I0(\multiresh_r_reg_n_0_[5][9] ),
        .O(sumresh_r_nxt_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_1
       (.I0(\multiresh_r_reg_n_0_[3][4] ),
        .I1(\multiresh_r_reg_n_0_[5][4] ),
        .O(sumresh_r_nxt_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_2
       (.I0(\multiresh_r_reg_n_0_[3][3] ),
        .I1(\multiresh_r_reg_n_0_[5][3] ),
        .O(sumresh_r_nxt_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_3
       (.I0(\multiresh_r_reg_n_0_[3][2] ),
        .I1(\multiresh_r_reg_n_0_[5][2] ),
        .O(sumresh_r_nxt_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_4
       (.I0(\multiresh_r_reg_n_0_[3][1] ),
        .I1(\multiresh_r_reg_n_0_[5][1] ),
        .O(sumresh_r_nxt_carry_i_4_n_0));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_7 }),
        .S({i___0_carry_i_4_n_0,i___0_carry_i_5_n_0,i___0_carry_i_6__0_n_0,i___0_carry_i_7_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__0 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry_n_0 ),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5_n_0,i___0_carry__0_i_6_n_0,i___0_carry__0_i_7_n_0,i___0_carry__0_i_8_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__1 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__1_i_1_n_0,i___0_carry__1_i_2_n_0,i___0_carry__1_i_3_n_0,i___0_carry__1_i_4_n_0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_5_n_0,i___0_carry__1_i_6_n_0,i___0_carry__1_i_7_n_0,i___0_carry__1_i_8_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__2 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ),
        .CO({\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [3:1],\sumresh_r_nxt_inferred__0/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumresh_r_nxt_carry__1_n_5}),
        .O({\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED [3:2],\sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,i___0_carry__2_i_1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\sumresh_r_nxt_inferred__2/i__carry_n_0 ,\sumresh_r_nxt_inferred__2/i__carry_n_1 ,\sumresh_r_nxt_inferred__2/i__carry_n_2 ,\sumresh_r_nxt_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(PCIN[3:0]),
        .O(PCOUT[3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__0 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry_n_0 ),
        .CO({\sumresh_r_nxt_inferred__2/i__carry__0_n_0 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_1 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_2 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(PCIN[7:4]),
        .O(PCOUT[7:4]),
        .S({i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__1 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry__0_n_0 ),
        .CO({\sumresh_r_nxt_inferred__2/i__carry__1_n_0 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_1 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_2 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,\sumresh_r_nxt[-_n_0_1111111103] ,PCIN[9:8]}),
        .O(PCOUT[11:8]),
        .S({i__carry__1_i_3_n_0,i__carry__1_i_4_n_0,i__carry__1_i_5_n_0,i__carry__1_i_6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__2 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry__1_n_0 ),
        .CO({\NLW_sumresh_r_nxt_inferred__2/i__carry__2_CO_UNCONNECTED [3:1],\sumresh_r_nxt_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PCIN[11]}),
        .O({\NLW_sumresh_r_nxt_inferred__2/i__carry__2_O_UNCONNECTED [3:2],PCOUT[13:12]}),
        .S({1'b0,1'b0,i__carry__2_i_1__0_n_0,i__carry__2_i_2_n_0}));
  FDRE \sumresv_r_nxt[-1111111103] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [7]),
        .Q(\sumresv_r_nxt[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [6]),
        .Q(\sumresv_r_nxt[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [5]),
        .Q(\sumresv_r_nxt[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [4]),
        .Q(\sumresv_r_nxt[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [3]),
        .Q(\sumresv_r_nxt[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [2]),
        .Q(\sumresv_r_nxt[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [1]),
        .Q(\sumresv_r_nxt[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [0]),
        .Q(\sumresv_r_nxt[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111111] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[33]),
        .Q(\sumresv_r_nxt[-_n_0_1111111111] ),
        .R(1'b0));
  CARRY4 sumresv_r_nxt_carry
       (.CI(1'b0),
        .CO({sumresv_r_nxt_carry_n_0,sumresv_r_nxt_carry_n_1,sumresv_r_nxt_carry_n_2,sumresv_r_nxt_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresv_r_reg_n_0_[1][4] ,\multiresv_r_reg_n_0_[1][3] ,\multiresv_r_reg_n_0_[1][2] ,\multiresv_r_reg_n_0_[1][1] }),
        .O({sumresv_r_nxt_carry_n_4,sumresv_r_nxt_carry_n_5,sumresv_r_nxt_carry_n_6,sumresv_r_nxt_carry_n_7}),
        .S({sumresv_r_nxt_carry_i_1_n_0,sumresv_r_nxt_carry_i_2_n_0,sumresv_r_nxt_carry_i_3_n_0,sumresv_r_nxt_carry_i_4_n_0}));
  CARRY4 sumresv_r_nxt_carry__0
       (.CI(sumresv_r_nxt_carry_n_0),
        .CO({sumresv_r_nxt_carry__0_n_0,sumresv_r_nxt_carry__0_n_1,sumresv_r_nxt_carry__0_n_2,sumresv_r_nxt_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresv_r_reg_n_0_[1][8] ,\multiresv_r_reg_n_0_[1][7] ,\multiresv_r_reg_n_0_[1][6] ,\multiresv_r_reg_n_0_[1][5] }),
        .O({sumresv_r_nxt_carry__0_n_4,sumresv_r_nxt_carry__0_n_5,sumresv_r_nxt_carry__0_n_6,sumresv_r_nxt_carry__0_n_7}),
        .S({sumresv_r_nxt_carry__0_i_1_n_0,sumresv_r_nxt_carry__0_i_2_n_0,sumresv_r_nxt_carry__0_i_3_n_0,sumresv_r_nxt_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_1
       (.I0(\multiresv_r_reg_n_0_[1][8] ),
        .I1(\multiresv_r_reg_n_0_[7][8] ),
        .O(sumresv_r_nxt_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_2
       (.I0(\multiresv_r_reg_n_0_[1][7] ),
        .I1(\multiresv_r_reg_n_0_[7][7] ),
        .O(sumresv_r_nxt_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_3
       (.I0(\multiresv_r_reg_n_0_[1][6] ),
        .I1(\multiresv_r_reg_n_0_[7][6] ),
        .O(sumresv_r_nxt_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_4
       (.I0(\multiresv_r_reg_n_0_[1][5] ),
        .I1(\multiresv_r_reg_n_0_[7][5] ),
        .O(sumresv_r_nxt_carry__0_i_4_n_0));
  CARRY4 sumresv_r_nxt_carry__1
       (.CI(sumresv_r_nxt_carry__0_n_0),
        .CO({sumresv_r_nxt_carry__1_n_0,NLW_sumresv_r_nxt_carry__1_CO_UNCONNECTED[2],sumresv_r_nxt_carry__1_n_2,sumresv_r_nxt_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sumresv_r_nxt_carry__1_i_1_n_0,\multiresv_r_reg_n_0_[7][9] ,1'b0}),
        .O({NLW_sumresv_r_nxt_carry__1_O_UNCONNECTED[3],sumresv_r_nxt_carry__1_n_5,sumresv_r_nxt_carry__1_n_6,sumresv_r_nxt_carry__1_n_7}),
        .S({1'b1,\multiresv_r_reg_n_0_[7][9] ,\multiresv_r_reg_n_0_[7][9] ,\multiresv_r_reg_n_0_[7][9] }));
  LUT1 #(
    .INIT(2'h1)) 
    sumresv_r_nxt_carry__1_i_1
       (.I0(\multiresv_r_reg_n_0_[7][9] ),
        .O(sumresv_r_nxt_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_1
       (.I0(\multiresv_r_reg_n_0_[1][4] ),
        .I1(\multiresv_r_reg_n_0_[7][4] ),
        .O(sumresv_r_nxt_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_2
       (.I0(\multiresv_r_reg_n_0_[1][3] ),
        .I1(\multiresv_r_reg_n_0_[7][3] ),
        .O(sumresv_r_nxt_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_3
       (.I0(\multiresv_r_reg_n_0_[1][2] ),
        .I1(\multiresv_r_reg_n_0_[7][2] ),
        .O(sumresv_r_nxt_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_4
       (.I0(\multiresv_r_reg_n_0_[1][1] ),
        .I1(\multiresv_r_reg_n_0_[7][1] ),
        .O(sumresv_r_nxt_carry_i_4_n_0));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1__0_n_0,i___0_carry_i_2__0_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_6 ,\NLW_sumresv_r_nxt_inferred__0/i___0_carry_O_UNCONNECTED [0]}),
        .S({i___0_carry_i_3__0_n_0,i___0_carry_i_4__0_n_0,i___0_carry_i_5__0_n_0,i___0_carry_i_6_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__0 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry_n_0 ),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1__0_n_0,i___0_carry__0_i_2__0_n_0,i___0_carry__0_i_3__0_n_0,i___0_carry__0_i_4__0_n_0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5__0_n_0,i___0_carry__0_i_6__0_n_0,i___0_carry__0_i_7__0_n_0,i___0_carry__0_i_8__0_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__1 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__1_i_1__0_n_0,i___0_carry__1_i_2__0_n_0,i___0_carry__1_i_3__0_n_0,i___0_carry__1_i_4__0_n_0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_5__0_n_0,i___0_carry__1_i_6__0_n_0,i___0_carry__1_i_7__0_n_0,i___0_carry__1_i_8__0_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__2 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ),
        .CO({\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [3:2],\sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ,\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumresv_r_nxt_carry__1_n_5}),
        .O({\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED [3:1],\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,i___0_carry__2_i_1__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\sumresv_r_nxt_inferred__1/i__carry_n_0 ,\sumresv_r_nxt_inferred__1/i__carry_n_1 ,\sumresv_r_nxt_inferred__1/i__carry_n_2 ,\sumresv_r_nxt_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt[-_n_0_1111111108] ,\sumresv_r_nxt[-_n_0_1111111109] ,\sumresv_r_nxt[-_n_0_1111111110] ,\sumresv_r_nxt[-_n_0_1111111111] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry_n_4 ,\sumresv_r_nxt_inferred__1/i__carry_n_5 ,\sumresv_r_nxt_inferred__1/i__carry_n_6 ,\sumresv_r_nxt_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__0 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry_n_0 ),
        .CO({\sumresv_r_nxt_inferred__1/i__carry__0_n_0 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_1 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_2 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt[-_n_0_1111111104] ,\sumresv_r_nxt[-_n_0_1111111105] ,\sumresv_r_nxt[-_n_0_1111111106] ,\sumresv_r_nxt[-_n_0_1111111107] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry__0_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__1 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry__0_n_0 ),
        .CO({\sumresv_r_nxt_inferred__1/i__carry__1_n_0 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_1 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_2 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ,i__carry__1_i_1__0_n_0,\sumresv_r_nxt[-_n_0_1111111103] ,\sumresv_r_nxt[-_n_0_1111111103] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry__1_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0,i__carry__1_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__2 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry__1_n_0 ),
        .CO({\NLW_sumresv_r_nxt_inferred__1/i__carry__2_CO_UNCONNECTED [3:1],\sumresv_r_nxt_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 }),
        .O({\NLW_sumresv_r_nxt_inferred__1/i__carry__2_O_UNCONNECTED [3:2],\sumresv_r_nxt_inferred__1/i__carry__2_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__2_n_7 }),
        .S({1'b0,1'b0,i__carry__2_i_1_n_0,i__carry__2_i_2__0_n_0}));
  FDRE \sumresv_r_reg[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[23]),
        .Q(\sumresv_r_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[22]),
        .Q(\sumresv_r_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[21]),
        .Q(\sumresv_r_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[20]),
        .Q(\sumresv_r_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[19]),
        .Q(\sumresv_r_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[18]),
        .Q(\sumresv_r_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[17]),
        .Q(\sumresv_r_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111111] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[16]),
        .Q(\sumresv_r_reg[-_n_0_1111111111] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_generator_0,fifo_generator_v13_2_7,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_7,Vivado 2022.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0
   (wr_rst_busy,
    rd_rst_busy,
    s_aclk,
    s_aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    axis_prog_full);
  output wr_rst_busy;
  output rd_rst_busy;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 slave_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME slave_aclk, ASSOCIATED_BUSIF S_AXIS:S_AXI, ASSOCIATED_RESET s_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 slave_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME slave_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [7:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [7:0]m_axis_tdata;
  output axis_prog_full;

  wire \<const0> ;
  wire axis_prog_full;
  wire [7:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_aclk;
  wire s_aresetn;
  wire [7:0]s_axis_tdata;
  wire s_axis_tvalid;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_data_count_UNCONNECTED;
  wire [17:0]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [9:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [9:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign rd_rst_busy = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "18" *) 
  (* C_DIN_WIDTH_AXIS = "8" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "18" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "2" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "1" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "30" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "16" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "1" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "32" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "5" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_7 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[5:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(axis_prog_full),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[5:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[5:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout(NLW_U0_dout_UNCONNECTED[17:0]),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[9:0]),
        .rd_en(1'b0),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(s_aclk),
        .s_aclk_en(1'b0),
        .s_aresetn(s_aresetn),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,s_axis_tdata[3],1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[9:0]),
        .wr_en(1'b0),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kontrolle
   (\stor_pixel_count_r_reg[0]_0 ,
    \stor_pixel_count_r_reg[1]_0 ,
    \stor_pixel_count_r_reg[2]_0 ,
    \stor_pixel_count_r_reg[3]_0 ,
    \stor_pixel_count_r_reg[4]_0 ,
    \stor_pixel_count_r_reg[5]_0 ,
    \stor_pixel_count_r_reg[6]_0 ,
    \stor_pixel_count_r_reg[7]_0 ,
    \stor_pixel_count_r_reg[8]_0 ,
    \stor_pixel_count_r_reg[9]_0 ,
    \stor_pixel_count_r_reg[10]_0 ,
    \stor_pixel_count_r_reg[11]_0 ,
    ADDRA,
    \rdptr_r_reg[5] ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[5]_1 ,
    \rdptr_r_reg[8] ,
    \rdptr_r_reg[7] ,
    \rdptr_r_reg[6] ,
    \rdptr_r_reg[9] ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \rdptr_r_reg[8]_1 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[6]_1 ,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[8]_2 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[6]_2 ,
    \rdptr_r_reg[9]_2 ,
    sobel_input_valid,
    \nr_rdline_r_reg[1]_0 ,
    data_o,
    \nr_rdline_r_reg[1]_1 ,
    \nr_rdline_r_reg[1]_2 ,
    D,
    \nr_rdline_r_reg[1]_3 ,
    \nr_rdline_r_reg[1]_4 ,
    \nr_rdline_r_reg[1]_5 ,
    \rd_counter_r_reg[9]_0 ,
    \wr_linepixel_counter_r_reg[9]_0 ,
    \wrptr_r_reg[9] ,
    \wrptr_r_reg[9]_0 ,
    \wrptr_r_reg[9]_1 ,
    \wrptr_r_reg[9]_2 ,
    intr_o,
    clk_i,
    Q,
    S,
    plusOp_carry__0_0,
    plusOp_carry__1_0,
    rd_counter_r1_carry__0_0,
    rd_counter_r1_carry__0_1,
    \rd_counter_r_reg[0]_0 ,
    wr_linepixel_counter_r1_carry__0_0,
    wr_linepixel_counter_r1_carry__0_1,
    \wr_linepixel_counter_r_reg[0]_0 ,
    rdptr_r1_carry__0,
    rdptr_r1_carry__0_0,
    \rdptr_r_reg[0]_rep ,
    rdptr_r1_carry__0_1,
    rdptr_r1_carry__0_2,
    \rdptr_r_reg[0]_rep_0 ,
    rdptr_r1_carry__0_3,
    rdptr_r1_carry__0_4,
    \rdptr_r_reg[0]_rep_1 ,
    rdptr_r1_carry__0_5,
    rdptr_r1_carry__0_6,
    \rdptr_r_reg[0]_rep_2 ,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    \wrptr_r_reg[0] ,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    \wrptr_r_reg[0]_0 ,
    wrptr_r1_carry__0_3,
    wrptr_r1_carry__0_4,
    \wrptr_r_reg[0]_1 ,
    wrptr_r1_carry__0_5,
    wrptr_r1_carry__0_6,
    \wrptr_r_reg[0]_2 ,
    graydata_valid,
    rst_n_i,
    rd_counter_r1_carry_0,
    rd_counter_r1_carry_1,
    rd_counter_r1_carry__0_2,
    rd_counter_r1_carry__0_3,
    wr_linepixel_counter_r1_carry_0,
    wr_linepixel_counter_r1_carry_1,
    wr_linepixel_counter_r1_carry__0_2,
    wr_linepixel_counter_r1_carry__0_3,
    \sumresv_r[-1111111104]_i_21 ,
    \multiresv_r[1][3]_i_26 ,
    \multiresv_r[1][3]_i_26_0 ,
    \multiresv_r[1][3]_i_26_1 ,
    \multiresv_r[1][6]_i_26 ,
    \multiresv_r[1][6]_i_26_0 ,
    \multiresv_r[1][6]_i_26_1 ,
    \multiresv_r[1][8]_i_10 ,
    \multiresv_r[1][8]_i_10_0 ,
    \sumresh_r_nxt[-1111111109]__1_i_42 ,
    \sumresh_r_nxt[-1111111109]__1_i_42_0 ,
    \sumresh_r_nxt[-1111111109]__1_i_42_1 ,
    \sumresh_r_nxt[-1111111106]__1_i_42 ,
    \sumresh_r_nxt[-1111111106]__1_i_42_0 ,
    \sumresh_r_nxt[-1111111106]__1_i_42_1 ,
    \sumresh_r_nxt[-1111111104]__1_i_24 ,
    \sumresh_r_nxt[-1111111104]__1_i_24_0 );
  output \stor_pixel_count_r_reg[0]_0 ;
  output \stor_pixel_count_r_reg[1]_0 ;
  output \stor_pixel_count_r_reg[2]_0 ;
  output \stor_pixel_count_r_reg[3]_0 ;
  output \stor_pixel_count_r_reg[4]_0 ;
  output \stor_pixel_count_r_reg[5]_0 ;
  output \stor_pixel_count_r_reg[6]_0 ;
  output \stor_pixel_count_r_reg[7]_0 ;
  output \stor_pixel_count_r_reg[8]_0 ;
  output \stor_pixel_count_r_reg[9]_0 ;
  output \stor_pixel_count_r_reg[10]_0 ;
  output \stor_pixel_count_r_reg[11]_0 ;
  output [3:0]ADDRA;
  output [3:0]\rdptr_r_reg[5] ;
  output [3:0]\rdptr_r_reg[5]_0 ;
  output [3:0]\rdptr_r_reg[5]_1 ;
  output \rdptr_r_reg[8] ;
  output \rdptr_r_reg[7] ;
  output \rdptr_r_reg[6] ;
  output \rdptr_r_reg[9] ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output \rdptr_r_reg[8]_1 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[6]_1 ;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[8]_2 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[6]_2 ;
  output \rdptr_r_reg[9]_2 ;
  output sobel_input_valid;
  output [6:0]\nr_rdline_r_reg[1]_0 ;
  output [42:0]data_o;
  output \nr_rdline_r_reg[1]_1 ;
  output [7:0]\nr_rdline_r_reg[1]_2 ;
  output [6:0]D;
  output \nr_rdline_r_reg[1]_3 ;
  output [7:0]\nr_rdline_r_reg[1]_4 ;
  output [7:0]\nr_rdline_r_reg[1]_5 ;
  output [9:0]\rd_counter_r_reg[9]_0 ;
  output [9:0]\wr_linepixel_counter_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9]_1 ;
  output [7:0]\wrptr_r_reg[9]_2 ;
  output intr_o;
  input clk_i;
  input [8:0]Q;
  input [2:0]S;
  input [3:0]plusOp_carry__0_0;
  input [3:0]plusOp_carry__1_0;
  input [2:0]rd_counter_r1_carry__0_0;
  input [1:0]rd_counter_r1_carry__0_1;
  input [0:0]\rd_counter_r_reg[0]_0 ;
  input [2:0]wr_linepixel_counter_r1_carry__0_0;
  input [1:0]wr_linepixel_counter_r1_carry__0_1;
  input [0:0]\wr_linepixel_counter_r_reg[0]_0 ;
  input [2:0]rdptr_r1_carry__0;
  input [1:0]rdptr_r1_carry__0_0;
  input [0:0]\rdptr_r_reg[0]_rep ;
  input [2:0]rdptr_r1_carry__0_1;
  input [1:0]rdptr_r1_carry__0_2;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]rdptr_r1_carry__0_3;
  input [1:0]rdptr_r1_carry__0_4;
  input [0:0]\rdptr_r_reg[0]_rep_1 ;
  input [2:0]rdptr_r1_carry__0_5;
  input [1:0]rdptr_r1_carry__0_6;
  input [0:0]\rdptr_r_reg[0]_rep_2 ;
  input [2:0]wrptr_r1_carry__0;
  input [1:0]wrptr_r1_carry__0_0;
  input [0:0]\wrptr_r_reg[0] ;
  input [2:0]wrptr_r1_carry__0_1;
  input [1:0]wrptr_r1_carry__0_2;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input [2:0]wrptr_r1_carry__0_3;
  input [1:0]wrptr_r1_carry__0_4;
  input [0:0]\wrptr_r_reg[0]_1 ;
  input [2:0]wrptr_r1_carry__0_5;
  input [1:0]wrptr_r1_carry__0_6;
  input [0:0]\wrptr_r_reg[0]_2 ;
  input graydata_valid;
  input rst_n_i;
  input rd_counter_r1_carry_0;
  input rd_counter_r1_carry_1;
  input rd_counter_r1_carry__0_2;
  input rd_counter_r1_carry__0_3;
  input wr_linepixel_counter_r1_carry_0;
  input wr_linepixel_counter_r1_carry_1;
  input wr_linepixel_counter_r1_carry__0_2;
  input wr_linepixel_counter_r1_carry__0_3;
  input [7:0]\sumresv_r[-1111111104]_i_21 ;
  input \multiresv_r[1][3]_i_26 ;
  input \multiresv_r[1][3]_i_26_0 ;
  input \multiresv_r[1][3]_i_26_1 ;
  input \multiresv_r[1][6]_i_26 ;
  input \multiresv_r[1][6]_i_26_0 ;
  input \multiresv_r[1][6]_i_26_1 ;
  input \multiresv_r[1][8]_i_10 ;
  input \multiresv_r[1][8]_i_10_0 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42_0 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42_1 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42_0 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42_1 ;
  input \sumresh_r_nxt[-1111111104]__1_i_24 ;
  input \sumresh_r_nxt[-1111111104]__1_i_24_0 ;

  wire [3:0]ADDRA;
  wire [6:0]D;
  wire [8:0]Q;
  wire [2:0]S;
  wire clk_i;
  wire [42:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire graydata_valid;
  wire intr_o;
  wire line1_n_48;
  wire line1_n_49;
  wire line1_n_50;
  wire line1_n_51;
  wire line1_n_52;
  wire line1_n_53;
  wire line1_n_54;
  wire line1_n_55;
  wire line1_n_56;
  wire line1_n_57;
  wire line1_n_58;
  wire line1_n_59;
  wire line1_n_60;
  wire line1_n_61;
  wire line1_n_62;
  wire line1_n_63;
  wire line1_n_64;
  wire line1_n_65;
  wire line1_n_66;
  wire line1_n_67;
  wire line1_n_68;
  wire line1_n_69;
  wire line1_n_70;
  wire line1_n_71;
  wire line2_n_25;
  wire line2_n_26;
  wire line2_n_27;
  wire line2_n_28;
  wire line2_n_29;
  wire line2_n_30;
  wire line2_n_31;
  wire line2_n_32;
  wire line2_n_41;
  wire line2_n_42;
  wire line2_n_43;
  wire line2_n_44;
  wire line2_n_45;
  wire line2_n_46;
  wire line2_n_47;
  wire line2_n_48;
  wire line2_n_49;
  wire line2_n_50;
  wire line2_n_51;
  wire line2_n_52;
  wire line2_n_53;
  wire line2_n_54;
  wire line2_n_55;
  wire line2_n_56;
  wire line3_n_51;
  wire line3_n_52;
  wire line3_n_53;
  wire line3_n_54;
  wire line3_n_55;
  wire line3_n_56;
  wire line3_n_57;
  wire line3_n_58;
  wire line3_n_59;
  wire line3_n_60;
  wire line3_n_61;
  wire line3_n_62;
  wire line3_n_63;
  wire line3_n_64;
  wire line3_n_65;
  wire line3_n_66;
  wire line3_n_67;
  wire line3_n_68;
  wire line3_n_69;
  wire line3_n_70;
  wire line3_n_71;
  wire line3_n_72;
  wire line3_n_73;
  wire line3_n_74;
  wire [11:0]multOp;
  wire multOp_carry__0_n_0;
  wire multOp_carry__0_n_1;
  wire multOp_carry__0_n_2;
  wire multOp_carry__0_n_3;
  wire multOp_carry__1_n_1;
  wire multOp_carry__1_n_2;
  wire multOp_carry__1_n_3;
  wire multOp_carry_n_0;
  wire multOp_carry_n_1;
  wire multOp_carry_n_2;
  wire multOp_carry_n_3;
  wire \multiresv_r[1][3]_i_26 ;
  wire \multiresv_r[1][3]_i_26_0 ;
  wire \multiresv_r[1][3]_i_26_1 ;
  wire \multiresv_r[1][6]_i_26 ;
  wire \multiresv_r[1][6]_i_26_0 ;
  wire \multiresv_r[1][6]_i_26_1 ;
  wire \multiresv_r[1][8]_i_10 ;
  wire \multiresv_r[1][8]_i_10_0 ;
  wire [1:0]nr_rdline_r;
  wire \nr_rdline_r[0]_i_1_n_0 ;
  wire \nr_rdline_r[1]_i_1_n_0 ;
  wire [6:0]\nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [7:0]\nr_rdline_r_reg[1]_2 ;
  wire \nr_rdline_r_reg[1]_3 ;
  wire [7:0]\nr_rdline_r_reg[1]_4 ;
  wire [7:0]\nr_rdline_r_reg[1]_5 ;
  wire [1:0]nr_wrline_r;
  wire \nr_wrline_r[0]_i_1_n_0 ;
  wire \nr_wrline_r[1]_i_1_n_0 ;
  wire [11:0]plusOp;
  wire [3:0]plusOp_carry__0_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire [3:0]plusOp_carry__1_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry_i_1_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire rd_counter_r1_carry_0;
  wire rd_counter_r1_carry_1;
  wire [2:0]rd_counter_r1_carry__0_0;
  wire [1:0]rd_counter_r1_carry__0_1;
  wire rd_counter_r1_carry__0_2;
  wire rd_counter_r1_carry__0_3;
  wire rd_counter_r1_carry__0_i_2_n_0;
  wire rd_counter_r1_carry__0_n_3;
  wire rd_counter_r1_carry_i_4_n_0;
  wire rd_counter_r1_carry_i_6_n_0;
  wire rd_counter_r1_carry_i_8_n_0;
  wire rd_counter_r1_carry_n_0;
  wire rd_counter_r1_carry_n_1;
  wire rd_counter_r1_carry_n_2;
  wire rd_counter_r1_carry_n_3;
  wire \rd_counter_r[0]_i_1_n_0 ;
  wire \rd_counter_r[1]_i_1_n_0 ;
  wire \rd_counter_r[2]_i_1_n_0 ;
  wire \rd_counter_r[3]_i_1_n_0 ;
  wire \rd_counter_r[4]_i_1_n_0 ;
  wire \rd_counter_r[5]_i_1_n_0 ;
  wire \rd_counter_r[5]_i_2_n_0 ;
  wire \rd_counter_r[6]_i_1_n_0 ;
  wire \rd_counter_r[7]_i_1_n_0 ;
  wire \rd_counter_r[8]_i_1_n_0 ;
  wire \rd_counter_r[9]_i_1_n_0 ;
  wire \rd_counter_r[9]_i_2_n_0 ;
  wire \rd_counter_r[9]_i_3_n_0 ;
  wire [0:0]\rd_counter_r_reg[0]_0 ;
  wire [9:0]\rd_counter_r_reg[9]_0 ;
  wire [2:0]rdptr_r1_carry__0;
  wire [1:0]rdptr_r1_carry__0_0;
  wire [2:0]rdptr_r1_carry__0_1;
  wire [1:0]rdptr_r1_carry__0_2;
  wire [2:0]rdptr_r1_carry__0_3;
  wire [1:0]rdptr_r1_carry__0_4;
  wire [2:0]rdptr_r1_carry__0_5;
  wire [1:0]rdptr_r1_carry__0_6;
  wire [0:0]\rdptr_r_reg[0]_rep ;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire [0:0]\rdptr_r_reg[0]_rep_1 ;
  wire [0:0]\rdptr_r_reg[0]_rep_2 ;
  wire [3:0]\rdptr_r_reg[5] ;
  wire [3:0]\rdptr_r_reg[5]_0 ;
  wire [3:0]\rdptr_r_reg[5]_1 ;
  wire \rdptr_r_reg[6] ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[6]_1 ;
  wire \rdptr_r_reg[6]_2 ;
  wire \rdptr_r_reg[7] ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[8] ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[8]_1 ;
  wire \rdptr_r_reg[8]_2 ;
  wire \rdptr_r_reg[9] ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire rst_i;
  wire rst_n_i;
  wire sel;
  wire sobel_input_valid;
  wire state_i_1_n_0;
  wire state_nxt0;
  wire state_nxt0_carry__0_i_1_n_0;
  wire state_nxt0_carry__0_i_2_n_0;
  wire state_nxt0_carry__0_i_3_n_0;
  wire state_nxt0_carry__0_i_4_n_0;
  wire state_nxt0_carry__0_n_3;
  wire state_nxt0_carry_i_1_n_0;
  wire state_nxt0_carry_i_2_n_0;
  wire state_nxt0_carry_i_3_n_0;
  wire state_nxt0_carry_i_4_n_0;
  wire state_nxt0_carry_i_5_n_0;
  wire state_nxt0_carry_i_6_n_0;
  wire state_nxt0_carry_i_7_n_0;
  wire state_nxt0_carry_i_8_n_0;
  wire state_nxt0_carry_n_0;
  wire state_nxt0_carry_n_1;
  wire state_nxt0_carry_n_2;
  wire state_nxt0_carry_n_3;
  wire \stor_pixel_count_r[11]_i_3_n_0 ;
  wire \stor_pixel_count_r[11]_i_4_n_0 ;
  wire \stor_pixel_count_r[11]_i_5_n_0 ;
  wire \stor_pixel_count_r[11]_i_6_n_0 ;
  wire \stor_pixel_count_r[3]_i_2_n_0 ;
  wire \stor_pixel_count_r[3]_i_3_n_0 ;
  wire \stor_pixel_count_r[3]_i_4_n_0 ;
  wire \stor_pixel_count_r[3]_i_5_n_0 ;
  wire \stor_pixel_count_r[3]_i_6_n_0 ;
  wire \stor_pixel_count_r[7]_i_2_n_0 ;
  wire \stor_pixel_count_r[7]_i_3_n_0 ;
  wire \stor_pixel_count_r[7]_i_4_n_0 ;
  wire \stor_pixel_count_r[7]_i_5_n_0 ;
  wire \stor_pixel_count_r_reg[0]_0 ;
  wire \stor_pixel_count_r_reg[10]_0 ;
  wire \stor_pixel_count_r_reg[11]_0 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_1 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_2 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_3 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_4 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_5 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_6 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_7 ;
  wire \stor_pixel_count_r_reg[1]_0 ;
  wire \stor_pixel_count_r_reg[2]_0 ;
  wire \stor_pixel_count_r_reg[3]_0 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_0 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_1 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_2 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_3 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_4 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_5 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_6 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_7 ;
  wire \stor_pixel_count_r_reg[4]_0 ;
  wire \stor_pixel_count_r_reg[5]_0 ;
  wire \stor_pixel_count_r_reg[6]_0 ;
  wire \stor_pixel_count_r_reg[7]_0 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_0 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_1 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_2 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_3 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_4 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_5 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_6 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_7 ;
  wire \stor_pixel_count_r_reg[8]_0 ;
  wire \stor_pixel_count_r_reg[9]_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_24 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_24_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_1 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_1 ;
  wire [7:0]\sumresv_r[-1111111104]_i_21 ;
  wire wr_linepixel_counter_r1_carry_0;
  wire wr_linepixel_counter_r1_carry_1;
  wire [2:0]wr_linepixel_counter_r1_carry__0_0;
  wire [1:0]wr_linepixel_counter_r1_carry__0_1;
  wire wr_linepixel_counter_r1_carry__0_2;
  wire wr_linepixel_counter_r1_carry__0_3;
  wire wr_linepixel_counter_r1_carry__0_i_2_n_0;
  wire wr_linepixel_counter_r1_carry__0_n_3;
  wire wr_linepixel_counter_r1_carry_i_4_n_0;
  wire wr_linepixel_counter_r1_carry_i_6_n_0;
  wire wr_linepixel_counter_r1_carry_i_8_n_0;
  wire wr_linepixel_counter_r1_carry_n_0;
  wire wr_linepixel_counter_r1_carry_n_1;
  wire wr_linepixel_counter_r1_carry_n_2;
  wire wr_linepixel_counter_r1_carry_n_3;
  wire \wr_linepixel_counter_r[0]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[1]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[2]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[3]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[4]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[5]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[5]_i_2_n_0 ;
  wire \wr_linepixel_counter_r[6]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[7]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[8]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[9]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[9]_i_3_n_0 ;
  wire [0:0]\wr_linepixel_counter_r_reg[0]_0 ;
  wire [9:0]\wr_linepixel_counter_r_reg[9]_0 ;
  wire [2:0]wrptr_r1_carry__0;
  wire [1:0]wrptr_r1_carry__0_0;
  wire [2:0]wrptr_r1_carry__0_1;
  wire [1:0]wrptr_r1_carry__0_2;
  wire [2:0]wrptr_r1_carry__0_3;
  wire [1:0]wrptr_r1_carry__0_4;
  wire [2:0]wrptr_r1_carry__0_5;
  wire [1:0]wrptr_r1_carry__0_6;
  wire [0:0]\wrptr_r_reg[0] ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire [0:0]\wrptr_r_reg[0]_1 ;
  wire [0:0]\wrptr_r_reg[0]_2 ;
  wire [7:0]\wrptr_r_reg[9] ;
  wire [7:0]\wrptr_r_reg[9]_0 ;
  wire [7:0]\wrptr_r_reg[9]_1 ;
  wire [7:0]\wrptr_r_reg[9]_2 ;
  wire [3:3]NLW_multOp_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_rd_counter_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rd_counter_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rd_counter_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_state_nxt0_carry_O_UNCONNECTED;
  wire [3:2]NLW_state_nxt0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_state_nxt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_stor_pixel_count_r_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_wr_linepixel_counter_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wr_linepixel_counter_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wr_linepixel_counter_r1_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h01)) 
    intr_o_INST_0
       (.I0(graydata_valid),
        .I1(state_nxt0),
        .I2(sobel_input_valid),
        .O(intr_o));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer line0
       (.Q(\wrptr_r_reg[9]_0 ),
        .clk_i(clk_i),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_26_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_26_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_26_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_26_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_26_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_26_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_10_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_10_1 (\multiresv_r[1][8]_i_10_0 ),
        .nr_rdline_r(nr_rdline_r),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_0),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (ADDRA[0]),
        .\rdptr_r_reg[3]_0 (ADDRA[1]),
        .\rdptr_r_reg[4]_0 (ADDRA[2]),
        .\rdptr_r_reg[5]_0 (ADDRA[3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_1 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_1 ),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_1 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_1 ),
        .rst_i(rst_i),
        .\sumresv_r[-1111111104]_i_21_0 (\sumresv_r[-1111111104]_i_21 ),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_1),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_2),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_0 line1
       (.D(D),
        .Q(\wrptr_r_reg[9]_1 ),
        .clk_i(clk_i),
        .data_o({data_o[23:18],data_o[15:0]}),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_18_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_18_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_18_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_18_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_18_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_18_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_6_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_6_1 (\multiresv_r[1][8]_i_10_0 ),
        .\multiresv_r_reg[1][1] (line3_n_59),
        .\multiresv_r_reg[1][1]_0 (line2_n_49),
        .\multiresv_r_reg[1][2] (line3_n_60),
        .\multiresv_r_reg[1][2]_0 (line2_n_50),
        .\multiresv_r_reg[1][3] (line3_n_61),
        .\multiresv_r_reg[1][3]_0 (line2_n_51),
        .\multiresv_r_reg[1][4] (line3_n_62),
        .\multiresv_r_reg[1][4]_0 (line2_n_52),
        .\multiresv_r_reg[1][5] (line3_n_63),
        .\multiresv_r_reg[1][5]_0 (line2_n_53),
        .\multiresv_r_reg[1][6] (line3_n_64),
        .\multiresv_r_reg[1][6]_0 (line2_n_54),
        .\multiresv_r_reg[1][7] (line3_n_65),
        .\multiresv_r_reg[1][7]_0 (line2_n_55),
        .\multiresv_r_reg[1][8] (line3_n_66),
        .\multiresv_r_reg[1][8]_0 (line2_n_56),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (data_o[16]),
        .\nr_rdline_r_reg[1]_0 (data_o[17]),
        .\nr_rdline_r_reg[1]_1 (\nr_rdline_r_reg[1]_3 ),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_1),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_2),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_0 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5] [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5] [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5] [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5] [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_2 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_2 ),
        .\rdptr_r_reg[7]_1 (line1_n_56),
        .\rdptr_r_reg[7]_10 (line1_n_65),
        .\rdptr_r_reg[7]_11 (line1_n_66),
        .\rdptr_r_reg[7]_12 (line1_n_67),
        .\rdptr_r_reg[7]_13 (line1_n_68),
        .\rdptr_r_reg[7]_14 (line1_n_69),
        .\rdptr_r_reg[7]_15 (line1_n_70),
        .\rdptr_r_reg[7]_16 (line1_n_71),
        .\rdptr_r_reg[7]_2 (line1_n_57),
        .\rdptr_r_reg[7]_3 (line1_n_58),
        .\rdptr_r_reg[7]_4 (line1_n_59),
        .\rdptr_r_reg[7]_5 (line1_n_60),
        .\rdptr_r_reg[7]_6 (line1_n_61),
        .\rdptr_r_reg[7]_7 (line1_n_62),
        .\rdptr_r_reg[7]_8 (line1_n_63),
        .\rdptr_r_reg[7]_9 (line1_n_64),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_2 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_2 ),
        .\rdptr_r_reg[9]_1 (line1_n_48),
        .\rdptr_r_reg[9]_2 (line1_n_49),
        .\rdptr_r_reg[9]_3 (line1_n_50),
        .\rdptr_r_reg[9]_4 (line1_n_51),
        .\rdptr_r_reg[9]_5 (line1_n_52),
        .\rdptr_r_reg[9]_6 (line1_n_53),
        .\rdptr_r_reg[9]_7 (line1_n_54),
        .\rdptr_r_reg[9]_8 (line1_n_55),
        .rst_i(rst_i),
        .\sumresh_r_nxt[-1111111104]__4 (line3_n_74),
        .\sumresh_r_nxt[-1111111104]__4_0 (line2_n_48),
        .\sumresh_r_nxt[-1111111105]__4 (line3_n_73),
        .\sumresh_r_nxt[-1111111105]__4_0 (line2_n_47),
        .\sumresh_r_nxt[-1111111106]__4 (line3_n_72),
        .\sumresh_r_nxt[-1111111106]__4_0 (line2_n_46),
        .\sumresh_r_nxt[-1111111107]__4 (line3_n_71),
        .\sumresh_r_nxt[-1111111107]__4_0 (line2_n_45),
        .\sumresh_r_nxt[-1111111108]__4 (line3_n_70),
        .\sumresh_r_nxt[-1111111108]__4_0 (line2_n_44),
        .\sumresh_r_nxt[-1111111109]__4 (line3_n_69),
        .\sumresh_r_nxt[-1111111109]__4_0 (line2_n_43),
        .\sumresh_r_nxt[-1111111110]__4 (line3_n_68),
        .\sumresh_r_nxt[-1111111110]__4_0 (line2_n_42),
        .\sumresh_r_nxt[-1111111111]__4 (line3_n_67),
        .\sumresh_r_nxt[-1111111111]__4_0 (line2_n_41),
        .\sumresv_r[-1111111104]_i_17_0 (\sumresv_r[-1111111104]_i_21 ),
        .\sumresv_r_reg[-1111111104] (line3_n_58),
        .\sumresv_r_reg[-1111111104]_0 (line2_n_32),
        .\sumresv_r_reg[-1111111105] (line3_n_57),
        .\sumresv_r_reg[-1111111105]_0 (line2_n_31),
        .\sumresv_r_reg[-1111111106] (line3_n_56),
        .\sumresv_r_reg[-1111111106]_0 (line2_n_30),
        .\sumresv_r_reg[-1111111107] (line3_n_55),
        .\sumresv_r_reg[-1111111107]_0 (line2_n_29),
        .\sumresv_r_reg[-1111111108] (line3_n_54),
        .\sumresv_r_reg[-1111111108]_0 (line2_n_28),
        .\sumresv_r_reg[-1111111109] (line3_n_53),
        .\sumresv_r_reg[-1111111109]_0 (line2_n_27),
        .\sumresv_r_reg[-1111111110] (line3_n_52),
        .\sumresv_r_reg[-1111111110]_0 (line2_n_26),
        .\sumresv_r_reg[-1111111111] (line3_n_51),
        .\sumresv_r_reg[-1111111111]_0 (line2_n_25),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_3),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_4),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_1 line2
       (.Q(\wrptr_r_reg[9]_2 ),
        .clk_i(clk_i),
        .data_o(data_o[31:24]),
        .data_o0(data_o0),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresh_r_reg[3][1] (line1_n_64),
        .\multiresh_r_reg[3][1]_0 (line3_n_67),
        .\multiresh_r_reg[3][2] (line1_n_65),
        .\multiresh_r_reg[3][2]_0 (line3_n_68),
        .\multiresh_r_reg[3][3] (line1_n_66),
        .\multiresh_r_reg[3][3]_0 (line3_n_69),
        .\multiresh_r_reg[3][4] (line1_n_67),
        .\multiresh_r_reg[3][4]_0 (line3_n_70),
        .\multiresh_r_reg[3][5] (line1_n_68),
        .\multiresh_r_reg[3][5]_0 (line3_n_71),
        .\multiresh_r_reg[3][6] (line1_n_69),
        .\multiresh_r_reg[3][6]_0 (line3_n_72),
        .\multiresh_r_reg[3][7] (line1_n_70),
        .\multiresh_r_reg[3][7]_0 (line3_n_73),
        .\multiresh_r_reg[3][8] (line1_n_71),
        .\multiresh_r_reg[3][8]_0 (line3_n_74),
        .\multiresh_r_reg[5][1] (line1_n_48),
        .\multiresh_r_reg[5][1]_0 (line3_n_51),
        .\multiresh_r_reg[5][6] (line1_n_49),
        .\multiresh_r_reg[5][6]_0 (line3_n_52),
        .\multiresh_r_reg[5][6]_1 (line1_n_50),
        .\multiresh_r_reg[5][6]_2 (line3_n_53),
        .\multiresh_r_reg[5][6]_3 (line1_n_51),
        .\multiresh_r_reg[5][6]_4 (line3_n_54),
        .\multiresh_r_reg[5][6]_5 (line1_n_52),
        .\multiresh_r_reg[5][6]_6 (line3_n_55),
        .\multiresh_r_reg[5][6]_7 (line1_n_53),
        .\multiresh_r_reg[5][6]_8 (line3_n_56),
        .\multiresh_r_reg[5][7] (line1_n_54),
        .\multiresh_r_reg[5][7]_0 (line3_n_57),
        .\multiresh_r_reg[5][8] (line1_n_55),
        .\multiresh_r_reg[5][8]_0 (line3_n_58),
        .\multiresv_r[1][3]_i_42_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_42_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_42_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_42_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_42_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_42_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_18_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_18_1 (\multiresv_r[1][8]_i_10_0 ),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (\nr_rdline_r_reg[1]_2 ),
        .\nr_rdline_r_reg[1]_0 (data_o[32]),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_3),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_4),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_1 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5]_0 [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5]_0 [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5]_0 [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_0 [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6] ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7] ),
        .\rdptr_r_reg[7]_1 (line2_n_41),
        .\rdptr_r_reg[7]_10 (line2_n_50),
        .\rdptr_r_reg[7]_11 (line2_n_51),
        .\rdptr_r_reg[7]_12 (line2_n_52),
        .\rdptr_r_reg[7]_13 (line2_n_53),
        .\rdptr_r_reg[7]_14 (line2_n_54),
        .\rdptr_r_reg[7]_15 (line2_n_55),
        .\rdptr_r_reg[7]_16 (line2_n_56),
        .\rdptr_r_reg[7]_2 (line2_n_42),
        .\rdptr_r_reg[7]_3 (line2_n_43),
        .\rdptr_r_reg[7]_4 (line2_n_44),
        .\rdptr_r_reg[7]_5 (line2_n_45),
        .\rdptr_r_reg[7]_6 (line2_n_46),
        .\rdptr_r_reg[7]_7 (line2_n_47),
        .\rdptr_r_reg[7]_8 (line2_n_48),
        .\rdptr_r_reg[7]_9 (line2_n_49),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8] ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9] ),
        .\rdptr_r_reg[9]_1 (line2_n_25),
        .\rdptr_r_reg[9]_2 (line2_n_26),
        .\rdptr_r_reg[9]_3 (line2_n_27),
        .\rdptr_r_reg[9]_4 (line2_n_28),
        .\rdptr_r_reg[9]_5 (line2_n_29),
        .\rdptr_r_reg[9]_6 (line2_n_30),
        .\rdptr_r_reg[9]_7 (line2_n_31),
        .\rdptr_r_reg[9]_8 (line2_n_32),
        .rst_i(rst_i),
        .\sumresv_r[-1111111104]_i_29_0 (\sumresv_r[-1111111104]_i_21 ),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_5),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_6),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_2 line3
       (.Q(\wrptr_r_reg[9] ),
        .clk_i(clk_i),
        .data_o(data_o[40:35]),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_34_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_34_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_34_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_34_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_34_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_34_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_14_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_14_1 (\multiresv_r[1][8]_i_10_0 ),
        .\multiresv_r_reg[7][1] (line2_n_49),
        .\multiresv_r_reg[7][1]_0 (line1_n_56),
        .\multiresv_r_reg[7][4] (line2_n_50),
        .\multiresv_r_reg[7][4]_0 (line1_n_57),
        .\multiresv_r_reg[7][4]_1 (line2_n_51),
        .\multiresv_r_reg[7][4]_2 (line1_n_58),
        .\multiresv_r_reg[7][4]_3 (line2_n_52),
        .\multiresv_r_reg[7][4]_4 (line1_n_59),
        .\multiresv_r_reg[7][5] (line2_n_53),
        .\multiresv_r_reg[7][5]_0 (line1_n_60),
        .\multiresv_r_reg[7][6] (line2_n_54),
        .\multiresv_r_reg[7][6]_0 (line1_n_61),
        .\multiresv_r_reg[7][7] (line2_n_55),
        .\multiresv_r_reg[7][7]_0 (line1_n_62),
        .\multiresv_r_reg[7][8] (line2_n_56),
        .\multiresv_r_reg[7][8]_0 (line1_n_63),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (\nr_rdline_r_reg[1]_0 ),
        .\nr_rdline_r_reg[1]_0 (data_o[42]),
        .\nr_rdline_r_reg[1]_1 (\nr_rdline_r_reg[1]_1 ),
        .\nr_rdline_r_reg[1]_2 (\nr_rdline_r_reg[1]_4 ),
        .\nr_rdline_r_reg[1]_3 (data_o[41]),
        .\nr_rdline_r_reg[1]_4 (\nr_rdline_r_reg[1]_5 ),
        .\nr_rdline_r_reg[1]_5 (data_o[33]),
        .\nr_rdline_r_reg[1]_6 (data_o[34]),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_5),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_6),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_2 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5]_1 [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5]_1 [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5]_1 [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_1 [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_0 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_0 ),
        .\rdptr_r_reg[7]_1 (line3_n_59),
        .\rdptr_r_reg[7]_10 (line3_n_68),
        .\rdptr_r_reg[7]_11 (line3_n_69),
        .\rdptr_r_reg[7]_12 (line3_n_70),
        .\rdptr_r_reg[7]_13 (line3_n_71),
        .\rdptr_r_reg[7]_14 (line3_n_72),
        .\rdptr_r_reg[7]_15 (line3_n_73),
        .\rdptr_r_reg[7]_16 (line3_n_74),
        .\rdptr_r_reg[7]_2 (line3_n_60),
        .\rdptr_r_reg[7]_3 (line3_n_61),
        .\rdptr_r_reg[7]_4 (line3_n_62),
        .\rdptr_r_reg[7]_5 (line3_n_63),
        .\rdptr_r_reg[7]_6 (line3_n_64),
        .\rdptr_r_reg[7]_7 (line3_n_65),
        .\rdptr_r_reg[7]_8 (line3_n_66),
        .\rdptr_r_reg[7]_9 (line3_n_67),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_0 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_0 ),
        .\rdptr_r_reg[9]_1 (line3_n_51),
        .\rdptr_r_reg[9]_2 (line3_n_52),
        .\rdptr_r_reg[9]_3 (line3_n_53),
        .\rdptr_r_reg[9]_4 (line3_n_54),
        .\rdptr_r_reg[9]_5 (line3_n_55),
        .\rdptr_r_reg[9]_6 (line3_n_56),
        .\rdptr_r_reg[9]_7 (line3_n_57),
        .\rdptr_r_reg[9]_8 (line3_n_58),
        .rst_i(rst_i),
        .rst_n_i(rst_n_i),
        .\sumresh_r_nxt[-1111111104]__1 (line2_n_48),
        .\sumresh_r_nxt[-1111111104]__1_0 (line1_n_71),
        .\sumresh_r_nxt[-1111111104]__2 (line2_n_32),
        .\sumresh_r_nxt[-1111111104]__2_0 (line1_n_55),
        .\sumresh_r_nxt[-1111111105]__1 (line2_n_47),
        .\sumresh_r_nxt[-1111111105]__1_0 (line1_n_70),
        .\sumresh_r_nxt[-1111111105]__2 (line2_n_31),
        .\sumresh_r_nxt[-1111111105]__2_0 (line1_n_54),
        .\sumresh_r_nxt[-1111111106]__1 (line2_n_46),
        .\sumresh_r_nxt[-1111111106]__1_0 (line1_n_69),
        .\sumresh_r_nxt[-1111111106]__2 (line2_n_26),
        .\sumresh_r_nxt[-1111111106]__2_0 (line1_n_49),
        .\sumresh_r_nxt[-1111111106]__2_1 (line2_n_27),
        .\sumresh_r_nxt[-1111111106]__2_2 (line1_n_50),
        .\sumresh_r_nxt[-1111111106]__2_3 (line2_n_28),
        .\sumresh_r_nxt[-1111111106]__2_4 (line1_n_51),
        .\sumresh_r_nxt[-1111111106]__2_5 (line2_n_29),
        .\sumresh_r_nxt[-1111111106]__2_6 (line1_n_52),
        .\sumresh_r_nxt[-1111111106]__2_7 (line2_n_30),
        .\sumresh_r_nxt[-1111111106]__2_8 (line1_n_53),
        .\sumresh_r_nxt[-1111111107]__1 (line2_n_45),
        .\sumresh_r_nxt[-1111111107]__1_0 (line1_n_68),
        .\sumresh_r_nxt[-1111111108]__1 (line2_n_44),
        .\sumresh_r_nxt[-1111111108]__1_0 (line1_n_67),
        .\sumresh_r_nxt[-1111111109]__1 (line2_n_43),
        .\sumresh_r_nxt[-1111111109]__1_0 (line1_n_66),
        .\sumresh_r_nxt[-1111111110]__1 (line2_n_42),
        .\sumresh_r_nxt[-1111111110]__1_0 (line1_n_65),
        .\sumresh_r_nxt[-1111111111]__2 (line2_n_25),
        .\sumresh_r_nxt[-1111111111]__2_0 (line1_n_48),
        .\sumresv_r[-1111111104]_i_25_0 (\sumresv_r[-1111111104]_i_21 ),
        .\sumresv_r_nxt[-1111111111] (line2_n_41),
        .\sumresv_r_nxt[-1111111111]_0 (line1_n_64),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_0),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry
       (.CI(1'b0),
        .CO({multOp_carry_n_0,multOp_carry_n_1,multOp_carry_n_2,multOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O(multOp[3:0]),
        .S({S,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry__0
       (.CI(multOp_carry_n_0),
        .CO({multOp_carry__0_n_0,multOp_carry__0_n_1,multOp_carry__0_n_2,multOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O(multOp[7:4]),
        .S(plusOp_carry__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry__1
       (.CI(multOp_carry__0_n_0),
        .CO({NLW_multOp_carry__1_CO_UNCONNECTED[3],multOp_carry__1_n_1,multOp_carry__1_n_2,multOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[8:6]}),
        .O(multOp[11:8]),
        .S(plusOp_carry__1_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \nr_rdline_r[0]_i_1 
       (.I0(rd_counter_r1_carry__0_n_3),
        .I1(nr_rdline_r[0]),
        .O(\nr_rdline_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \nr_rdline_r[1]_i_1 
       (.I0(nr_rdline_r[0]),
        .I1(rd_counter_r1_carry__0_n_3),
        .I2(nr_rdline_r[1]),
        .O(\nr_rdline_r[1]_i_1_n_0 ));
  FDCE \nr_rdline_r_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_rdline_r[0]_i_1_n_0 ),
        .Q(nr_rdline_r[0]));
  FDCE \nr_rdline_r_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_rdline_r[1]_i_1_n_0 ),
        .Q(nr_rdline_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \nr_wrline_r[0]_i_1 
       (.I0(wr_linepixel_counter_r1_carry__0_n_3),
        .I1(graydata_valid),
        .I2(nr_wrline_r[0]),
        .O(\nr_wrline_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \nr_wrline_r[1]_i_1 
       (.I0(nr_wrline_r[0]),
        .I1(graydata_valid),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .I3(nr_wrline_r[1]),
        .O(\nr_wrline_r[1]_i_1_n_0 ));
  FDCE \nr_wrline_r_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_wrline_r[0]_i_1_n_0 ),
        .Q(nr_wrline_r[0]));
  FDCE \nr_wrline_r_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_wrline_r[1]_i_1_n_0 ),
        .Q(nr_wrline_r[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,multOp[1],1'b0}),
        .O(plusOp[3:0]),
        .S({multOp[3:2],plusOp_carry_i_1_n_0,multOp[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S(multOp[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({NLW_plusOp_carry__1_CO_UNCONNECTED[3],plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S(multOp[11:8]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_1
       (.I0(multOp[1]),
        .O(plusOp_carry_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rd_counter_r1_carry
       (.CI(1'b0),
        .CO({rd_counter_r1_carry_n_0,rd_counter_r1_carry_n_1,rd_counter_r1_carry_n_2,rd_counter_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rd_counter_r1_carry__0_0,rd_counter_r1_carry_i_4_n_0}),
        .O(NLW_rd_counter_r1_carry_O_UNCONNECTED[3:0]),
        .S({rd_counter_r1_carry__0_1[1],rd_counter_r1_carry_i_6_n_0,rd_counter_r1_carry__0_1[0],rd_counter_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rd_counter_r1_carry__0
       (.CI(rd_counter_r1_carry_n_0),
        .CO({NLW_rd_counter_r1_carry__0_CO_UNCONNECTED[3:1],rd_counter_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rd_counter_r_reg[0]_0 }),
        .O(NLW_rd_counter_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rd_counter_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rd_counter_r1_carry__0_i_2
       (.I0(\rd_counter_r_reg[9]_0 [8]),
        .I1(rd_counter_r1_carry__0_2),
        .I2(\rd_counter_r_reg[9]_0 [9]),
        .I3(rd_counter_r1_carry__0_3),
        .O(rd_counter_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rd_counter_r1_carry_i_4
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .O(rd_counter_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rd_counter_r1_carry_i_6
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(rd_counter_r1_carry_0),
        .I2(\rd_counter_r_reg[9]_0 [5]),
        .I3(rd_counter_r1_carry_1),
        .O(rd_counter_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rd_counter_r1_carry_i_8
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(\rd_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(rd_counter_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd_counter_r[0]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[1]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [1]),
        .I1(\rd_counter_r_reg[9]_0 [0]),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \rd_counter_r[2]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [2]),
        .I1(\rd_counter_r_reg[9]_0 [1]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \rd_counter_r[3]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [3]),
        .I1(\rd_counter_r_reg[9]_0 [2]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .I4(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rd_counter_r[4]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(\rd_counter_r_reg[9]_0 [3]),
        .I2(\rd_counter_r_reg[9]_0 [1]),
        .I3(\rd_counter_r_reg[9]_0 [0]),
        .I4(\rd_counter_r_reg[9]_0 [2]),
        .I5(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[5]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [5]),
        .I1(\rd_counter_r[5]_i_2_n_0 ),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rd_counter_r[5]_i_2 
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(\rd_counter_r_reg[9]_0 [2]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .I4(\rd_counter_r_reg[9]_0 [3]),
        .O(\rd_counter_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[6]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [6]),
        .I1(\rd_counter_r[9]_i_3_n_0 ),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \rd_counter_r[7]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [7]),
        .I1(\rd_counter_r_reg[9]_0 [6]),
        .I2(\rd_counter_r[9]_i_3_n_0 ),
        .I3(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \rd_counter_r[8]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [8]),
        .I1(\rd_counter_r_reg[9]_0 [7]),
        .I2(\rd_counter_r[9]_i_3_n_0 ),
        .I3(\rd_counter_r_reg[9]_0 [6]),
        .I4(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_counter_r[9]_i_1 
       (.I0(sobel_input_valid),
        .I1(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rd_counter_r[9]_i_2 
       (.I0(\rd_counter_r_reg[9]_0 [9]),
        .I1(\rd_counter_r_reg[9]_0 [8]),
        .I2(\rd_counter_r_reg[9]_0 [6]),
        .I3(\rd_counter_r[9]_i_3_n_0 ),
        .I4(\rd_counter_r_reg[9]_0 [7]),
        .I5(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_counter_r[9]_i_3 
       (.I0(\rd_counter_r_reg[9]_0 [5]),
        .I1(\rd_counter_r_reg[9]_0 [3]),
        .I2(\rd_counter_r_reg[9]_0 [1]),
        .I3(\rd_counter_r_reg[9]_0 [0]),
        .I4(\rd_counter_r_reg[9]_0 [2]),
        .I5(\rd_counter_r_reg[9]_0 [4]),
        .O(\rd_counter_r[9]_i_3_n_0 ));
  FDCE \rd_counter_r_reg[0] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[0]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [0]));
  FDCE \rd_counter_r_reg[1] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[1]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [1]));
  FDCE \rd_counter_r_reg[2] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[2]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [2]));
  FDCE \rd_counter_r_reg[3] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[3]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [3]));
  FDCE \rd_counter_r_reg[4] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[4]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [4]));
  FDCE \rd_counter_r_reg[5] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[5]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [5]));
  FDCE \rd_counter_r_reg[6] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[6]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [6]));
  FDCE \rd_counter_r_reg[7] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[7]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [7]));
  FDCE \rd_counter_r_reg[8] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[8]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [8]));
  FDCE \rd_counter_r_reg[9] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[9]_i_2_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    state_i_1
       (.I0(rd_counter_r1_carry__0_n_3),
        .I1(state_nxt0),
        .I2(sobel_input_valid),
        .O(state_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 state_nxt0_carry
       (.CI(1'b0),
        .CO({state_nxt0_carry_n_0,state_nxt0_carry_n_1,state_nxt0_carry_n_2,state_nxt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({state_nxt0_carry_i_1_n_0,state_nxt0_carry_i_2_n_0,state_nxt0_carry_i_3_n_0,state_nxt0_carry_i_4_n_0}),
        .O(NLW_state_nxt0_carry_O_UNCONNECTED[3:0]),
        .S({state_nxt0_carry_i_5_n_0,state_nxt0_carry_i_6_n_0,state_nxt0_carry_i_7_n_0,state_nxt0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 state_nxt0_carry__0
       (.CI(state_nxt0_carry_n_0),
        .CO({NLW_state_nxt0_carry__0_CO_UNCONNECTED[3:2],state_nxt0,state_nxt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,state_nxt0_carry__0_i_1_n_0,state_nxt0_carry__0_i_2_n_0}),
        .O(NLW_state_nxt0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,state_nxt0_carry__0_i_3_n_0,state_nxt0_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry__0_i_1
       (.I0(\stor_pixel_count_r_reg[10]_0 ),
        .I1(plusOp[10]),
        .I2(plusOp[11]),
        .I3(\stor_pixel_count_r_reg[11]_0 ),
        .O(state_nxt0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry__0_i_2
       (.I0(\stor_pixel_count_r_reg[8]_0 ),
        .I1(plusOp[8]),
        .I2(plusOp[9]),
        .I3(\stor_pixel_count_r_reg[9]_0 ),
        .O(state_nxt0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry__0_i_3
       (.I0(\stor_pixel_count_r_reg[10]_0 ),
        .I1(plusOp[10]),
        .I2(\stor_pixel_count_r_reg[11]_0 ),
        .I3(plusOp[11]),
        .O(state_nxt0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry__0_i_4
       (.I0(\stor_pixel_count_r_reg[8]_0 ),
        .I1(plusOp[8]),
        .I2(\stor_pixel_count_r_reg[9]_0 ),
        .I3(plusOp[9]),
        .O(state_nxt0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_1
       (.I0(\stor_pixel_count_r_reg[6]_0 ),
        .I1(plusOp[6]),
        .I2(plusOp[7]),
        .I3(\stor_pixel_count_r_reg[7]_0 ),
        .O(state_nxt0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_2
       (.I0(\stor_pixel_count_r_reg[4]_0 ),
        .I1(plusOp[4]),
        .I2(plusOp[5]),
        .I3(\stor_pixel_count_r_reg[5]_0 ),
        .O(state_nxt0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_3
       (.I0(\stor_pixel_count_r_reg[2]_0 ),
        .I1(plusOp[2]),
        .I2(plusOp[3]),
        .I3(\stor_pixel_count_r_reg[3]_0 ),
        .O(state_nxt0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_4
       (.I0(\stor_pixel_count_r_reg[0]_0 ),
        .I1(plusOp[0]),
        .I2(plusOp[1]),
        .I3(\stor_pixel_count_r_reg[1]_0 ),
        .O(state_nxt0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_5
       (.I0(\stor_pixel_count_r_reg[6]_0 ),
        .I1(plusOp[6]),
        .I2(\stor_pixel_count_r_reg[7]_0 ),
        .I3(plusOp[7]),
        .O(state_nxt0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_6
       (.I0(\stor_pixel_count_r_reg[4]_0 ),
        .I1(plusOp[4]),
        .I2(\stor_pixel_count_r_reg[5]_0 ),
        .I3(plusOp[5]),
        .O(state_nxt0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_7
       (.I0(\stor_pixel_count_r_reg[2]_0 ),
        .I1(plusOp[2]),
        .I2(\stor_pixel_count_r_reg[3]_0 ),
        .I3(plusOp[3]),
        .O(state_nxt0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_8
       (.I0(\stor_pixel_count_r_reg[0]_0 ),
        .I1(plusOp[0]),
        .I2(\stor_pixel_count_r_reg[1]_0 ),
        .I3(plusOp[1]),
        .O(state_nxt0_carry_i_8_n_0));
  FDCE state_reg
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(state_i_1_n_0),
        .Q(sobel_input_valid));
  LUT2 #(
    .INIT(4'h6)) 
    \stor_pixel_count_r[11]_i_1 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .O(sel));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[11]_0 ),
        .O(\stor_pixel_count_r[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[10]_0 ),
        .O(\stor_pixel_count_r[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[9]_0 ),
        .O(\stor_pixel_count_r[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_6 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[8]_0 ),
        .O(\stor_pixel_count_r[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \stor_pixel_count_r[3]_i_2 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .O(\stor_pixel_count_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[3]_0 ),
        .O(\stor_pixel_count_r[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[2]_0 ),
        .O(\stor_pixel_count_r[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[1]_0 ),
        .O(\stor_pixel_count_r[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \stor_pixel_count_r[3]_i_6 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[0]_0 ),
        .O(\stor_pixel_count_r[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_2 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[7]_0 ),
        .O(\stor_pixel_count_r[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[6]_0 ),
        .O(\stor_pixel_count_r[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[5]_0 ),
        .O(\stor_pixel_count_r[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[4]_0 ),
        .O(\stor_pixel_count_r[7]_i_5_n_0 ));
  FDCE \stor_pixel_count_r_reg[0] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_7 ),
        .Q(\stor_pixel_count_r_reg[0]_0 ));
  FDCE \stor_pixel_count_r_reg[10] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_5 ),
        .Q(\stor_pixel_count_r_reg[10]_0 ));
  FDCE \stor_pixel_count_r_reg[11] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_4 ),
        .Q(\stor_pixel_count_r_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[11]_i_2 
       (.CI(\stor_pixel_count_r_reg[7]_i_1_n_0 ),
        .CO({\NLW_stor_pixel_count_r_reg[11]_i_2_CO_UNCONNECTED [3],\stor_pixel_count_r_reg[11]_i_2_n_1 ,\stor_pixel_count_r_reg[11]_i_2_n_2 ,\stor_pixel_count_r_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\stor_pixel_count_r_reg[10]_0 ,\stor_pixel_count_r_reg[9]_0 ,\stor_pixel_count_r_reg[8]_0 }),
        .O({\stor_pixel_count_r_reg[11]_i_2_n_4 ,\stor_pixel_count_r_reg[11]_i_2_n_5 ,\stor_pixel_count_r_reg[11]_i_2_n_6 ,\stor_pixel_count_r_reg[11]_i_2_n_7 }),
        .S({\stor_pixel_count_r[11]_i_3_n_0 ,\stor_pixel_count_r[11]_i_4_n_0 ,\stor_pixel_count_r[11]_i_5_n_0 ,\stor_pixel_count_r[11]_i_6_n_0 }));
  FDCE \stor_pixel_count_r_reg[1] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_6 ),
        .Q(\stor_pixel_count_r_reg[1]_0 ));
  FDCE \stor_pixel_count_r_reg[2] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_5 ),
        .Q(\stor_pixel_count_r_reg[2]_0 ));
  FDCE \stor_pixel_count_r_reg[3] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_4 ),
        .Q(\stor_pixel_count_r_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\stor_pixel_count_r_reg[3]_i_1_n_0 ,\stor_pixel_count_r_reg[3]_i_1_n_1 ,\stor_pixel_count_r_reg[3]_i_1_n_2 ,\stor_pixel_count_r_reg[3]_i_1_n_3 }),
        .CYINIT(\stor_pixel_count_r[3]_i_2_n_0 ),
        .DI({\stor_pixel_count_r_reg[3]_0 ,\stor_pixel_count_r_reg[2]_0 ,\stor_pixel_count_r_reg[1]_0 ,\stor_pixel_count_r_reg[0]_0 }),
        .O({\stor_pixel_count_r_reg[3]_i_1_n_4 ,\stor_pixel_count_r_reg[3]_i_1_n_5 ,\stor_pixel_count_r_reg[3]_i_1_n_6 ,\stor_pixel_count_r_reg[3]_i_1_n_7 }),
        .S({\stor_pixel_count_r[3]_i_3_n_0 ,\stor_pixel_count_r[3]_i_4_n_0 ,\stor_pixel_count_r[3]_i_5_n_0 ,\stor_pixel_count_r[3]_i_6_n_0 }));
  FDCE \stor_pixel_count_r_reg[4] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_7 ),
        .Q(\stor_pixel_count_r_reg[4]_0 ));
  FDCE \stor_pixel_count_r_reg[5] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_6 ),
        .Q(\stor_pixel_count_r_reg[5]_0 ));
  FDCE \stor_pixel_count_r_reg[6] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_5 ),
        .Q(\stor_pixel_count_r_reg[6]_0 ));
  FDCE \stor_pixel_count_r_reg[7] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_4 ),
        .Q(\stor_pixel_count_r_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[7]_i_1 
       (.CI(\stor_pixel_count_r_reg[3]_i_1_n_0 ),
        .CO({\stor_pixel_count_r_reg[7]_i_1_n_0 ,\stor_pixel_count_r_reg[7]_i_1_n_1 ,\stor_pixel_count_r_reg[7]_i_1_n_2 ,\stor_pixel_count_r_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\stor_pixel_count_r_reg[7]_0 ,\stor_pixel_count_r_reg[6]_0 ,\stor_pixel_count_r_reg[5]_0 ,\stor_pixel_count_r_reg[4]_0 }),
        .O({\stor_pixel_count_r_reg[7]_i_1_n_4 ,\stor_pixel_count_r_reg[7]_i_1_n_5 ,\stor_pixel_count_r_reg[7]_i_1_n_6 ,\stor_pixel_count_r_reg[7]_i_1_n_7 }),
        .S({\stor_pixel_count_r[7]_i_2_n_0 ,\stor_pixel_count_r[7]_i_3_n_0 ,\stor_pixel_count_r[7]_i_4_n_0 ,\stor_pixel_count_r[7]_i_5_n_0 }));
  FDCE \stor_pixel_count_r_reg[8] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_7 ),
        .Q(\stor_pixel_count_r_reg[8]_0 ));
  FDCE \stor_pixel_count_r_reg[9] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_6 ),
        .Q(\stor_pixel_count_r_reg[9]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wr_linepixel_counter_r1_carry
       (.CI(1'b0),
        .CO({wr_linepixel_counter_r1_carry_n_0,wr_linepixel_counter_r1_carry_n_1,wr_linepixel_counter_r1_carry_n_2,wr_linepixel_counter_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wr_linepixel_counter_r1_carry__0_0,wr_linepixel_counter_r1_carry_i_4_n_0}),
        .O(NLW_wr_linepixel_counter_r1_carry_O_UNCONNECTED[3:0]),
        .S({wr_linepixel_counter_r1_carry__0_1[1],wr_linepixel_counter_r1_carry_i_6_n_0,wr_linepixel_counter_r1_carry__0_1[0],wr_linepixel_counter_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wr_linepixel_counter_r1_carry__0
       (.CI(wr_linepixel_counter_r1_carry_n_0),
        .CO({NLW_wr_linepixel_counter_r1_carry__0_CO_UNCONNECTED[3:1],wr_linepixel_counter_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wr_linepixel_counter_r_reg[0]_0 }),
        .O(NLW_wr_linepixel_counter_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wr_linepixel_counter_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wr_linepixel_counter_r1_carry__0_i_2
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I1(wr_linepixel_counter_r1_carry__0_2),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [9]),
        .I3(wr_linepixel_counter_r1_carry__0_3),
        .O(wr_linepixel_counter_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wr_linepixel_counter_r1_carry_i_4
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(wr_linepixel_counter_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wr_linepixel_counter_r1_carry_i_6
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(wr_linepixel_counter_r1_carry_0),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I3(wr_linepixel_counter_r1_carry_1),
        .O(wr_linepixel_counter_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wr_linepixel_counter_r1_carry_i_8
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(wr_linepixel_counter_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wr_linepixel_counter_r[0]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[1]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wr_linepixel_counter_r[2]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wr_linepixel_counter_r[3]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I4(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wr_linepixel_counter_r[4]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I5(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[5]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I1(\wr_linepixel_counter_r[5]_i_2_n_0 ),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wr_linepixel_counter_r[5]_i_2 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .O(\wr_linepixel_counter_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[6]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I1(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wr_linepixel_counter_r[7]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I2(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I3(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wr_linepixel_counter_r[8]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I2(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I4(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wr_linepixel_counter_r[9]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [9]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I3(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I5(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_linepixel_counter_r[9]_i_3 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I5(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .O(\wr_linepixel_counter_r[9]_i_3_n_0 ));
  FDCE \wr_linepixel_counter_r_reg[0] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[0]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [0]));
  FDCE \wr_linepixel_counter_r_reg[1] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[1]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [1]));
  FDCE \wr_linepixel_counter_r_reg[2] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[2]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [2]));
  FDCE \wr_linepixel_counter_r_reg[3] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[3]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [3]));
  FDCE \wr_linepixel_counter_r_reg[4] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[4]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [4]));
  FDCE \wr_linepixel_counter_r_reg[5] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[5]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [5]));
  FDCE \wr_linepixel_counter_r_reg[6] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[6]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [6]));
  FDCE \wr_linepixel_counter_r_reg[7] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[7]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [7]));
  FDCE \wr_linepixel_counter_r_reg[8] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[8]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [8]));
  FDCE \wr_linepixel_counter_r_reg[9] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[9]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    Q,
    data_o0,
    data_o01_out,
    data_o03_out,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    \rdptr_r_reg[0]_rep_1 ,
    nr_rdline_r,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_21_0 ,
    \multiresv_r[1][3]_i_26_0 ,
    \multiresv_r[1][3]_i_26_1 ,
    \multiresv_r[1][3]_i_26_2 ,
    \multiresv_r[1][6]_i_26_0 ,
    \multiresv_r[1][6]_i_26_1 ,
    \multiresv_r[1][6]_i_26_2 ,
    \multiresv_r[1][8]_i_10_0 ,
    \multiresv_r[1][8]_i_10_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [7:0]Q;
  output [7:0]data_o0;
  output [7:0]data_o01_out;
  output [7:0]data_o03_out;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input \rdptr_r_reg[0]_rep_1 ;
  input [1:0]nr_rdline_r;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_21_0 ;
  input \multiresv_r[1][3]_i_26_0 ;
  input \multiresv_r[1][3]_i_26_1 ;
  input \multiresv_r[1][3]_i_26_2 ;
  input \multiresv_r[1][6]_i_26_0 ;
  input \multiresv_r[1][6]_i_26_1 ;
  input \multiresv_r[1][6]_i_26_2 ;
  input \multiresv_r[1][8]_i_10_0 ;
  input \multiresv_r[1][8]_i_10_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__0_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__0_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__0_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__0_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__0_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__0_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__0_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__0_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__0_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__0_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__0_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__0_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__0_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__0_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__0_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__0_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5__0_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire load;
  wire \multiresh_r[3][1]_i_10_n_0 ;
  wire \multiresh_r[3][1]_i_11_n_0 ;
  wire \multiresh_r[3][1]_i_30_n_0 ;
  wire \multiresh_r[3][1]_i_31_n_0 ;
  wire \multiresh_r[3][1]_i_32_n_0 ;
  wire \multiresh_r[3][1]_i_33_n_0 ;
  wire \multiresh_r[3][1]_i_34_n_0 ;
  wire \multiresh_r[3][1]_i_35_n_0 ;
  wire \multiresh_r[3][1]_i_36_n_0 ;
  wire \multiresh_r[3][1]_i_37_n_0 ;
  wire \multiresv_r[1][2]_i_22_n_0 ;
  wire \multiresv_r[1][2]_i_23_n_0 ;
  wire \multiresv_r[1][2]_i_24_n_0 ;
  wire \multiresv_r[1][2]_i_25_n_0 ;
  wire \multiresv_r[1][2]_i_26_n_0 ;
  wire \multiresv_r[1][2]_i_27_n_0 ;
  wire \multiresv_r[1][2]_i_28_n_0 ;
  wire \multiresv_r[1][2]_i_29_n_0 ;
  wire \multiresv_r[1][2]_i_8_n_0 ;
  wire \multiresv_r[1][2]_i_9_n_0 ;
  wire \multiresv_r[1][3]_i_22_n_0 ;
  wire \multiresv_r[1][3]_i_23_n_0 ;
  wire \multiresv_r[1][3]_i_24_n_0 ;
  wire \multiresv_r[1][3]_i_25_n_0 ;
  wire \multiresv_r[1][3]_i_26_0 ;
  wire \multiresv_r[1][3]_i_26_1 ;
  wire \multiresv_r[1][3]_i_26_2 ;
  wire \multiresv_r[1][3]_i_26_n_0 ;
  wire \multiresv_r[1][3]_i_27_n_0 ;
  wire \multiresv_r[1][3]_i_28_n_0 ;
  wire \multiresv_r[1][3]_i_29_n_0 ;
  wire \multiresv_r[1][3]_i_8_n_0 ;
  wire \multiresv_r[1][3]_i_9_n_0 ;
  wire \multiresv_r[1][4]_i_22_n_0 ;
  wire \multiresv_r[1][4]_i_23_n_0 ;
  wire \multiresv_r[1][4]_i_24_n_0 ;
  wire \multiresv_r[1][4]_i_25_n_0 ;
  wire \multiresv_r[1][4]_i_26_n_0 ;
  wire \multiresv_r[1][4]_i_27_n_0 ;
  wire \multiresv_r[1][4]_i_28_n_0 ;
  wire \multiresv_r[1][4]_i_29_n_0 ;
  wire \multiresv_r[1][4]_i_8_n_0 ;
  wire \multiresv_r[1][4]_i_9_n_0 ;
  wire \multiresv_r[1][5]_i_22_n_0 ;
  wire \multiresv_r[1][5]_i_23_n_0 ;
  wire \multiresv_r[1][5]_i_24_n_0 ;
  wire \multiresv_r[1][5]_i_25_n_0 ;
  wire \multiresv_r[1][5]_i_26_n_0 ;
  wire \multiresv_r[1][5]_i_27_n_0 ;
  wire \multiresv_r[1][5]_i_28_n_0 ;
  wire \multiresv_r[1][5]_i_29_n_0 ;
  wire \multiresv_r[1][5]_i_8_n_0 ;
  wire \multiresv_r[1][5]_i_9_n_0 ;
  wire \multiresv_r[1][6]_i_22_n_0 ;
  wire \multiresv_r[1][6]_i_23_n_0 ;
  wire \multiresv_r[1][6]_i_24_n_0 ;
  wire \multiresv_r[1][6]_i_25_n_0 ;
  wire \multiresv_r[1][6]_i_26_0 ;
  wire \multiresv_r[1][6]_i_26_1 ;
  wire \multiresv_r[1][6]_i_26_2 ;
  wire \multiresv_r[1][6]_i_26_n_0 ;
  wire \multiresv_r[1][6]_i_27_n_0 ;
  wire \multiresv_r[1][6]_i_28_n_0 ;
  wire \multiresv_r[1][6]_i_29_n_0 ;
  wire \multiresv_r[1][6]_i_8_n_0 ;
  wire \multiresv_r[1][6]_i_9_n_0 ;
  wire \multiresv_r[1][7]_i_10_n_0 ;
  wire \multiresv_r[1][7]_i_11_n_0 ;
  wire \multiresv_r[1][7]_i_12_n_0 ;
  wire \multiresv_r[1][7]_i_13_n_0 ;
  wire \multiresv_r[1][8]_i_10_0 ;
  wire \multiresv_r[1][8]_i_10_1 ;
  wire \multiresv_r[1][8]_i_10_n_0 ;
  wire \multiresv_r[1][8]_i_11_n_0 ;
  wire \multiresv_r[1][8]_i_12_n_0 ;
  wire \multiresv_r[1][8]_i_13_n_0 ;
  wire \multiresv_r[7][1]_i_12_n_0 ;
  wire \multiresv_r[7][1]_i_13_n_0 ;
  wire \multiresv_r[7][1]_i_38_n_0 ;
  wire \multiresv_r[7][1]_i_39_n_0 ;
  wire \multiresv_r[7][1]_i_40_n_0 ;
  wire \multiresv_r[7][1]_i_41_n_0 ;
  wire \multiresv_r[7][1]_i_42_n_0 ;
  wire \multiresv_r[7][1]_i_43_n_0 ;
  wire \multiresv_r[7][1]_i_44_n_0 ;
  wire \multiresv_r[7][1]_i_45_n_0 ;
  wire [1:0]nr_rdline_r;
  wire [1:0]nr_wrline_r;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2_n_0;
  wire rdptr_r1_carry_i_4_n_0;
  wire rdptr_r1_carry_i_6_n_0;
  wire rdptr_r1_carry_i_8_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__0_n_0 ;
  wire \rdptr_r[0]_i_2__0_n_0 ;
  wire \rdptr_r[0]_rep_i_1__1_n_0 ;
  wire \rdptr_r[1]_i_1__0_n_0 ;
  wire \rdptr_r[2]_i_1__0_n_0 ;
  wire \rdptr_r[3]_i_1__0_n_0 ;
  wire \rdptr_r[4]_i_1__0_n_0 ;
  wire \rdptr_r[5]_i_1__0_n_0 ;
  wire \rdptr_r[6]_i_1__0_n_0 ;
  wire \rdptr_r[6]_i_2__0_n_0 ;
  wire \rdptr_r[7]_i_1__0_n_0 ;
  wire \rdptr_r[7]_i_2__0_n_0 ;
  wire \rdptr_r[8]_i_1__0_n_0 ;
  wire \rdptr_r[8]_i_2__0_n_0 ;
  wire \rdptr_r[8]_i_3__0_n_0 ;
  wire \rdptr_r[9]_i_1__0_n_0 ;
  wire \rdptr_r[9]_i_2__0_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_29_n_0 ;
  wire \sumresv_r[-1111111104]_i_18_n_0 ;
  wire \sumresv_r[-1111111104]_i_19_n_0 ;
  wire \sumresv_r[-1111111104]_i_20_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_21_0 ;
  wire \sumresv_r[-1111111104]_i_21_n_0 ;
  wire \sumresv_r[-1111111105]_i_18_n_0 ;
  wire \sumresv_r[-1111111105]_i_19_n_0 ;
  wire \sumresv_r[-1111111105]_i_20_n_0 ;
  wire \sumresv_r[-1111111105]_i_21_n_0 ;
  wire \sumresv_r[-1111111106]_i_18_n_0 ;
  wire \sumresv_r[-1111111106]_i_19_n_0 ;
  wire \sumresv_r[-1111111106]_i_20_n_0 ;
  wire \sumresv_r[-1111111106]_i_21_n_0 ;
  wire \sumresv_r[-1111111107]_i_18_n_0 ;
  wire \sumresv_r[-1111111107]_i_19_n_0 ;
  wire \sumresv_r[-1111111107]_i_20_n_0 ;
  wire \sumresv_r[-1111111107]_i_21_n_0 ;
  wire \sumresv_r[-1111111108]_i_18_n_0 ;
  wire \sumresv_r[-1111111108]_i_19_n_0 ;
  wire \sumresv_r[-1111111108]_i_20_n_0 ;
  wire \sumresv_r[-1111111108]_i_21_n_0 ;
  wire \sumresv_r[-1111111109]_i_18_n_0 ;
  wire \sumresv_r[-1111111109]_i_19_n_0 ;
  wire \sumresv_r[-1111111109]_i_20_n_0 ;
  wire \sumresv_r[-1111111109]_i_21_n_0 ;
  wire \sumresv_r[-1111111110]_i_18_n_0 ;
  wire \sumresv_r[-1111111110]_i_19_n_0 ;
  wire \sumresv_r[-1111111110]_i_20_n_0 ;
  wire \sumresv_r[-1111111110]_i_21_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_9_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__0_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__0_n_0;
  wire wrptr_r1_carry_i_6__0_n_0;
  wire wrptr_r1_carry_i_8__0_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__0_n_0 ;
  wire \wrptr_r[1]_i_1__0_n_0 ;
  wire \wrptr_r[2]_i_1__0_n_0 ;
  wire \wrptr_r[3]_i_1__0_n_0 ;
  wire \wrptr_r[4]_i_1__0_n_0 ;
  wire \wrptr_r[5]_i_1__0_n_0 ;
  wire \wrptr_r[5]_i_2__0_n_0 ;
  wire \wrptr_r[6]_i_1__0_n_0 ;
  wire \wrptr_r[7]_i_1__0_n_0 ;
  wire \wrptr_r[8]_i_1__0_n_0 ;
  wire \wrptr_r[9]_i_1_n_0 ;
  wire \wrptr_r[9]_i_2__0_n_0 ;
  wire \wrptr_r[9]_i_3__0_n_0 ;
  wire [1:0]wrptr_r_reg;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__0
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__0
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__0
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__0
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__0
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__0
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__0
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__0
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__0
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__0
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__0
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__0
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_10 
       (.I0(\multiresh_r[3][1]_i_30_n_0 ),
        .I1(\multiresh_r[3][1]_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\multiresh_r[3][1]_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\multiresh_r[3][1]_i_33_n_0 ),
        .O(\multiresh_r[3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_11 
       (.I0(\multiresh_r[3][1]_i_34_n_0 ),
        .I1(\multiresh_r[3][1]_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\multiresh_r[3][1]_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\multiresh_r[3][1]_i_37_n_0 ),
        .O(\multiresh_r[3][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_37_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_4 
       (.I0(\multiresh_r[3][1]_i_10_n_0 ),
        .I1(\multiresh_r[3][1]_i_11_n_0 ),
        .O(data_o03_out[0]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_8 
       (.I0(\multiresv_r[1][2]_i_22_n_0 ),
        .I1(\multiresv_r[1][2]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][2]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][2]_i_25_n_0 ),
        .O(\multiresv_r[1][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_9 
       (.I0(\multiresv_r[1][2]_i_26_n_0 ),
        .I1(\multiresv_r[1][2]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][2]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][2]_i_29_n_0 ),
        .O(\multiresv_r[1][2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_8 
       (.I0(\multiresv_r[1][3]_i_22_n_0 ),
        .I1(\multiresv_r[1][3]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][3]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][3]_i_25_n_0 ),
        .O(\multiresv_r[1][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_9 
       (.I0(\multiresv_r[1][3]_i_26_n_0 ),
        .I1(\multiresv_r[1][3]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][3]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][3]_i_29_n_0 ),
        .O(\multiresv_r[1][3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_8 
       (.I0(\multiresv_r[1][4]_i_22_n_0 ),
        .I1(\multiresv_r[1][4]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][4]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][4]_i_25_n_0 ),
        .O(\multiresv_r[1][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_9 
       (.I0(\multiresv_r[1][4]_i_26_n_0 ),
        .I1(\multiresv_r[1][4]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][4]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][4]_i_29_n_0 ),
        .O(\multiresv_r[1][4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_8 
       (.I0(\multiresv_r[1][5]_i_22_n_0 ),
        .I1(\multiresv_r[1][5]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][5]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][5]_i_25_n_0 ),
        .O(\multiresv_r[1][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_9 
       (.I0(\multiresv_r[1][5]_i_26_n_0 ),
        .I1(\multiresv_r[1][5]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][5]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][5]_i_29_n_0 ),
        .O(\multiresv_r[1][5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_8 
       (.I0(\multiresv_r[1][6]_i_22_n_0 ),
        .I1(\multiresv_r[1][6]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][6]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][6]_i_25_n_0 ),
        .O(\multiresv_r[1][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_9 
       (.I0(\multiresv_r[1][6]_i_26_n_0 ),
        .I1(\multiresv_r[1][6]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][6]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][6]_i_29_n_0 ),
        .O(\multiresv_r[1][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_10 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_11 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_12 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_13 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_3 
       (.I0(\multiresv_r[1][7]_i_10_n_0 ),
        .I1(\multiresv_r[1][7]_i_11_n_0 ),
        .I2(\rdptr_r[9]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][7]_i_12_n_0 ),
        .I4(\rdptr_r[8]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][7]_i_13_n_0 ),
        .O(data_o01_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_10 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_11 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_12 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_13 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_3 
       (.I0(\multiresv_r[1][8]_i_10_n_0 ),
        .I1(\multiresv_r[1][8]_i_11_n_0 ),
        .I2(\rdptr_r[9]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][8]_i_12_n_0 ),
        .I4(\rdptr_r[8]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][8]_i_13_n_0 ),
        .O(data_o01_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_12 
       (.I0(\multiresv_r[7][1]_i_38_n_0 ),
        .I1(\multiresv_r[7][1]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[7][1]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[7][1]_i_41_n_0 ),
        .O(\multiresv_r[7][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_13 
       (.I0(\multiresv_r[7][1]_i_42_n_0 ),
        .I1(\multiresv_r[7][1]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[7][1]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[7][1]_i_45_n_0 ),
        .O(\multiresv_r[7][1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_45_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_3 
       (.I0(\multiresv_r[1][2]_i_8_n_0 ),
        .I1(\multiresv_r[1][2]_i_9_n_0 ),
        .O(data_o01_out[1]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_3 
       (.I0(\multiresv_r[1][3]_i_8_n_0 ),
        .I1(\multiresv_r[1][3]_i_9_n_0 ),
        .O(data_o01_out[2]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_3 
       (.I0(\multiresv_r[1][4]_i_8_n_0 ),
        .I1(\multiresv_r[1][4]_i_9_n_0 ),
        .O(data_o01_out[3]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_3 
       (.I0(\multiresv_r[1][5]_i_8_n_0 ),
        .I1(\multiresv_r[1][5]_i_9_n_0 ),
        .O(data_o01_out[4]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_3 
       (.I0(\multiresv_r[1][6]_i_8_n_0 ),
        .I1(\multiresv_r[1][6]_i_9_n_0 ),
        .O(data_o01_out[5]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_5 
       (.I0(\multiresv_r[7][1]_i_12_n_0 ),
        .I1(\multiresv_r[7][1]_i_13_n_0 ),
        .O(data_o01_out[0]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],load}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdptr_r[0]_i_1__0 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[1]),
        .I2(nr_rdline_r[0]),
        .O(\rdptr_r[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__0 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(load),
        .O(\rdptr_r[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(load),
        .O(\rdptr_r[0]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__0 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(load),
        .O(\rdptr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__0 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(load),
        .O(\rdptr_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__0 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(load),
        .O(\rdptr_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__0 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(load),
        .O(\rdptr_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__0 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__0_n_0),
        .I1(load),
        .O(\rdptr_r[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__0 
       (.I0(\rdptr_r[6]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__0 
       (.I0(\rdptr_r[8]_i_3__0_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__0 
       (.I0(\rdptr_r[7]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__0 
       (.I0(\rdptr_r[8]_i_3__0_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__0 
       (.I0(\rdptr_r[8]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__0 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__0 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__0 
       (.I0(\rdptr_r[9]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__0 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__0_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__0_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__0_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_24 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_25 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_26 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_27 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_28 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_29 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_39 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_40 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_41 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_24_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_25_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_27_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_29_n_0 ),
        .O(data_o03_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_19 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_20 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_21 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_21_n_0 ),
        .O(data_o03_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_13_n_0 ),
        .O(data_o03_out[5]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_13_n_0 ),
        .O(data_o03_out[4]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_13_n_0 ),
        .O(data_o03_out[3]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_13_n_0 ),
        .O(data_o03_out[2]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_13_n_0 ),
        .O(data_o03_out[1]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_12 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_27_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_13 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_28_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_29_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_5 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_13_n_0 ),
        .O(data_o0[0]),
        .S(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_18 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_19 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_20 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_21 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_18 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_19 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_20 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_21 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_21_n_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_3 
       (.I0(\sumresv_r_reg[-1111111104]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_9_n_0 ),
        .O(data_o0[7]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_8 
       (.I0(\sumresv_r[-1111111104]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_9 
       (.I0(\sumresv_r[-1111111104]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_3 
       (.I0(\sumresv_r_reg[-1111111105]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_9_n_0 ),
        .O(data_o0[6]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_8 
       (.I0(\sumresv_r[-1111111105]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_9 
       (.I0(\sumresv_r[-1111111105]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_3 
       (.I0(\sumresv_r_reg[-1111111106]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_9_n_0 ),
        .O(data_o0[5]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_8 
       (.I0(\sumresv_r[-1111111106]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_9 
       (.I0(\sumresv_r[-1111111106]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_3 
       (.I0(\sumresv_r_reg[-1111111107]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_9_n_0 ),
        .O(data_o0[4]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_8 
       (.I0(\sumresv_r[-1111111107]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_9 
       (.I0(\sumresv_r[-1111111107]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_3 
       (.I0(\sumresv_r_reg[-1111111108]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_9_n_0 ),
        .O(data_o0[3]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_8 
       (.I0(\sumresv_r[-1111111108]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_9 
       (.I0(\sumresv_r[-1111111108]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_3 
       (.I0(\sumresv_r_reg[-1111111109]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_9_n_0 ),
        .O(data_o0[2]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_8 
       (.I0(\sumresv_r[-1111111109]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_9 
       (.I0(\sumresv_r[-1111111109]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_3 
       (.I0(\sumresv_r_reg[-1111111110]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_9_n_0 ),
        .O(data_o0[1]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_8 
       (.I0(\sumresv_r[-1111111110]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_9 
       (.I0(\sumresv_r[-1111111110]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__0_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__0_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__0_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__0
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r_reg[1]),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__0
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__0
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r_reg[1]),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__0 
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__0 
       (.I0(wrptr_r_reg[1]),
        .I1(wrptr_r_reg[0]),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__0 
       (.I0(Q[0]),
        .I1(wrptr_r_reg[1]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r_reg[1]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(wrptr_r_reg[1]),
        .I3(wrptr_r_reg[0]),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__0_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r_reg[1]),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__0 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__0_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__0_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__0_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \wrptr_r[9]_i_1 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__0_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(wrptr_r_reg[1]),
        .I3(wrptr_r_reg[0]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__0_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__0_n_0 ),
        .Q(wrptr_r_reg[0]));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__0_n_0 ),
        .Q(wrptr_r_reg[1]));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__0_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__0_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__0_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_0
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    D,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    \nr_rdline_r_reg[1]_1 ,
    data_o,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    data_o0,
    \sumresv_r_reg[-1111111111] ,
    nr_rdline_r,
    \sumresv_r_reg[-1111111111]_0 ,
    \sumresv_r_reg[-1111111110] ,
    \sumresv_r_reg[-1111111110]_0 ,
    \sumresv_r_reg[-1111111109] ,
    \sumresv_r_reg[-1111111109]_0 ,
    \sumresv_r_reg[-1111111108] ,
    \sumresv_r_reg[-1111111108]_0 ,
    \sumresv_r_reg[-1111111107] ,
    \sumresv_r_reg[-1111111107]_0 ,
    \sumresv_r_reg[-1111111106] ,
    \sumresv_r_reg[-1111111106]_0 ,
    \sumresv_r_reg[-1111111105] ,
    \sumresv_r_reg[-1111111105]_0 ,
    \sumresv_r_reg[-1111111104] ,
    \sumresv_r_reg[-1111111104]_0 ,
    data_o01_out,
    \multiresv_r_reg[1][1] ,
    \multiresv_r_reg[1][1]_0 ,
    \multiresv_r_reg[1][2] ,
    \multiresv_r_reg[1][2]_0 ,
    \multiresv_r_reg[1][3] ,
    \multiresv_r_reg[1][3]_0 ,
    \multiresv_r_reg[1][4] ,
    \multiresv_r_reg[1][4]_0 ,
    \multiresv_r_reg[1][5] ,
    \multiresv_r_reg[1][5]_0 ,
    \multiresv_r_reg[1][6] ,
    \multiresv_r_reg[1][6]_0 ,
    \multiresv_r_reg[1][7] ,
    \multiresv_r_reg[1][7]_0 ,
    \multiresv_r_reg[1][8] ,
    \multiresv_r_reg[1][8]_0 ,
    data_o03_out,
    \sumresh_r_nxt[-1111111111]__4 ,
    \sumresh_r_nxt[-1111111111]__4_0 ,
    \sumresh_r_nxt[-1111111110]__4 ,
    \sumresh_r_nxt[-1111111110]__4_0 ,
    \sumresh_r_nxt[-1111111109]__4 ,
    \sumresh_r_nxt[-1111111109]__4_0 ,
    \sumresh_r_nxt[-1111111108]__4 ,
    \sumresh_r_nxt[-1111111108]__4_0 ,
    \sumresh_r_nxt[-1111111107]__4 ,
    \sumresh_r_nxt[-1111111107]__4_0 ,
    \sumresh_r_nxt[-1111111106]__4 ,
    \sumresh_r_nxt[-1111111106]__4_0 ,
    \sumresh_r_nxt[-1111111105]__4 ,
    \sumresh_r_nxt[-1111111105]__4_0 ,
    \sumresh_r_nxt[-1111111104]__4 ,
    \sumresh_r_nxt[-1111111104]__4_0 ,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    \rdptr_r_reg[0]_rep_1 ,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_17_0 ,
    \multiresv_r[1][3]_i_18_0 ,
    \multiresv_r[1][3]_i_18_1 ,
    \multiresv_r[1][3]_i_18_2 ,
    \multiresv_r[1][6]_i_18_0 ,
    \multiresv_r[1][6]_i_18_1 ,
    \multiresv_r[1][6]_i_18_2 ,
    \multiresv_r[1][8]_i_6_0 ,
    \multiresv_r[1][8]_i_6_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [6:0]D;
  output \nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output \nr_rdline_r_reg[1]_1 ;
  output [21:0]data_o;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input [7:0]data_o0;
  input \sumresv_r_reg[-1111111111] ;
  input [1:0]nr_rdline_r;
  input \sumresv_r_reg[-1111111111]_0 ;
  input \sumresv_r_reg[-1111111110] ;
  input \sumresv_r_reg[-1111111110]_0 ;
  input \sumresv_r_reg[-1111111109] ;
  input \sumresv_r_reg[-1111111109]_0 ;
  input \sumresv_r_reg[-1111111108] ;
  input \sumresv_r_reg[-1111111108]_0 ;
  input \sumresv_r_reg[-1111111107] ;
  input \sumresv_r_reg[-1111111107]_0 ;
  input \sumresv_r_reg[-1111111106] ;
  input \sumresv_r_reg[-1111111106]_0 ;
  input \sumresv_r_reg[-1111111105] ;
  input \sumresv_r_reg[-1111111105]_0 ;
  input \sumresv_r_reg[-1111111104] ;
  input \sumresv_r_reg[-1111111104]_0 ;
  input [7:0]data_o01_out;
  input \multiresv_r_reg[1][1] ;
  input \multiresv_r_reg[1][1]_0 ;
  input \multiresv_r_reg[1][2] ;
  input \multiresv_r_reg[1][2]_0 ;
  input \multiresv_r_reg[1][3] ;
  input \multiresv_r_reg[1][3]_0 ;
  input \multiresv_r_reg[1][4] ;
  input \multiresv_r_reg[1][4]_0 ;
  input \multiresv_r_reg[1][5] ;
  input \multiresv_r_reg[1][5]_0 ;
  input \multiresv_r_reg[1][6] ;
  input \multiresv_r_reg[1][6]_0 ;
  input \multiresv_r_reg[1][7] ;
  input \multiresv_r_reg[1][7]_0 ;
  input \multiresv_r_reg[1][8] ;
  input \multiresv_r_reg[1][8]_0 ;
  input [7:0]data_o03_out;
  input \sumresh_r_nxt[-1111111111]__4 ;
  input \sumresh_r_nxt[-1111111111]__4_0 ;
  input \sumresh_r_nxt[-1111111110]__4 ;
  input \sumresh_r_nxt[-1111111110]__4_0 ;
  input \sumresh_r_nxt[-1111111109]__4 ;
  input \sumresh_r_nxt[-1111111109]__4_0 ;
  input \sumresh_r_nxt[-1111111108]__4 ;
  input \sumresh_r_nxt[-1111111108]__4_0 ;
  input \sumresh_r_nxt[-1111111107]__4 ;
  input \sumresh_r_nxt[-1111111107]__4_0 ;
  input \sumresh_r_nxt[-1111111106]__4 ;
  input \sumresh_r_nxt[-1111111106]__4_0 ;
  input \sumresh_r_nxt[-1111111105]__4 ;
  input \sumresh_r_nxt[-1111111105]__4_0 ;
  input \sumresh_r_nxt[-1111111104]__4 ;
  input \sumresh_r_nxt[-1111111104]__4_0 ;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input \rdptr_r_reg[0]_rep_1 ;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_17_0 ;
  input \multiresv_r[1][3]_i_18_0 ;
  input \multiresv_r[1][3]_i_18_1 ;
  input \multiresv_r[1][3]_i_18_2 ;
  input \multiresv_r[1][6]_i_18_0 ;
  input \multiresv_r[1][6]_i_18_1 ;
  input \multiresv_r[1][6]_i_18_2 ;
  input \multiresv_r[1][8]_i_6_0 ;
  input \multiresv_r[1][8]_i_6_1 ;
  input [7:0]graydata_o;

  wire [6:0]D;
  wire [7:0]Q;
  wire clk_i;
  wire [21:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__1_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__1_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__1_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__1_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__1_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__1_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__1_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__1_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__1_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__1_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__1_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__1_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__1_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__1_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__1_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5__1_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_22_n_0 ;
  wire \multiresh_r[3][1]_i_23_n_0 ;
  wire \multiresh_r[3][1]_i_24_n_0 ;
  wire \multiresh_r[3][1]_i_25_n_0 ;
  wire \multiresh_r[3][1]_i_26_n_0 ;
  wire \multiresh_r[3][1]_i_27_n_0 ;
  wire \multiresh_r[3][1]_i_28_n_0 ;
  wire \multiresh_r[3][1]_i_29_n_0 ;
  wire \multiresh_r[3][1]_i_8_n_0 ;
  wire \multiresh_r[3][1]_i_9_n_0 ;
  wire \multiresv_r[1][2]_i_14_n_0 ;
  wire \multiresv_r[1][2]_i_15_n_0 ;
  wire \multiresv_r[1][2]_i_16_n_0 ;
  wire \multiresv_r[1][2]_i_17_n_0 ;
  wire \multiresv_r[1][2]_i_18_n_0 ;
  wire \multiresv_r[1][2]_i_19_n_0 ;
  wire \multiresv_r[1][2]_i_20_n_0 ;
  wire \multiresv_r[1][2]_i_21_n_0 ;
  wire \multiresv_r[1][2]_i_6_n_0 ;
  wire \multiresv_r[1][2]_i_7_n_0 ;
  wire \multiresv_r[1][3]_i_14_n_0 ;
  wire \multiresv_r[1][3]_i_15_n_0 ;
  wire \multiresv_r[1][3]_i_16_n_0 ;
  wire \multiresv_r[1][3]_i_17_n_0 ;
  wire \multiresv_r[1][3]_i_18_0 ;
  wire \multiresv_r[1][3]_i_18_1 ;
  wire \multiresv_r[1][3]_i_18_2 ;
  wire \multiresv_r[1][3]_i_18_n_0 ;
  wire \multiresv_r[1][3]_i_19_n_0 ;
  wire \multiresv_r[1][3]_i_20_n_0 ;
  wire \multiresv_r[1][3]_i_21_n_0 ;
  wire \multiresv_r[1][3]_i_6_n_0 ;
  wire \multiresv_r[1][3]_i_7_n_0 ;
  wire \multiresv_r[1][4]_i_14_n_0 ;
  wire \multiresv_r[1][4]_i_15_n_0 ;
  wire \multiresv_r[1][4]_i_16_n_0 ;
  wire \multiresv_r[1][4]_i_17_n_0 ;
  wire \multiresv_r[1][4]_i_18_n_0 ;
  wire \multiresv_r[1][4]_i_19_n_0 ;
  wire \multiresv_r[1][4]_i_20_n_0 ;
  wire \multiresv_r[1][4]_i_21_n_0 ;
  wire \multiresv_r[1][4]_i_6_n_0 ;
  wire \multiresv_r[1][4]_i_7_n_0 ;
  wire \multiresv_r[1][5]_i_14_n_0 ;
  wire \multiresv_r[1][5]_i_15_n_0 ;
  wire \multiresv_r[1][5]_i_16_n_0 ;
  wire \multiresv_r[1][5]_i_17_n_0 ;
  wire \multiresv_r[1][5]_i_18_n_0 ;
  wire \multiresv_r[1][5]_i_19_n_0 ;
  wire \multiresv_r[1][5]_i_20_n_0 ;
  wire \multiresv_r[1][5]_i_21_n_0 ;
  wire \multiresv_r[1][5]_i_6_n_0 ;
  wire \multiresv_r[1][5]_i_7_n_0 ;
  wire \multiresv_r[1][6]_i_14_n_0 ;
  wire \multiresv_r[1][6]_i_15_n_0 ;
  wire \multiresv_r[1][6]_i_16_n_0 ;
  wire \multiresv_r[1][6]_i_17_n_0 ;
  wire \multiresv_r[1][6]_i_18_0 ;
  wire \multiresv_r[1][6]_i_18_1 ;
  wire \multiresv_r[1][6]_i_18_2 ;
  wire \multiresv_r[1][6]_i_18_n_0 ;
  wire \multiresv_r[1][6]_i_19_n_0 ;
  wire \multiresv_r[1][6]_i_20_n_0 ;
  wire \multiresv_r[1][6]_i_21_n_0 ;
  wire \multiresv_r[1][6]_i_6_n_0 ;
  wire \multiresv_r[1][6]_i_7_n_0 ;
  wire \multiresv_r[1][7]_i_6_n_0 ;
  wire \multiresv_r[1][7]_i_7_n_0 ;
  wire \multiresv_r[1][7]_i_8_n_0 ;
  wire \multiresv_r[1][7]_i_9_n_0 ;
  wire \multiresv_r[1][8]_i_6_0 ;
  wire \multiresv_r[1][8]_i_6_1 ;
  wire \multiresv_r[1][8]_i_6_n_0 ;
  wire \multiresv_r[1][8]_i_7_n_0 ;
  wire \multiresv_r[1][8]_i_8_n_0 ;
  wire \multiresv_r[1][8]_i_9_n_0 ;
  wire \multiresv_r[7][1]_i_10_n_0 ;
  wire \multiresv_r[7][1]_i_11_n_0 ;
  wire \multiresv_r[7][1]_i_30_n_0 ;
  wire \multiresv_r[7][1]_i_31_n_0 ;
  wire \multiresv_r[7][1]_i_32_n_0 ;
  wire \multiresv_r[7][1]_i_33_n_0 ;
  wire \multiresv_r[7][1]_i_34_n_0 ;
  wire \multiresv_r[7][1]_i_35_n_0 ;
  wire \multiresv_r[7][1]_i_36_n_0 ;
  wire \multiresv_r[7][1]_i_37_n_0 ;
  wire \multiresv_r_reg[1][1] ;
  wire \multiresv_r_reg[1][1]_0 ;
  wire \multiresv_r_reg[1][2] ;
  wire \multiresv_r_reg[1][2]_0 ;
  wire \multiresv_r_reg[1][3] ;
  wire \multiresv_r_reg[1][3]_0 ;
  wire \multiresv_r_reg[1][4] ;
  wire \multiresv_r_reg[1][4]_0 ;
  wire \multiresv_r_reg[1][5] ;
  wire \multiresv_r_reg[1][5]_0 ;
  wire \multiresv_r_reg[1][6] ;
  wire \multiresv_r_reg[1][6]_0 ;
  wire \multiresv_r_reg[1][7] ;
  wire \multiresv_r_reg[1][7]_0 ;
  wire \multiresv_r_reg[1][8] ;
  wire \multiresv_r_reg[1][8]_0 ;
  wire [1:0]nr_rdline_r;
  wire \nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [1:0]nr_wrline_r;
  wire rd_en_i;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__0_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__0_n_0;
  wire rdptr_r1_carry_i_6__0_n_0;
  wire rdptr_r1_carry_i_8__0_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_2_n_0 ;
  wire \rdptr_r[0]_rep_i_1__0_n_0 ;
  wire \rdptr_r[1]_i_1_n_0 ;
  wire \rdptr_r[2]_i_1_n_0 ;
  wire \rdptr_r[3]_i_1_n_0 ;
  wire \rdptr_r[4]_i_1_n_0 ;
  wire \rdptr_r[5]_i_1_n_0 ;
  wire \rdptr_r[6]_i_1_n_0 ;
  wire \rdptr_r[6]_i_2_n_0 ;
  wire \rdptr_r[7]_i_1_n_0 ;
  wire \rdptr_r[7]_i_2_n_0 ;
  wire \rdptr_r[8]_i_1_n_0 ;
  wire \rdptr_r[8]_i_2_n_0 ;
  wire \rdptr_r[8]_i_3_n_0 ;
  wire \rdptr_r[9]_i_1_n_0 ;
  wire \rdptr_r[9]_i_2_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__4 ;
  wire \sumresh_r_nxt[-1111111104]__4_0 ;
  wire \sumresh_r_nxt[-1111111104]_i_2_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__4 ;
  wire \sumresh_r_nxt[-1111111105]__4_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__4 ;
  wire \sumresh_r_nxt[-1111111106]__4_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__4 ;
  wire \sumresh_r_nxt[-1111111107]__4_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__4 ;
  wire \sumresh_r_nxt[-1111111108]__4_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__4 ;
  wire \sumresh_r_nxt[-1111111109]__4_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__4 ;
  wire \sumresh_r_nxt[-1111111110]__4_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__4 ;
  wire \sumresh_r_nxt[-1111111111]__4_0 ;
  wire \sumresv_r[-1111111104]_i_14_n_0 ;
  wire \sumresv_r[-1111111104]_i_15_n_0 ;
  wire \sumresv_r[-1111111104]_i_16_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_17_0 ;
  wire \sumresv_r[-1111111104]_i_17_n_0 ;
  wire \sumresv_r[-1111111105]_i_14_n_0 ;
  wire \sumresv_r[-1111111105]_i_15_n_0 ;
  wire \sumresv_r[-1111111105]_i_16_n_0 ;
  wire \sumresv_r[-1111111105]_i_17_n_0 ;
  wire \sumresv_r[-1111111106]_i_14_n_0 ;
  wire \sumresv_r[-1111111106]_i_15_n_0 ;
  wire \sumresv_r[-1111111106]_i_16_n_0 ;
  wire \sumresv_r[-1111111106]_i_17_n_0 ;
  wire \sumresv_r[-1111111107]_i_14_n_0 ;
  wire \sumresv_r[-1111111107]_i_15_n_0 ;
  wire \sumresv_r[-1111111107]_i_16_n_0 ;
  wire \sumresv_r[-1111111107]_i_17_n_0 ;
  wire \sumresv_r[-1111111108]_i_14_n_0 ;
  wire \sumresv_r[-1111111108]_i_15_n_0 ;
  wire \sumresv_r[-1111111108]_i_16_n_0 ;
  wire \sumresv_r[-1111111108]_i_17_n_0 ;
  wire \sumresv_r[-1111111109]_i_14_n_0 ;
  wire \sumresv_r[-1111111109]_i_15_n_0 ;
  wire \sumresv_r[-1111111109]_i_16_n_0 ;
  wire \sumresv_r[-1111111109]_i_17_n_0 ;
  wire \sumresv_r[-1111111110]_i_14_n_0 ;
  wire \sumresv_r[-1111111110]_i_15_n_0 ;
  wire \sumresv_r[-1111111110]_i_16_n_0 ;
  wire \sumresv_r[-1111111110]_i_17_n_0 ;
  wire \sumresv_r_reg[-1111111104] ;
  wire \sumresv_r_reg[-1111111104]_0 ;
  wire \sumresv_r_reg[-1111111104]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111105] ;
  wire \sumresv_r_reg[-1111111105]_0 ;
  wire \sumresv_r_reg[-1111111105]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111106] ;
  wire \sumresv_r_reg[-1111111106]_0 ;
  wire \sumresv_r_reg[-1111111106]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111107] ;
  wire \sumresv_r_reg[-1111111107]_0 ;
  wire \sumresv_r_reg[-1111111107]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111108] ;
  wire \sumresv_r_reg[-1111111108]_0 ;
  wire \sumresv_r_reg[-1111111108]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111109] ;
  wire \sumresv_r_reg[-1111111109]_0 ;
  wire \sumresv_r_reg[-1111111109]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111110] ;
  wire \sumresv_r_reg[-1111111110]_0 ;
  wire \sumresv_r_reg[-1111111110]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111111] ;
  wire \sumresv_r_reg[-1111111111]_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__1_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__1_n_0;
  wire wrptr_r1_carry_i_6__1_n_0;
  wire wrptr_r1_carry_i_8__1_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__1_n_0 ;
  wire \wrptr_r[1]_i_1__1_n_0 ;
  wire \wrptr_r[2]_i_1__1_n_0 ;
  wire \wrptr_r[3]_i_1__1_n_0 ;
  wire \wrptr_r[4]_i_1__1_n_0 ;
  wire \wrptr_r[5]_i_1__1_n_0 ;
  wire \wrptr_r[5]_i_2__1_n_0 ;
  wire \wrptr_r[6]_i_1__1_n_0 ;
  wire \wrptr_r[7]_i_1__1_n_0 ;
  wire \wrptr_r[8]_i_1__1_n_0 ;
  wire \wrptr_r[9]_i_1__0_n_0 ;
  wire \wrptr_r[9]_i_2__1_n_0 ;
  wire \wrptr_r[9]_i_3__1_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__1
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__1
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__1
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__1
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__1
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_8 
       (.I0(\multiresh_r[3][1]_i_22_n_0 ),
        .I1(\multiresh_r[3][1]_i_23_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\multiresh_r[3][1]_i_24_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\multiresh_r[3][1]_i_25_n_0 ),
        .O(\multiresh_r[3][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_9 
       (.I0(\multiresh_r[3][1]_i_26_n_0 ),
        .I1(\multiresh_r[3][1]_i_27_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\multiresh_r[3][1]_i_28_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\multiresh_r[3][1]_i_29_n_0 ),
        .O(\multiresh_r[3][1]_i_9_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_3 
       (.I0(\multiresh_r[3][1]_i_8_n_0 ),
        .I1(\multiresh_r[3][1]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(data_o01_out[0]),
        .I2(\multiresv_r_reg[1][1] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][1]_0 ),
        .O(data_o[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][2]_i_1 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(data_o01_out[1]),
        .I2(\multiresv_r_reg[1][2] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][2]_0 ),
        .O(data_o[9]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_6 
       (.I0(\multiresv_r[1][2]_i_14_n_0 ),
        .I1(\multiresv_r[1][2]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][2]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][2]_i_17_n_0 ),
        .O(\multiresv_r[1][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_7 
       (.I0(\multiresv_r[1][2]_i_18_n_0 ),
        .I1(\multiresv_r[1][2]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][2]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][2]_i_21_n_0 ),
        .O(\multiresv_r[1][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][3]_i_1 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(data_o01_out[2]),
        .I2(\multiresv_r_reg[1][3] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][3]_0 ),
        .O(data_o[10]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_6 
       (.I0(\multiresv_r[1][3]_i_14_n_0 ),
        .I1(\multiresv_r[1][3]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][3]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][3]_i_17_n_0 ),
        .O(\multiresv_r[1][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_7 
       (.I0(\multiresv_r[1][3]_i_18_n_0 ),
        .I1(\multiresv_r[1][3]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][3]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][3]_i_21_n_0 ),
        .O(\multiresv_r[1][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][4]_i_1 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(data_o01_out[3]),
        .I2(\multiresv_r_reg[1][4] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][4]_0 ),
        .O(data_o[11]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_6 
       (.I0(\multiresv_r[1][4]_i_14_n_0 ),
        .I1(\multiresv_r[1][4]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][4]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][4]_i_17_n_0 ),
        .O(\multiresv_r[1][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_7 
       (.I0(\multiresv_r[1][4]_i_18_n_0 ),
        .I1(\multiresv_r[1][4]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][4]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][4]_i_21_n_0 ),
        .O(\multiresv_r[1][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][5]_i_1 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(data_o01_out[4]),
        .I2(\multiresv_r_reg[1][5] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][5]_0 ),
        .O(data_o[12]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_6 
       (.I0(\multiresv_r[1][5]_i_14_n_0 ),
        .I1(\multiresv_r[1][5]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][5]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][5]_i_17_n_0 ),
        .O(\multiresv_r[1][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_7 
       (.I0(\multiresv_r[1][5]_i_18_n_0 ),
        .I1(\multiresv_r[1][5]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][5]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][5]_i_21_n_0 ),
        .O(\multiresv_r[1][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][6]_i_1 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(data_o01_out[5]),
        .I2(\multiresv_r_reg[1][6] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][6]_0 ),
        .O(data_o[13]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_6 
       (.I0(\multiresv_r[1][6]_i_14_n_0 ),
        .I1(\multiresv_r[1][6]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][6]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][6]_i_17_n_0 ),
        .O(\multiresv_r[1][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_7 
       (.I0(\multiresv_r[1][6]_i_18_n_0 ),
        .I1(\multiresv_r[1][6]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][6]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][6]_i_21_n_0 ),
        .O(\multiresv_r[1][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][7]_i_1 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(data_o01_out[6]),
        .I2(\multiresv_r_reg[1][7] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][7]_0 ),
        .O(data_o[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_2 
       (.I0(\multiresv_r[1][7]_i_6_n_0 ),
        .I1(\multiresv_r[1][7]_i_7_n_0 ),
        .I2(\rdptr_r[9]_i_2_n_0 ),
        .I3(\multiresv_r[1][7]_i_8_n_0 ),
        .I4(\rdptr_r[8]_i_2_n_0 ),
        .I5(\multiresv_r[1][7]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_6 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_7 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_8 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_9 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][8]_i_1 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(data_o01_out[7]),
        .I2(\multiresv_r_reg[1][8] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][8]_0 ),
        .O(data_o[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_2 
       (.I0(\multiresv_r[1][8]_i_6_n_0 ),
        .I1(\multiresv_r[1][8]_i_7_n_0 ),
        .I2(\rdptr_r[9]_i_2_n_0 ),
        .I3(\multiresv_r[1][8]_i_8_n_0 ),
        .I4(\rdptr_r[8]_i_2_n_0 ),
        .I5(\multiresv_r[1][8]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_6 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_7 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_8 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_9 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_10 
       (.I0(\multiresv_r[7][1]_i_30_n_0 ),
        .I1(\multiresv_r[7][1]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[7][1]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[7][1]_i_33_n_0 ),
        .O(\multiresv_r[7][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_11 
       (.I0(\multiresv_r[7][1]_i_34_n_0 ),
        .I1(\multiresv_r[7][1]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[7][1]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[7][1]_i_37_n_0 ),
        .O(\multiresv_r[7][1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_37_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_2 
       (.I0(\multiresv_r[1][2]_i_6_n_0 ),
        .I1(\multiresv_r[1][2]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_2 
       (.I0(\multiresv_r[1][3]_i_6_n_0 ),
        .I1(\multiresv_r[1][3]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_2 
       (.I0(\multiresv_r[1][4]_i_6_n_0 ),
        .I1(\multiresv_r[1][4]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_2 
       (.I0(\multiresv_r[1][5]_i_6_n_0 ),
        .I1(\multiresv_r[1][5]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_2 
       (.I0(\multiresv_r[1][6]_i_6_n_0 ),
        .I1(\multiresv_r[1][6]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_4 
       (.I0(\multiresv_r[7][1]_i_10_n_0 ),
        .I1(\multiresv_r[7][1]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__0_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__0_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__0_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__0
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__0
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdptr_r[0]_i_1 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[0]),
        .I2(nr_rdline_r[1]),
        .O(rd_en_i));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__0 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1 
       (.I0(line_r_reg_r2_0_63_0_2_i_1_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1 
       (.I0(\rdptr_r[6]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2 
       (.I0(\rdptr_r[8]_i_3_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1 
       (.I0(\rdptr_r[7]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2 
       (.I0(\rdptr_r[8]_i_3_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1 
       (.I0(\rdptr_r[8]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1 
       (.I0(\rdptr_r[9]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresh_r_nxt[-1111111103]_i_1 
       (.I0(data_o[21]),
        .I1(data_o[20]),
        .I2(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .O(\nr_rdline_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_19 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_20 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_21 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_22 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_23 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_36 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_37 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_38 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_21_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_23_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__4_i_1 
       (.I0(\rdptr_r_reg[7]_16 ),
        .I1(data_o03_out[7]),
        .I2(\sumresh_r_nxt[-1111111104]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111104]__4_0 ),
        .O(data_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresh_r_nxt[-1111111104]_i_1 
       (.I0(data_o[20]),
        .I1(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .I2(data_o[21]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresh_r_nxt[-1111111104]_i_2 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[18]),
        .I3(data_o[16]),
        .I4(data_o[17]),
        .I5(data_o[19]),
        .O(\sumresh_r_nxt[-1111111104]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_14 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_15 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_16 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_17 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111105]__4_i_1 
       (.I0(\rdptr_r_reg[7]_15 ),
        .I1(data_o03_out[6]),
        .I2(\sumresh_r_nxt[-1111111105]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111105]__4_0 ),
        .O(data_o[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresh_r_nxt[-1111111105]_i_1 
       (.I0(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .I1(data_o[20]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__4_i_1 
       (.I0(\rdptr_r_reg[7]_14 ),
        .I1(data_o03_out[5]),
        .I2(\sumresh_r_nxt[-1111111106]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111106]__4_0 ),
        .O(data_o[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresh_r_nxt[-1111111106]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[17]),
        .I3(data_o[16]),
        .I4(data_o[18]),
        .I5(data_o[19]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111107]__4_i_1 
       (.I0(\rdptr_r_reg[7]_13 ),
        .I1(data_o03_out[4]),
        .I2(\sumresh_r_nxt[-1111111107]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111107]__4_0 ),
        .O(data_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresh_r_nxt[-1111111107]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .I3(data_o[17]),
        .I4(data_o[18]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111108]__4_i_1 
       (.I0(\rdptr_r_reg[7]_12 ),
        .I1(data_o03_out[3]),
        .I2(\sumresh_r_nxt[-1111111108]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111108]__4_0 ),
        .O(data_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresh_r_nxt[-1111111108]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .I3(data_o[17]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111109]__4_i_1 
       (.I0(\rdptr_r_reg[7]_11 ),
        .I1(data_o03_out[2]),
        .I2(\sumresh_r_nxt[-1111111109]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111109]__4_0 ),
        .O(data_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresh_r_nxt[-1111111109]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111110]__4_i_1 
       (.I0(\rdptr_r_reg[7]_10 ),
        .I1(data_o03_out[1]),
        .I2(\sumresh_r_nxt[-1111111110]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111110]__4_0 ),
        .O(data_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111110]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .O(D[0]));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_10 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_23_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_11 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_24_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_25_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_4 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111111]__4_i_1 
       (.I0(\rdptr_r_reg[7]_9 ),
        .I1(data_o03_out[0]),
        .I2(\sumresh_r_nxt[-1111111111]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111111]__4_0 ),
        .O(data_o[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111104]_i_1 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(data_o0[7]),
        .I2(\sumresv_r_reg[-1111111104] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111104]_0 ),
        .O(data_o[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_14 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_15 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_16 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_17 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111105]_i_1 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(data_o0[6]),
        .I2(\sumresv_r_reg[-1111111105] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111105]_0 ),
        .O(data_o[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_14 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_15 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_16 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_17 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111106]_i_1 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(data_o0[5]),
        .I2(\sumresv_r_reg[-1111111106] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111106]_0 ),
        .O(data_o[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111107]_i_1 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(data_o0[4]),
        .I2(\sumresv_r_reg[-1111111107] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111107]_0 ),
        .O(data_o[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111108]_i_1 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(data_o0[3]),
        .I2(\sumresv_r_reg[-1111111108] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111108]_0 ),
        .O(data_o[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111109]_i_1 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(data_o0[2]),
        .I2(\sumresv_r_reg[-1111111109] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111109]_0 ),
        .O(data_o[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111110]_i_1 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(data_o0[1]),
        .I2(\sumresv_r_reg[-1111111110] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111110]_0 ),
        .O(\nr_rdline_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111111]_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(data_o0[0]),
        .I2(\sumresv_r_reg[-1111111111] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111111]_0 ),
        .O(\nr_rdline_r_reg[1] ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_2 
       (.I0(\sumresv_r_reg[-1111111104]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_6 
       (.I0(\sumresv_r[-1111111104]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_7 
       (.I0(\sumresv_r[-1111111104]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_2 
       (.I0(\sumresv_r_reg[-1111111105]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_6 
       (.I0(\sumresv_r[-1111111105]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_7 
       (.I0(\sumresv_r[-1111111105]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_2 
       (.I0(\sumresv_r_reg[-1111111106]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_6 
       (.I0(\sumresv_r[-1111111106]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_7 
       (.I0(\sumresv_r[-1111111106]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_2 
       (.I0(\sumresv_r_reg[-1111111107]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_6 
       (.I0(\sumresv_r[-1111111107]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_7 
       (.I0(\sumresv_r[-1111111107]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_2 
       (.I0(\sumresv_r_reg[-1111111108]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_6 
       (.I0(\sumresv_r[-1111111108]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_7 
       (.I0(\sumresv_r[-1111111108]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_2 
       (.I0(\sumresv_r_reg[-1111111109]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_6 
       (.I0(\sumresv_r[-1111111109]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_7 
       (.I0(\sumresv_r[-1111111109]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_2 
       (.I0(\sumresv_r_reg[-1111111110]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_6 
       (.I0(\sumresv_r[-1111111110]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_7 
       (.I0(\sumresv_r[-1111111110]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__1_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__1_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__1_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__1
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__1
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__1
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__1 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__1 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__1 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__1_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__1 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__1_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__1_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__1_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wrptr_r[9]_i_1__0 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[1]),
        .I2(nr_wrline_r[0]),
        .O(\wrptr_r[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__1_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__1_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__1_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__1_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__1_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__1_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__1_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__1_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__1_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__1_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_1
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    data_o,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    \rdptr_r_reg[0]_rep_1 ,
    nr_rdline_r,
    \multiresh_r_reg[5][1] ,
    data_o0,
    \multiresh_r_reg[5][1]_0 ,
    \multiresh_r_reg[5][6] ,
    \multiresh_r_reg[5][6]_0 ,
    \multiresh_r_reg[5][6]_1 ,
    \multiresh_r_reg[5][6]_2 ,
    \multiresh_r_reg[5][6]_3 ,
    \multiresh_r_reg[5][6]_4 ,
    \multiresh_r_reg[5][6]_5 ,
    \multiresh_r_reg[5][6]_6 ,
    \multiresh_r_reg[5][6]_7 ,
    \multiresh_r_reg[5][6]_8 ,
    \multiresh_r_reg[5][7] ,
    \multiresh_r_reg[5][7]_0 ,
    \multiresh_r_reg[5][8] ,
    \multiresh_r_reg[5][8]_0 ,
    \multiresh_r_reg[3][1] ,
    data_o03_out,
    \multiresh_r_reg[3][1]_0 ,
    \multiresh_r_reg[3][2] ,
    \multiresh_r_reg[3][2]_0 ,
    \multiresh_r_reg[3][3] ,
    \multiresh_r_reg[3][3]_0 ,
    \multiresh_r_reg[3][4] ,
    \multiresh_r_reg[3][4]_0 ,
    \multiresh_r_reg[3][5] ,
    \multiresh_r_reg[3][5]_0 ,
    \multiresh_r_reg[3][6] ,
    \multiresh_r_reg[3][6]_0 ,
    \multiresh_r_reg[3][7] ,
    \multiresh_r_reg[3][7]_0 ,
    \multiresh_r_reg[3][8] ,
    \multiresh_r_reg[3][8]_0 ,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_29_0 ,
    \multiresv_r[1][3]_i_42_0 ,
    \multiresv_r[1][3]_i_42_1 ,
    \multiresv_r[1][3]_i_42_2 ,
    \multiresv_r[1][6]_i_42_0 ,
    \multiresv_r[1][6]_i_42_1 ,
    \multiresv_r[1][6]_i_42_2 ,
    \multiresv_r[1][8]_i_18_0 ,
    \multiresv_r[1][8]_i_18_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [7:0]\nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output [7:0]data_o;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input \rdptr_r_reg[0]_rep_1 ;
  input [1:0]nr_rdline_r;
  input \multiresh_r_reg[5][1] ;
  input [7:0]data_o0;
  input \multiresh_r_reg[5][1]_0 ;
  input \multiresh_r_reg[5][6] ;
  input \multiresh_r_reg[5][6]_0 ;
  input \multiresh_r_reg[5][6]_1 ;
  input \multiresh_r_reg[5][6]_2 ;
  input \multiresh_r_reg[5][6]_3 ;
  input \multiresh_r_reg[5][6]_4 ;
  input \multiresh_r_reg[5][6]_5 ;
  input \multiresh_r_reg[5][6]_6 ;
  input \multiresh_r_reg[5][6]_7 ;
  input \multiresh_r_reg[5][6]_8 ;
  input \multiresh_r_reg[5][7] ;
  input \multiresh_r_reg[5][7]_0 ;
  input \multiresh_r_reg[5][8] ;
  input \multiresh_r_reg[5][8]_0 ;
  input \multiresh_r_reg[3][1] ;
  input [7:0]data_o03_out;
  input \multiresh_r_reg[3][1]_0 ;
  input \multiresh_r_reg[3][2] ;
  input \multiresh_r_reg[3][2]_0 ;
  input \multiresh_r_reg[3][3] ;
  input \multiresh_r_reg[3][3]_0 ;
  input \multiresh_r_reg[3][4] ;
  input \multiresh_r_reg[3][4]_0 ;
  input \multiresh_r_reg[3][5] ;
  input \multiresh_r_reg[3][5]_0 ;
  input \multiresh_r_reg[3][6] ;
  input \multiresh_r_reg[3][6]_0 ;
  input \multiresh_r_reg[3][7] ;
  input \multiresh_r_reg[3][7]_0 ;
  input \multiresh_r_reg[3][8] ;
  input \multiresh_r_reg[3][8]_0 ;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_29_0 ;
  input \multiresv_r[1][3]_i_42_0 ;
  input \multiresv_r[1][3]_i_42_1 ;
  input \multiresv_r[1][3]_i_42_2 ;
  input \multiresv_r[1][6]_i_42_0 ;
  input \multiresv_r[1][6]_i_42_1 ;
  input \multiresv_r[1][6]_i_42_2 ;
  input \multiresv_r[1][8]_i_18_0 ;
  input \multiresv_r[1][8]_i_18_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [7:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o03_out;
  wire [47:41]data_o__0;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_14_n_0 ;
  wire \multiresh_r[3][1]_i_15_n_0 ;
  wire \multiresh_r[3][1]_i_16_n_0 ;
  wire \multiresh_r[3][1]_i_17_n_0 ;
  wire \multiresh_r[3][1]_i_18_n_0 ;
  wire \multiresh_r[3][1]_i_19_n_0 ;
  wire \multiresh_r[3][1]_i_20_n_0 ;
  wire \multiresh_r[3][1]_i_21_n_0 ;
  wire \multiresh_r[3][1]_i_6_n_0 ;
  wire \multiresh_r[3][1]_i_7_n_0 ;
  wire \multiresh_r[5][9]_i_4_n_0 ;
  wire \multiresh_r_reg[3][1] ;
  wire \multiresh_r_reg[3][1]_0 ;
  wire \multiresh_r_reg[3][2] ;
  wire \multiresh_r_reg[3][2]_0 ;
  wire \multiresh_r_reg[3][3] ;
  wire \multiresh_r_reg[3][3]_0 ;
  wire \multiresh_r_reg[3][4] ;
  wire \multiresh_r_reg[3][4]_0 ;
  wire \multiresh_r_reg[3][5] ;
  wire \multiresh_r_reg[3][5]_0 ;
  wire \multiresh_r_reg[3][6] ;
  wire \multiresh_r_reg[3][6]_0 ;
  wire \multiresh_r_reg[3][7] ;
  wire \multiresh_r_reg[3][7]_0 ;
  wire \multiresh_r_reg[3][8] ;
  wire \multiresh_r_reg[3][8]_0 ;
  wire \multiresh_r_reg[5][1] ;
  wire \multiresh_r_reg[5][1]_0 ;
  wire \multiresh_r_reg[5][6] ;
  wire \multiresh_r_reg[5][6]_0 ;
  wire \multiresh_r_reg[5][6]_1 ;
  wire \multiresh_r_reg[5][6]_2 ;
  wire \multiresh_r_reg[5][6]_3 ;
  wire \multiresh_r_reg[5][6]_4 ;
  wire \multiresh_r_reg[5][6]_5 ;
  wire \multiresh_r_reg[5][6]_6 ;
  wire \multiresh_r_reg[5][6]_7 ;
  wire \multiresh_r_reg[5][6]_8 ;
  wire \multiresh_r_reg[5][7] ;
  wire \multiresh_r_reg[5][7]_0 ;
  wire \multiresh_r_reg[5][8] ;
  wire \multiresh_r_reg[5][8]_0 ;
  wire \multiresv_r[1][2]_i_12_n_0 ;
  wire \multiresv_r[1][2]_i_13_n_0 ;
  wire \multiresv_r[1][2]_i_38_n_0 ;
  wire \multiresv_r[1][2]_i_39_n_0 ;
  wire \multiresv_r[1][2]_i_40_n_0 ;
  wire \multiresv_r[1][2]_i_41_n_0 ;
  wire \multiresv_r[1][2]_i_42_n_0 ;
  wire \multiresv_r[1][2]_i_43_n_0 ;
  wire \multiresv_r[1][2]_i_44_n_0 ;
  wire \multiresv_r[1][2]_i_45_n_0 ;
  wire \multiresv_r[1][3]_i_12_n_0 ;
  wire \multiresv_r[1][3]_i_13_n_0 ;
  wire \multiresv_r[1][3]_i_38_n_0 ;
  wire \multiresv_r[1][3]_i_39_n_0 ;
  wire \multiresv_r[1][3]_i_40_n_0 ;
  wire \multiresv_r[1][3]_i_41_n_0 ;
  wire \multiresv_r[1][3]_i_42_0 ;
  wire \multiresv_r[1][3]_i_42_1 ;
  wire \multiresv_r[1][3]_i_42_2 ;
  wire \multiresv_r[1][3]_i_42_n_0 ;
  wire \multiresv_r[1][3]_i_43_n_0 ;
  wire \multiresv_r[1][3]_i_44_n_0 ;
  wire \multiresv_r[1][3]_i_45_n_0 ;
  wire \multiresv_r[1][4]_i_12_n_0 ;
  wire \multiresv_r[1][4]_i_13_n_0 ;
  wire \multiresv_r[1][4]_i_38_n_0 ;
  wire \multiresv_r[1][4]_i_39_n_0 ;
  wire \multiresv_r[1][4]_i_40_n_0 ;
  wire \multiresv_r[1][4]_i_41_n_0 ;
  wire \multiresv_r[1][4]_i_42_n_0 ;
  wire \multiresv_r[1][4]_i_43_n_0 ;
  wire \multiresv_r[1][4]_i_44_n_0 ;
  wire \multiresv_r[1][4]_i_45_n_0 ;
  wire \multiresv_r[1][5]_i_12_n_0 ;
  wire \multiresv_r[1][5]_i_13_n_0 ;
  wire \multiresv_r[1][5]_i_38_n_0 ;
  wire \multiresv_r[1][5]_i_39_n_0 ;
  wire \multiresv_r[1][5]_i_40_n_0 ;
  wire \multiresv_r[1][5]_i_41_n_0 ;
  wire \multiresv_r[1][5]_i_42_n_0 ;
  wire \multiresv_r[1][5]_i_43_n_0 ;
  wire \multiresv_r[1][5]_i_44_n_0 ;
  wire \multiresv_r[1][5]_i_45_n_0 ;
  wire \multiresv_r[1][6]_i_12_n_0 ;
  wire \multiresv_r[1][6]_i_13_n_0 ;
  wire \multiresv_r[1][6]_i_38_n_0 ;
  wire \multiresv_r[1][6]_i_39_n_0 ;
  wire \multiresv_r[1][6]_i_40_n_0 ;
  wire \multiresv_r[1][6]_i_41_n_0 ;
  wire \multiresv_r[1][6]_i_42_0 ;
  wire \multiresv_r[1][6]_i_42_1 ;
  wire \multiresv_r[1][6]_i_42_2 ;
  wire \multiresv_r[1][6]_i_42_n_0 ;
  wire \multiresv_r[1][6]_i_43_n_0 ;
  wire \multiresv_r[1][6]_i_44_n_0 ;
  wire \multiresv_r[1][6]_i_45_n_0 ;
  wire \multiresv_r[1][7]_i_18_n_0 ;
  wire \multiresv_r[1][7]_i_19_n_0 ;
  wire \multiresv_r[1][7]_i_20_n_0 ;
  wire \multiresv_r[1][7]_i_21_n_0 ;
  wire \multiresv_r[1][8]_i_18_0 ;
  wire \multiresv_r[1][8]_i_18_1 ;
  wire \multiresv_r[1][8]_i_18_n_0 ;
  wire \multiresv_r[1][8]_i_19_n_0 ;
  wire \multiresv_r[1][8]_i_20_n_0 ;
  wire \multiresv_r[1][8]_i_21_n_0 ;
  wire \multiresv_r[7][1]_i_22_n_0 ;
  wire \multiresv_r[7][1]_i_23_n_0 ;
  wire \multiresv_r[7][1]_i_24_n_0 ;
  wire \multiresv_r[7][1]_i_25_n_0 ;
  wire \multiresv_r[7][1]_i_26_n_0 ;
  wire \multiresv_r[7][1]_i_27_n_0 ;
  wire \multiresv_r[7][1]_i_28_n_0 ;
  wire \multiresv_r[7][1]_i_29_n_0 ;
  wire \multiresv_r[7][1]_i_8_n_0 ;
  wire \multiresv_r[7][1]_i_9_n_0 ;
  wire [1:0]nr_rdline_r;
  wire [7:0]\nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire [1:0]nr_wrline_r;
  wire [9:1]p_2_in;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__1_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__1_n_0;
  wire rdptr_r1_carry_i_6__1_n_0;
  wire rdptr_r1_carry_i_8__1_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__2_n_0 ;
  wire \rdptr_r[0]_i_2__2_n_0 ;
  wire \rdptr_r[0]_rep_i_1_n_0 ;
  wire \rdptr_r[1]_i_1__2_n_0 ;
  wire \rdptr_r[2]_i_1__2_n_0 ;
  wire \rdptr_r[3]_i_1__2_n_0 ;
  wire \rdptr_r[4]_i_1__2_n_0 ;
  wire \rdptr_r[5]_i_1__2_n_0 ;
  wire \rdptr_r[6]_i_1__2_n_0 ;
  wire \rdptr_r[6]_i_2__2_n_0 ;
  wire \rdptr_r[7]_i_1__2_n_0 ;
  wire \rdptr_r[7]_i_2__2_n_0 ;
  wire \rdptr_r[8]_i_1__2_n_0 ;
  wire \rdptr_r[8]_i_2__2_n_0 ;
  wire \rdptr_r[8]_i_3__2_n_0 ;
  wire \rdptr_r[9]_i_1__2_n_0 ;
  wire \rdptr_r[9]_i_2__2_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_9_n_0 ;
  wire \sumresv_r[-1111111104]_i_26_n_0 ;
  wire \sumresv_r[-1111111104]_i_27_n_0 ;
  wire \sumresv_r[-1111111104]_i_28_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_29_0 ;
  wire \sumresv_r[-1111111104]_i_29_n_0 ;
  wire \sumresv_r[-1111111105]_i_26_n_0 ;
  wire \sumresv_r[-1111111105]_i_27_n_0 ;
  wire \sumresv_r[-1111111105]_i_28_n_0 ;
  wire \sumresv_r[-1111111105]_i_29_n_0 ;
  wire \sumresv_r[-1111111106]_i_26_n_0 ;
  wire \sumresv_r[-1111111106]_i_27_n_0 ;
  wire \sumresv_r[-1111111106]_i_28_n_0 ;
  wire \sumresv_r[-1111111106]_i_29_n_0 ;
  wire \sumresv_r[-1111111107]_i_26_n_0 ;
  wire \sumresv_r[-1111111107]_i_27_n_0 ;
  wire \sumresv_r[-1111111107]_i_28_n_0 ;
  wire \sumresv_r[-1111111107]_i_29_n_0 ;
  wire \sumresv_r[-1111111108]_i_26_n_0 ;
  wire \sumresv_r[-1111111108]_i_27_n_0 ;
  wire \sumresv_r[-1111111108]_i_28_n_0 ;
  wire \sumresv_r[-1111111108]_i_29_n_0 ;
  wire \sumresv_r[-1111111109]_i_26_n_0 ;
  wire \sumresv_r[-1111111109]_i_27_n_0 ;
  wire \sumresv_r[-1111111109]_i_28_n_0 ;
  wire \sumresv_r[-1111111109]_i_29_n_0 ;
  wire \sumresv_r[-1111111110]_i_26_n_0 ;
  wire \sumresv_r[-1111111110]_i_27_n_0 ;
  wire \sumresv_r[-1111111110]_i_28_n_0 ;
  wire \sumresv_r[-1111111110]_i_29_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_13_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__2_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__2_n_0;
  wire wrptr_r1_carry_i_6__2_n_0;
  wire wrptr_r1_carry_i_8__2_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__2_n_0 ;
  wire \wrptr_r[1]_i_1__2_n_0 ;
  wire \wrptr_r[2]_i_1__2_n_0 ;
  wire \wrptr_r[3]_i_1__2_n_0 ;
  wire \wrptr_r[4]_i_1__2_n_0 ;
  wire \wrptr_r[5]_i_1__2_n_0 ;
  wire \wrptr_r[5]_i_2__2_n_0 ;
  wire \wrptr_r[6]_i_1__2_n_0 ;
  wire \wrptr_r[7]_i_1__2_n_0 ;
  wire \wrptr_r[8]_i_1__2_n_0 ;
  wire \wrptr_r[9]_i_1__1_n_0 ;
  wire \wrptr_r[9]_i_2__2_n_0 ;
  wire \wrptr_r[9]_i_3__2_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__2
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__2
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__2
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__2
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__2
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__2
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__2
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__2
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__2
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__2
       (.I0(rdptr_r_reg__0),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(\multiresh_r_reg[3][1] ),
        .I2(data_o03_out[0]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][1]_0 ),
        .O(data_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_6 
       (.I0(\multiresh_r[3][1]_i_14_n_0 ),
        .I1(\multiresh_r[3][1]_i_15_n_0 ),
        .I2(p_2_in[8]),
        .I3(\multiresh_r[3][1]_i_16_n_0 ),
        .I4(p_2_in[7]),
        .I5(\multiresh_r[3][1]_i_17_n_0 ),
        .O(\multiresh_r[3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_7 
       (.I0(\multiresh_r[3][1]_i_18_n_0 ),
        .I1(\multiresh_r[3][1]_i_19_n_0 ),
        .I2(p_2_in[8]),
        .I3(\multiresh_r[3][1]_i_20_n_0 ),
        .I4(p_2_in[7]),
        .I5(\multiresh_r[3][1]_i_21_n_0 ),
        .O(\multiresh_r[3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][2]_i_1 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(\multiresh_r_reg[3][2] ),
        .I2(data_o03_out[1]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][2]_0 ),
        .O(data_o[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][3]_i_1 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(\multiresh_r_reg[3][3] ),
        .I2(data_o03_out[2]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][3]_0 ),
        .O(data_o[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][4]_i_1 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(\multiresh_r_reg[3][4] ),
        .I2(data_o03_out[3]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][4]_0 ),
        .O(data_o[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][5]_i_1 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(\multiresh_r_reg[3][5] ),
        .I2(data_o03_out[4]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][5]_0 ),
        .O(data_o[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][6]_i_1 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(\multiresh_r_reg[3][6] ),
        .I2(data_o03_out[5]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][6]_0 ),
        .O(data_o[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][7]_i_1 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(\multiresh_r_reg[3][7] ),
        .I2(data_o03_out[6]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][7]_0 ),
        .O(data_o[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][8]_i_1 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(\multiresh_r_reg[3][8] ),
        .I2(data_o03_out[7]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][8]_0 ),
        .O(data_o[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][1]_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(\multiresh_r_reg[5][1] ),
        .I2(data_o0[0]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][1]_0 ),
        .O(\nr_rdline_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \multiresh_r[5][2]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .O(\nr_rdline_r_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \multiresh_r[5][3]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .O(\nr_rdline_r_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \multiresh_r[5][4]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .I3(data_o__0[43]),
        .O(\nr_rdline_r_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \multiresh_r[5][5]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .I3(data_o__0[43]),
        .I4(data_o__0[44]),
        .O(\nr_rdline_r_reg[1] [3]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \multiresh_r[5][6]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[43]),
        .I3(data_o__0[42]),
        .I4(data_o__0[44]),
        .I5(data_o__0[45]),
        .O(\nr_rdline_r_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_2 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(\multiresh_r_reg[5][6] ),
        .I2(data_o0[1]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_0 ),
        .O(data_o__0[41]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_3 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(\multiresh_r_reg[5][6]_3 ),
        .I2(data_o0[3]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_4 ),
        .O(data_o__0[43]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_4 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(\multiresh_r_reg[5][6]_1 ),
        .I2(data_o0[2]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_2 ),
        .O(data_o__0[42]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_5 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(\multiresh_r_reg[5][6]_5 ),
        .I2(data_o0[4]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_6 ),
        .O(data_o__0[44]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_6 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(\multiresh_r_reg[5][6]_7 ),
        .I2(data_o0[5]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_8 ),
        .O(data_o__0[45]));
  LUT2 #(
    .INIT(4'h9)) 
    \multiresh_r[5][7]_i_1 
       (.I0(\multiresh_r[5][9]_i_4_n_0 ),
        .I1(data_o__0[46]),
        .O(\nr_rdline_r_reg[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \multiresh_r[5][8]_i_1 
       (.I0(data_o__0[46]),
        .I1(\multiresh_r[5][9]_i_4_n_0 ),
        .I2(data_o__0[47]),
        .O(\nr_rdline_r_reg[1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \multiresh_r[5][9]_i_1 
       (.I0(data_o__0[47]),
        .I1(data_o__0[46]),
        .I2(\multiresh_r[5][9]_i_4_n_0 ),
        .O(\nr_rdline_r_reg[1] [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][9]_i_2 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(\multiresh_r_reg[5][8] ),
        .I2(data_o0[7]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][8]_0 ),
        .O(data_o__0[47]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][9]_i_3 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(\multiresh_r_reg[5][7] ),
        .I2(data_o0[6]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][7]_0 ),
        .O(data_o__0[46]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \multiresh_r[5][9]_i_4 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[44]),
        .I3(data_o__0[42]),
        .I4(data_o__0[43]),
        .I5(data_o__0[45]),
        .O(\multiresh_r[5][9]_i_4_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_2 
       (.I0(\multiresh_r[3][1]_i_6_n_0 ),
        .I1(\multiresh_r[3][1]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_12 
       (.I0(\multiresv_r[1][2]_i_38_n_0 ),
        .I1(\multiresv_r[1][2]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][2]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][2]_i_41_n_0 ),
        .O(\multiresv_r[1][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_13 
       (.I0(\multiresv_r[1][2]_i_42_n_0 ),
        .I1(\multiresv_r[1][2]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][2]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][2]_i_45_n_0 ),
        .O(\multiresv_r[1][2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_12 
       (.I0(\multiresv_r[1][3]_i_38_n_0 ),
        .I1(\multiresv_r[1][3]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][3]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][3]_i_41_n_0 ),
        .O(\multiresv_r[1][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_13 
       (.I0(\multiresv_r[1][3]_i_42_n_0 ),
        .I1(\multiresv_r[1][3]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][3]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][3]_i_45_n_0 ),
        .O(\multiresv_r[1][3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_12 
       (.I0(\multiresv_r[1][4]_i_38_n_0 ),
        .I1(\multiresv_r[1][4]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][4]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][4]_i_41_n_0 ),
        .O(\multiresv_r[1][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_13 
       (.I0(\multiresv_r[1][4]_i_42_n_0 ),
        .I1(\multiresv_r[1][4]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][4]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][4]_i_45_n_0 ),
        .O(\multiresv_r[1][4]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_12 
       (.I0(\multiresv_r[1][5]_i_38_n_0 ),
        .I1(\multiresv_r[1][5]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][5]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][5]_i_41_n_0 ),
        .O(\multiresv_r[1][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_13 
       (.I0(\multiresv_r[1][5]_i_42_n_0 ),
        .I1(\multiresv_r[1][5]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][5]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][5]_i_45_n_0 ),
        .O(\multiresv_r[1][5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_12 
       (.I0(\multiresv_r[1][6]_i_38_n_0 ),
        .I1(\multiresv_r[1][6]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][6]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][6]_i_41_n_0 ),
        .O(\multiresv_r[1][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_13 
       (.I0(\multiresv_r[1][6]_i_42_n_0 ),
        .I1(\multiresv_r[1][6]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][6]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][6]_i_45_n_0 ),
        .O(\multiresv_r[1][6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_18 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_19 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_20 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_21 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_5 
       (.I0(\multiresv_r[1][7]_i_18_n_0 ),
        .I1(\multiresv_r[1][7]_i_19_n_0 ),
        .I2(\rdptr_r[9]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][7]_i_20_n_0 ),
        .I4(\rdptr_r[8]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][7]_i_21_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_18 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_19 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_20 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_21 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_5 
       (.I0(\multiresv_r[1][8]_i_18_n_0 ),
        .I1(\multiresv_r[1][8]_i_19_n_0 ),
        .I2(\rdptr_r[9]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][8]_i_20_n_0 ),
        .I4(\rdptr_r[8]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][8]_i_21_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_8 
       (.I0(\multiresv_r[7][1]_i_22_n_0 ),
        .I1(\multiresv_r[7][1]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[7][1]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[7][1]_i_25_n_0 ),
        .O(\multiresv_r[7][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_9 
       (.I0(\multiresv_r[7][1]_i_26_n_0 ),
        .I1(\multiresv_r[7][1]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[7][1]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[7][1]_i_29_n_0 ),
        .O(\multiresv_r[7][1]_i_9_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_5 
       (.I0(\multiresv_r[1][2]_i_12_n_0 ),
        .I1(\multiresv_r[1][2]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_5 
       (.I0(\multiresv_r[1][3]_i_12_n_0 ),
        .I1(\multiresv_r[1][3]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_5 
       (.I0(\multiresv_r[1][4]_i_12_n_0 ),
        .I1(\multiresv_r[1][4]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_5 
       (.I0(\multiresv_r[1][5]_i_12_n_0 ),
        .I1(\multiresv_r[1][5]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_5 
       (.I0(\multiresv_r[1][6]_i_12_n_0 ),
        .I1(\multiresv_r[1][6]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_3 
       (.I0(\multiresv_r[7][1]_i_8_n_0 ),
        .I1(\multiresv_r[7][1]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__1_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__1_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__1_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__1
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__1
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \rdptr_r[0]_i_1__2 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[1]),
        .I2(nr_rdline_r[0]),
        .O(\rdptr_r[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__2 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__2 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__2 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__2 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__2 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__2_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__2 
       (.I0(\rdptr_r[6]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__2 
       (.I0(\rdptr_r[8]_i_3__2_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__2 
       (.I0(\rdptr_r[7]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__2 
       (.I0(\rdptr_r[8]_i_3__2_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__2 
       (.I0(\rdptr_r[8]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__2 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__2 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__2 
       (.I0(\rdptr_r[9]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__2 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__2_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__2_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__2_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_12 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_13 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_14 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_15 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_16 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_17 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_13_n_0 ),
        .I2(p_2_in[9]),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_15_n_0 ),
        .I4(p_2_in[8]),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_33 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_34 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_35 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_10 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_11 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_12 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_13 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_11_n_0 ),
        .I2(p_2_in[9]),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_12_n_0 ),
        .I4(p_2_in[8]),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_21_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_3 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_9_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_8 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_19_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_9 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_20_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_26 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_27 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_28 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_29 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_26 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_27 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_28 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_29 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_29_n_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_12 
       (.I0(\sumresv_r[-1111111104]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_13 
       (.I0(\sumresv_r[-1111111104]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_5 
       (.I0(\sumresv_r_reg[-1111111104]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_12 
       (.I0(\sumresv_r[-1111111105]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_13 
       (.I0(\sumresv_r[-1111111105]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_5 
       (.I0(\sumresv_r_reg[-1111111105]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_12 
       (.I0(\sumresv_r[-1111111106]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_13 
       (.I0(\sumresv_r[-1111111106]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_5 
       (.I0(\sumresv_r_reg[-1111111106]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_12 
       (.I0(\sumresv_r[-1111111107]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_13 
       (.I0(\sumresv_r[-1111111107]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_5 
       (.I0(\sumresv_r_reg[-1111111107]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_12 
       (.I0(\sumresv_r[-1111111108]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_13 
       (.I0(\sumresv_r[-1111111108]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_5 
       (.I0(\sumresv_r_reg[-1111111108]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_12 
       (.I0(\sumresv_r[-1111111109]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_13 
       (.I0(\sumresv_r[-1111111109]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_5 
       (.I0(\sumresv_r_reg[-1111111109]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_12 
       (.I0(\sumresv_r[-1111111110]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_13 
       (.I0(\sumresv_r[-1111111110]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_5 
       (.I0(\sumresv_r_reg[-1111111110]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__2_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__2_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__2
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__2
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__2
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__2
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__2 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__2 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__2 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__2 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__2_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__2_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wrptr_r[9]_i_1__1 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__2_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__2_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__2_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__2_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__2_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__2_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__2_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__2_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__2_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__2_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__2_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__2_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_2
   (rst_i,
    \rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    \nr_rdline_r_reg[1]_1 ,
    \nr_rdline_r_reg[1]_2 ,
    \nr_rdline_r_reg[1]_3 ,
    \nr_rdline_r_reg[1]_4 ,
    \nr_rdline_r_reg[1]_5 ,
    \nr_rdline_r_reg[1]_6 ,
    data_o,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    \sumresh_r_nxt[-1111111111]__2 ,
    \sumresh_r_nxt[-1111111111]__2_0 ,
    nr_rdline_r,
    data_o0,
    \sumresh_r_nxt[-1111111106]__2 ,
    \sumresh_r_nxt[-1111111106]__2_0 ,
    \sumresh_r_nxt[-1111111106]__2_1 ,
    \sumresh_r_nxt[-1111111106]__2_2 ,
    \sumresh_r_nxt[-1111111106]__2_3 ,
    \sumresh_r_nxt[-1111111106]__2_4 ,
    \sumresh_r_nxt[-1111111106]__2_5 ,
    \sumresh_r_nxt[-1111111106]__2_6 ,
    \sumresh_r_nxt[-1111111106]__2_7 ,
    \sumresh_r_nxt[-1111111106]__2_8 ,
    \sumresh_r_nxt[-1111111105]__2 ,
    \sumresh_r_nxt[-1111111105]__2_0 ,
    \sumresh_r_nxt[-1111111104]__2 ,
    \sumresh_r_nxt[-1111111104]__2_0 ,
    \multiresv_r_reg[7][1] ,
    \multiresv_r_reg[7][1]_0 ,
    data_o01_out,
    \multiresv_r_reg[7][4] ,
    \multiresv_r_reg[7][4]_0 ,
    \multiresv_r_reg[7][4]_1 ,
    \multiresv_r_reg[7][4]_2 ,
    \multiresv_r_reg[7][4]_3 ,
    \multiresv_r_reg[7][4]_4 ,
    \multiresv_r_reg[7][5] ,
    \multiresv_r_reg[7][5]_0 ,
    \multiresv_r_reg[7][6] ,
    \multiresv_r_reg[7][6]_0 ,
    \multiresv_r_reg[7][7] ,
    \multiresv_r_reg[7][7]_0 ,
    \multiresv_r_reg[7][8] ,
    \multiresv_r_reg[7][8]_0 ,
    \sumresv_r_nxt[-1111111111] ,
    \sumresv_r_nxt[-1111111111]_0 ,
    data_o03_out,
    \sumresh_r_nxt[-1111111110]__1 ,
    \sumresh_r_nxt[-1111111110]__1_0 ,
    \sumresh_r_nxt[-1111111109]__1 ,
    \sumresh_r_nxt[-1111111109]__1_0 ,
    \sumresh_r_nxt[-1111111108]__1 ,
    \sumresh_r_nxt[-1111111108]__1_0 ,
    \sumresh_r_nxt[-1111111107]__1 ,
    \sumresh_r_nxt[-1111111107]__1_0 ,
    \sumresh_r_nxt[-1111111106]__1 ,
    \sumresh_r_nxt[-1111111106]__1_0 ,
    \sumresh_r_nxt[-1111111105]__1 ,
    \sumresh_r_nxt[-1111111105]__1_0 ,
    \sumresh_r_nxt[-1111111104]__1 ,
    \sumresh_r_nxt[-1111111104]__1_0 ,
    rst_n_i,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    graydata_valid,
    nr_wrline_r,
    \rdptr_r_reg[0]_rep_1 ,
    \sumresv_r[-1111111104]_i_25_0 ,
    \multiresv_r[1][3]_i_34_0 ,
    \multiresv_r[1][3]_i_34_1 ,
    \multiresv_r[1][3]_i_34_2 ,
    \multiresv_r[1][6]_i_34_0 ,
    \multiresv_r[1][6]_i_34_1 ,
    \multiresv_r[1][6]_i_34_2 ,
    \multiresv_r[1][8]_i_14_0 ,
    \multiresv_r[1][8]_i_14_1 ,
    graydata_o);
  output rst_i;
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [6:0]\nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output \nr_rdline_r_reg[1]_1 ;
  output [7:0]\nr_rdline_r_reg[1]_2 ;
  output \nr_rdline_r_reg[1]_3 ;
  output [7:0]\nr_rdline_r_reg[1]_4 ;
  output \nr_rdline_r_reg[1]_5 ;
  output \nr_rdline_r_reg[1]_6 ;
  output [5:0]data_o;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input \sumresh_r_nxt[-1111111111]__2 ;
  input \sumresh_r_nxt[-1111111111]__2_0 ;
  input [1:0]nr_rdline_r;
  input [7:0]data_o0;
  input \sumresh_r_nxt[-1111111106]__2 ;
  input \sumresh_r_nxt[-1111111106]__2_0 ;
  input \sumresh_r_nxt[-1111111106]__2_1 ;
  input \sumresh_r_nxt[-1111111106]__2_2 ;
  input \sumresh_r_nxt[-1111111106]__2_3 ;
  input \sumresh_r_nxt[-1111111106]__2_4 ;
  input \sumresh_r_nxt[-1111111106]__2_5 ;
  input \sumresh_r_nxt[-1111111106]__2_6 ;
  input \sumresh_r_nxt[-1111111106]__2_7 ;
  input \sumresh_r_nxt[-1111111106]__2_8 ;
  input \sumresh_r_nxt[-1111111105]__2 ;
  input \sumresh_r_nxt[-1111111105]__2_0 ;
  input \sumresh_r_nxt[-1111111104]__2 ;
  input \sumresh_r_nxt[-1111111104]__2_0 ;
  input \multiresv_r_reg[7][1] ;
  input \multiresv_r_reg[7][1]_0 ;
  input [7:0]data_o01_out;
  input \multiresv_r_reg[7][4] ;
  input \multiresv_r_reg[7][4]_0 ;
  input \multiresv_r_reg[7][4]_1 ;
  input \multiresv_r_reg[7][4]_2 ;
  input \multiresv_r_reg[7][4]_3 ;
  input \multiresv_r_reg[7][4]_4 ;
  input \multiresv_r_reg[7][5] ;
  input \multiresv_r_reg[7][5]_0 ;
  input \multiresv_r_reg[7][6] ;
  input \multiresv_r_reg[7][6]_0 ;
  input \multiresv_r_reg[7][7] ;
  input \multiresv_r_reg[7][7]_0 ;
  input \multiresv_r_reg[7][8] ;
  input \multiresv_r_reg[7][8]_0 ;
  input \sumresv_r_nxt[-1111111111] ;
  input \sumresv_r_nxt[-1111111111]_0 ;
  input [7:0]data_o03_out;
  input \sumresh_r_nxt[-1111111110]__1 ;
  input \sumresh_r_nxt[-1111111110]__1_0 ;
  input \sumresh_r_nxt[-1111111109]__1 ;
  input \sumresh_r_nxt[-1111111109]__1_0 ;
  input \sumresh_r_nxt[-1111111108]__1 ;
  input \sumresh_r_nxt[-1111111108]__1_0 ;
  input \sumresh_r_nxt[-1111111107]__1 ;
  input \sumresh_r_nxt[-1111111107]__1_0 ;
  input \sumresh_r_nxt[-1111111106]__1 ;
  input \sumresh_r_nxt[-1111111106]__1_0 ;
  input \sumresh_r_nxt[-1111111105]__1 ;
  input \sumresh_r_nxt[-1111111105]__1_0 ;
  input \sumresh_r_nxt[-1111111104]__1 ;
  input \sumresh_r_nxt[-1111111104]__1_0 ;
  input rst_n_i;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input \rdptr_r_reg[0]_rep_1 ;
  input [7:0]\sumresv_r[-1111111104]_i_25_0 ;
  input \multiresv_r[1][3]_i_34_0 ;
  input \multiresv_r[1][3]_i_34_1 ;
  input \multiresv_r[1][3]_i_34_2 ;
  input \multiresv_r[1][6]_i_34_0 ;
  input \multiresv_r[1][6]_i_34_1 ;
  input \multiresv_r[1][6]_i_34_2 ;
  input \multiresv_r[1][8]_i_14_0 ;
  input \multiresv_r[1][8]_i_14_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [5:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [71:57]data_o__0;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__1_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_12_n_0 ;
  wire \multiresh_r[3][1]_i_13_n_0 ;
  wire \multiresh_r[3][1]_i_38_n_0 ;
  wire \multiresh_r[3][1]_i_39_n_0 ;
  wire \multiresh_r[3][1]_i_40_n_0 ;
  wire \multiresh_r[3][1]_i_41_n_0 ;
  wire \multiresh_r[3][1]_i_42_n_0 ;
  wire \multiresh_r[3][1]_i_43_n_0 ;
  wire \multiresh_r[3][1]_i_44_n_0 ;
  wire \multiresh_r[3][1]_i_45_n_0 ;
  wire \multiresv_r[1][2]_i_10_n_0 ;
  wire \multiresv_r[1][2]_i_11_n_0 ;
  wire \multiresv_r[1][2]_i_30_n_0 ;
  wire \multiresv_r[1][2]_i_31_n_0 ;
  wire \multiresv_r[1][2]_i_32_n_0 ;
  wire \multiresv_r[1][2]_i_33_n_0 ;
  wire \multiresv_r[1][2]_i_34_n_0 ;
  wire \multiresv_r[1][2]_i_35_n_0 ;
  wire \multiresv_r[1][2]_i_36_n_0 ;
  wire \multiresv_r[1][2]_i_37_n_0 ;
  wire \multiresv_r[1][3]_i_10_n_0 ;
  wire \multiresv_r[1][3]_i_11_n_0 ;
  wire \multiresv_r[1][3]_i_30_n_0 ;
  wire \multiresv_r[1][3]_i_31_n_0 ;
  wire \multiresv_r[1][3]_i_32_n_0 ;
  wire \multiresv_r[1][3]_i_33_n_0 ;
  wire \multiresv_r[1][3]_i_34_0 ;
  wire \multiresv_r[1][3]_i_34_1 ;
  wire \multiresv_r[1][3]_i_34_2 ;
  wire \multiresv_r[1][3]_i_34_n_0 ;
  wire \multiresv_r[1][3]_i_35_n_0 ;
  wire \multiresv_r[1][3]_i_36_n_0 ;
  wire \multiresv_r[1][3]_i_37_n_0 ;
  wire \multiresv_r[1][4]_i_10_n_0 ;
  wire \multiresv_r[1][4]_i_11_n_0 ;
  wire \multiresv_r[1][4]_i_30_n_0 ;
  wire \multiresv_r[1][4]_i_31_n_0 ;
  wire \multiresv_r[1][4]_i_32_n_0 ;
  wire \multiresv_r[1][4]_i_33_n_0 ;
  wire \multiresv_r[1][4]_i_34_n_0 ;
  wire \multiresv_r[1][4]_i_35_n_0 ;
  wire \multiresv_r[1][4]_i_36_n_0 ;
  wire \multiresv_r[1][4]_i_37_n_0 ;
  wire \multiresv_r[1][5]_i_10_n_0 ;
  wire \multiresv_r[1][5]_i_11_n_0 ;
  wire \multiresv_r[1][5]_i_30_n_0 ;
  wire \multiresv_r[1][5]_i_31_n_0 ;
  wire \multiresv_r[1][5]_i_32_n_0 ;
  wire \multiresv_r[1][5]_i_33_n_0 ;
  wire \multiresv_r[1][5]_i_34_n_0 ;
  wire \multiresv_r[1][5]_i_35_n_0 ;
  wire \multiresv_r[1][5]_i_36_n_0 ;
  wire \multiresv_r[1][5]_i_37_n_0 ;
  wire \multiresv_r[1][6]_i_10_n_0 ;
  wire \multiresv_r[1][6]_i_11_n_0 ;
  wire \multiresv_r[1][6]_i_30_n_0 ;
  wire \multiresv_r[1][6]_i_31_n_0 ;
  wire \multiresv_r[1][6]_i_32_n_0 ;
  wire \multiresv_r[1][6]_i_33_n_0 ;
  wire \multiresv_r[1][6]_i_34_0 ;
  wire \multiresv_r[1][6]_i_34_1 ;
  wire \multiresv_r[1][6]_i_34_2 ;
  wire \multiresv_r[1][6]_i_34_n_0 ;
  wire \multiresv_r[1][6]_i_35_n_0 ;
  wire \multiresv_r[1][6]_i_36_n_0 ;
  wire \multiresv_r[1][6]_i_37_n_0 ;
  wire \multiresv_r[1][7]_i_14_n_0 ;
  wire \multiresv_r[1][7]_i_15_n_0 ;
  wire \multiresv_r[1][7]_i_16_n_0 ;
  wire \multiresv_r[1][7]_i_17_n_0 ;
  wire \multiresv_r[1][8]_i_14_0 ;
  wire \multiresv_r[1][8]_i_14_1 ;
  wire \multiresv_r[1][8]_i_14_n_0 ;
  wire \multiresv_r[1][8]_i_15_n_0 ;
  wire \multiresv_r[1][8]_i_16_n_0 ;
  wire \multiresv_r[1][8]_i_17_n_0 ;
  wire \multiresv_r[7][1]_i_14_n_0 ;
  wire \multiresv_r[7][1]_i_15_n_0 ;
  wire \multiresv_r[7][1]_i_16_n_0 ;
  wire \multiresv_r[7][1]_i_17_n_0 ;
  wire \multiresv_r[7][1]_i_18_n_0 ;
  wire \multiresv_r[7][1]_i_19_n_0 ;
  wire \multiresv_r[7][1]_i_20_n_0 ;
  wire \multiresv_r[7][1]_i_21_n_0 ;
  wire \multiresv_r[7][1]_i_6_n_0 ;
  wire \multiresv_r[7][1]_i_7_n_0 ;
  wire \multiresv_r[7][9]_i_4_n_0 ;
  wire \multiresv_r_reg[7][1] ;
  wire \multiresv_r_reg[7][1]_0 ;
  wire \multiresv_r_reg[7][4] ;
  wire \multiresv_r_reg[7][4]_0 ;
  wire \multiresv_r_reg[7][4]_1 ;
  wire \multiresv_r_reg[7][4]_2 ;
  wire \multiresv_r_reg[7][4]_3 ;
  wire \multiresv_r_reg[7][4]_4 ;
  wire \multiresv_r_reg[7][5] ;
  wire \multiresv_r_reg[7][5]_0 ;
  wire \multiresv_r_reg[7][6] ;
  wire \multiresv_r_reg[7][6]_0 ;
  wire \multiresv_r_reg[7][7] ;
  wire \multiresv_r_reg[7][7]_0 ;
  wire \multiresv_r_reg[7][8] ;
  wire \multiresv_r_reg[7][8]_0 ;
  wire [1:0]nr_rdline_r;
  wire [6:0]\nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [7:0]\nr_rdline_r_reg[1]_2 ;
  wire \nr_rdline_r_reg[1]_3 ;
  wire [7:0]\nr_rdline_r_reg[1]_4 ;
  wire \nr_rdline_r_reg[1]_5 ;
  wire \nr_rdline_r_reg[1]_6 ;
  wire [1:0]nr_wrline_r;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__2_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__2_n_0;
  wire rdptr_r1_carry_i_6__2_n_0;
  wire rdptr_r1_carry_i_8__2_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__1_n_0 ;
  wire \rdptr_r[0]_i_2__1_n_0 ;
  wire \rdptr_r[0]_rep_i_1__2_n_0 ;
  wire \rdptr_r[1]_i_1__1_n_0 ;
  wire \rdptr_r[2]_i_1__1_n_0 ;
  wire \rdptr_r[3]_i_1__1_n_0 ;
  wire \rdptr_r[4]_i_1__1_n_0 ;
  wire \rdptr_r[5]_i_1__1_n_0 ;
  wire \rdptr_r[6]_i_1__1_n_0 ;
  wire \rdptr_r[6]_i_2__1_n_0 ;
  wire \rdptr_r[7]_i_1__1_n_0 ;
  wire \rdptr_r[7]_i_2__1_n_0 ;
  wire \rdptr_r[8]_i_1__1_n_0 ;
  wire \rdptr_r[8]_i_2__1_n_0 ;
  wire \rdptr_r[8]_i_3__1_n_0 ;
  wire \rdptr_r[9]_i_1__1_n_0 ;
  wire \rdptr_r[9]_i_2__1_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire rst_n_i;
  wire \sumresh_r_nxt[-1111111104]__1 ;
  wire \sumresh_r_nxt[-1111111104]__1_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__2 ;
  wire \sumresh_r_nxt[-1111111104]__2_0 ;
  wire \sumresh_r_nxt[-1111111104]__2_i_3_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1 ;
  wire \sumresh_r_nxt[-1111111105]__1_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__2 ;
  wire \sumresh_r_nxt[-1111111105]__2_0 ;
  wire \sumresh_r_nxt[-1111111106]__1 ;
  wire \sumresh_r_nxt[-1111111106]__1_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__2 ;
  wire \sumresh_r_nxt[-1111111106]__2_0 ;
  wire \sumresh_r_nxt[-1111111106]__2_1 ;
  wire \sumresh_r_nxt[-1111111106]__2_2 ;
  wire \sumresh_r_nxt[-1111111106]__2_3 ;
  wire \sumresh_r_nxt[-1111111106]__2_4 ;
  wire \sumresh_r_nxt[-1111111106]__2_5 ;
  wire \sumresh_r_nxt[-1111111106]__2_6 ;
  wire \sumresh_r_nxt[-1111111106]__2_7 ;
  wire \sumresh_r_nxt[-1111111106]__2_8 ;
  wire \sumresh_r_nxt[-1111111107]__1 ;
  wire \sumresh_r_nxt[-1111111107]__1_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1 ;
  wire \sumresh_r_nxt[-1111111108]__1_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1 ;
  wire \sumresh_r_nxt[-1111111109]__1_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1 ;
  wire \sumresh_r_nxt[-1111111110]__1_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2 ;
  wire \sumresh_r_nxt[-1111111111]__2_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_7_n_0 ;
  wire \sumresv_r[-1111111104]_i_22_n_0 ;
  wire \sumresv_r[-1111111104]_i_23_n_0 ;
  wire \sumresv_r[-1111111104]_i_24_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_25_0 ;
  wire \sumresv_r[-1111111104]_i_25_n_0 ;
  wire \sumresv_r[-1111111105]_i_22_n_0 ;
  wire \sumresv_r[-1111111105]_i_23_n_0 ;
  wire \sumresv_r[-1111111105]_i_24_n_0 ;
  wire \sumresv_r[-1111111105]_i_25_n_0 ;
  wire \sumresv_r[-1111111106]_i_22_n_0 ;
  wire \sumresv_r[-1111111106]_i_23_n_0 ;
  wire \sumresv_r[-1111111106]_i_24_n_0 ;
  wire \sumresv_r[-1111111106]_i_25_n_0 ;
  wire \sumresv_r[-1111111107]_i_22_n_0 ;
  wire \sumresv_r[-1111111107]_i_23_n_0 ;
  wire \sumresv_r[-1111111107]_i_24_n_0 ;
  wire \sumresv_r[-1111111107]_i_25_n_0 ;
  wire \sumresv_r[-1111111108]_i_22_n_0 ;
  wire \sumresv_r[-1111111108]_i_23_n_0 ;
  wire \sumresv_r[-1111111108]_i_24_n_0 ;
  wire \sumresv_r[-1111111108]_i_25_n_0 ;
  wire \sumresv_r[-1111111109]_i_22_n_0 ;
  wire \sumresv_r[-1111111109]_i_23_n_0 ;
  wire \sumresv_r[-1111111109]_i_24_n_0 ;
  wire \sumresv_r[-1111111109]_i_25_n_0 ;
  wire \sumresv_r[-1111111110]_i_22_n_0 ;
  wire \sumresv_r[-1111111110]_i_23_n_0 ;
  wire \sumresv_r[-1111111110]_i_24_n_0 ;
  wire \sumresv_r[-1111111110]_i_25_n_0 ;
  wire \sumresv_r_nxt[-1111111103]_i_2_n_0 ;
  wire \sumresv_r_nxt[-1111111111] ;
  wire \sumresv_r_nxt[-1111111111]_0 ;
  wire \sumresv_r_reg[-1111111104]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_11_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4_n_0;
  wire wrptr_r1_carry_i_6_n_0;
  wire wrptr_r1_carry_i_8_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1_n_0 ;
  wire \wrptr_r[1]_i_1_n_0 ;
  wire \wrptr_r[2]_i_1_n_0 ;
  wire \wrptr_r[3]_i_1_n_0 ;
  wire \wrptr_r[4]_i_1_n_0 ;
  wire \wrptr_r[5]_i_1_n_0 ;
  wire \wrptr_r[5]_i_2_n_0 ;
  wire \wrptr_r[6]_i_1_n_0 ;
  wire \wrptr_r[7]_i_1_n_0 ;
  wire \wrptr_r[8]_i_1_n_0 ;
  wire \wrptr_r[9]_i_1__2_n_0 ;
  wire \wrptr_r[9]_i_2_n_0 ;
  wire \wrptr_r[9]_i_3_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__1
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__1
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__1
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_12 
       (.I0(\multiresh_r[3][1]_i_38_n_0 ),
        .I1(\multiresh_r[3][1]_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\multiresh_r[3][1]_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\multiresh_r[3][1]_i_41_n_0 ),
        .O(\multiresh_r[3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_13 
       (.I0(\multiresh_r[3][1]_i_42_n_0 ),
        .I1(\multiresh_r[3][1]_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\multiresh_r[3][1]_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\multiresh_r[3][1]_i_45_n_0 ),
        .O(\multiresh_r[3][1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_45_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_5 
       (.I0(\multiresh_r[3][1]_i_12_n_0 ),
        .I1(\multiresh_r[3][1]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_10 
       (.I0(\multiresv_r[1][2]_i_30_n_0 ),
        .I1(\multiresv_r[1][2]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][2]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][2]_i_33_n_0 ),
        .O(\multiresv_r[1][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_11 
       (.I0(\multiresv_r[1][2]_i_34_n_0 ),
        .I1(\multiresv_r[1][2]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][2]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][2]_i_37_n_0 ),
        .O(\multiresv_r[1][2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_10 
       (.I0(\multiresv_r[1][3]_i_30_n_0 ),
        .I1(\multiresv_r[1][3]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][3]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][3]_i_33_n_0 ),
        .O(\multiresv_r[1][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_11 
       (.I0(\multiresv_r[1][3]_i_34_n_0 ),
        .I1(\multiresv_r[1][3]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][3]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][3]_i_37_n_0 ),
        .O(\multiresv_r[1][3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_10 
       (.I0(\multiresv_r[1][4]_i_30_n_0 ),
        .I1(\multiresv_r[1][4]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][4]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][4]_i_33_n_0 ),
        .O(\multiresv_r[1][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_11 
       (.I0(\multiresv_r[1][4]_i_34_n_0 ),
        .I1(\multiresv_r[1][4]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][4]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][4]_i_37_n_0 ),
        .O(\multiresv_r[1][4]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_10 
       (.I0(\multiresv_r[1][5]_i_30_n_0 ),
        .I1(\multiresv_r[1][5]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][5]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][5]_i_33_n_0 ),
        .O(\multiresv_r[1][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_11 
       (.I0(\multiresv_r[1][5]_i_34_n_0 ),
        .I1(\multiresv_r[1][5]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][5]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][5]_i_37_n_0 ),
        .O(\multiresv_r[1][5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_10 
       (.I0(\multiresv_r[1][6]_i_30_n_0 ),
        .I1(\multiresv_r[1][6]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][6]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][6]_i_33_n_0 ),
        .O(\multiresv_r[1][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_11 
       (.I0(\multiresv_r[1][6]_i_34_n_0 ),
        .I1(\multiresv_r[1][6]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][6]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][6]_i_37_n_0 ),
        .O(\multiresv_r[1][6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_14 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_15 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_16 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_17 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_4 
       (.I0(\multiresv_r[1][7]_i_14_n_0 ),
        .I1(\multiresv_r[1][7]_i_15_n_0 ),
        .I2(\rdptr_r[9]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][7]_i_16_n_0 ),
        .I4(\rdptr_r[8]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][7]_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_14 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_15 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_16 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_17 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_4 
       (.I0(\multiresv_r[1][8]_i_14_n_0 ),
        .I1(\multiresv_r[1][8]_i_15_n_0 ),
        .I2(\rdptr_r[9]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][8]_i_16_n_0 ),
        .I4(\rdptr_r[8]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][8]_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(\multiresv_r_reg[7][1] ),
        .I2(\multiresv_r_reg[7][1]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[0]),
        .O(\nr_rdline_r_reg[1]_3 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_6 
       (.I0(\multiresv_r[7][1]_i_14_n_0 ),
        .I1(\multiresv_r[7][1]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[7][1]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[7][1]_i_17_n_0 ),
        .O(\multiresv_r[7][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_7 
       (.I0(\multiresv_r[7][1]_i_18_n_0 ),
        .I1(\multiresv_r[7][1]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[7][1]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[7][1]_i_21_n_0 ),
        .O(\multiresv_r[7][1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \multiresv_r[7][2]_i_1 
       (.I0(\nr_rdline_r_reg[1]_3 ),
        .I1(data_o__0[57]),
        .O(\nr_rdline_r_reg[1]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \multiresv_r[7][3]_i_1 
       (.I0(\nr_rdline_r_reg[1]_3 ),
        .I1(data_o__0[57]),
        .I2(data_o__0[58]),
        .O(\nr_rdline_r_reg[1]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \multiresv_r[7][4]_i_1 
       (.I0(data_o__0[57]),
        .I1(\nr_rdline_r_reg[1]_3 ),
        .I2(data_o__0[58]),
        .I3(data_o__0[59]),
        .O(\nr_rdline_r_reg[1]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \multiresv_r[7][5]_i_1 
       (.I0(data_o__0[58]),
        .I1(\nr_rdline_r_reg[1]_3 ),
        .I2(data_o__0[57]),
        .I3(data_o__0[59]),
        .I4(data_o__0[60]),
        .O(\nr_rdline_r_reg[1]_2 [3]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \multiresv_r[7][6]_i_1 
       (.I0(data_o__0[59]),
        .I1(data_o__0[57]),
        .I2(\nr_rdline_r_reg[1]_3 ),
        .I3(data_o__0[58]),
        .I4(data_o__0[60]),
        .I5(data_o__0[61]),
        .O(\nr_rdline_r_reg[1]_2 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_2 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(\multiresv_r_reg[7][4]_3 ),
        .I2(\multiresv_r_reg[7][4]_4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[3]),
        .O(data_o__0[59]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_3 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(\multiresv_r_reg[7][4] ),
        .I2(\multiresv_r_reg[7][4]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[1]),
        .O(data_o__0[57]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_4 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(\multiresv_r_reg[7][4]_1 ),
        .I2(\multiresv_r_reg[7][4]_2 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[2]),
        .O(data_o__0[58]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_5 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(\multiresv_r_reg[7][5] ),
        .I2(\multiresv_r_reg[7][5]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[4]),
        .O(data_o__0[60]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_6 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(\multiresv_r_reg[7][6] ),
        .I2(\multiresv_r_reg[7][6]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[5]),
        .O(data_o__0[61]));
  LUT2 #(
    .INIT(4'h9)) 
    \multiresv_r[7][7]_i_1 
       (.I0(\multiresv_r[7][9]_i_4_n_0 ),
        .I1(data_o__0[62]),
        .O(\nr_rdline_r_reg[1]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \multiresv_r[7][8]_i_1 
       (.I0(data_o__0[62]),
        .I1(\multiresv_r[7][9]_i_4_n_0 ),
        .I2(data_o__0[63]),
        .O(\nr_rdline_r_reg[1]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \multiresv_r[7][9]_i_1 
       (.I0(data_o__0[63]),
        .I1(data_o__0[62]),
        .I2(\multiresv_r[7][9]_i_4_n_0 ),
        .O(\nr_rdline_r_reg[1]_2 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][9]_i_2 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(\multiresv_r_reg[7][8] ),
        .I2(\multiresv_r_reg[7][8]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[7]),
        .O(data_o__0[63]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][9]_i_3 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(\multiresv_r_reg[7][7] ),
        .I2(\multiresv_r_reg[7][7]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[6]),
        .O(data_o__0[62]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \multiresv_r[7][9]_i_4 
       (.I0(data_o__0[60]),
        .I1(data_o__0[58]),
        .I2(\nr_rdline_r_reg[1]_3 ),
        .I3(data_o__0[57]),
        .I4(data_o__0[59]),
        .I5(data_o__0[61]),
        .O(\multiresv_r[7][9]_i_4_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_4 
       (.I0(\multiresv_r[1][2]_i_10_n_0 ),
        .I1(\multiresv_r[1][2]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_4 
       (.I0(\multiresv_r[1][3]_i_10_n_0 ),
        .I1(\multiresv_r[1][3]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_4 
       (.I0(\multiresv_r[1][4]_i_10_n_0 ),
        .I1(\multiresv_r[1][4]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_4 
       (.I0(\multiresv_r[1][5]_i_10_n_0 ),
        .I1(\multiresv_r[1][5]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_4 
       (.I0(\multiresv_r[1][6]_i_10_n_0 ),
        .I1(\multiresv_r[1][6]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_2 
       (.I0(\multiresv_r[7][1]_i_6_n_0 ),
        .I1(\multiresv_r[7][1]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__2_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__2_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__2
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__2
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__2_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    \rdptr_r[0]_i_1__1 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[0]),
        .I2(nr_rdline_r[1]),
        .O(\rdptr_r[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__1 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__1 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__1 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__1_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__1 
       (.I0(\rdptr_r[6]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__1 
       (.I0(\rdptr_r[8]_i_3__1_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__1 
       (.I0(\rdptr_r[7]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__1 
       (.I0(\rdptr_r[8]_i_3__1_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__1 
       (.I0(\rdptr_r[8]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__1 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__1 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__1 
       (.I0(\rdptr_r[9]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__1 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__1_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__1_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__1_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresh_r_nxt[-1111111103]__1_i_1 
       (.I0(data_o__0[71]),
        .I1(data_o__0[70]),
        .I2(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .O(\nr_rdline_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__1_i_1 
       (.I0(\rdptr_r_reg[7]_16 ),
        .I1(\sumresh_r_nxt[-1111111104]__1 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[7]),
        .O(data_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_11 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_7_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_9_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_30 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_31 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_32 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_6 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_7 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_8 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_9 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresh_r_nxt[-1111111104]__2_i_1 
       (.I0(data_o__0[70]),
        .I1(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .I2(data_o__0[71]),
        .O(\nr_rdline_r_reg[1] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__2_i_2 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(\sumresh_r_nxt[-1111111105]__2 ),
        .I2(\sumresh_r_nxt[-1111111105]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[6]),
        .O(data_o__0[70]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresh_r_nxt[-1111111104]__2_i_3 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[68]),
        .I3(data_o__0[66]),
        .I4(data_o__0[67]),
        .I5(data_o__0[69]),
        .O(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__2_i_4 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(\sumresh_r_nxt[-1111111104]__2 ),
        .I2(\sumresh_r_nxt[-1111111104]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[7]),
        .O(data_o__0[71]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111105]__1_i_1 
       (.I0(\rdptr_r_reg[7]_15 ),
        .I1(\sumresh_r_nxt[-1111111105]__1 ),
        .I2(\sumresh_r_nxt[-1111111105]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[6]),
        .O(data_o[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_7_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_8_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_6 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_7 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_8 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_9 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresh_r_nxt[-1111111105]__2_i_1 
       (.I0(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .I1(data_o__0[70]),
        .O(\nr_rdline_r_reg[1] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__1_i_1 
       (.I0(\rdptr_r_reg[7]_14 ),
        .I1(\sumresh_r_nxt[-1111111106]__1 ),
        .I2(\sumresh_r_nxt[-1111111106]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[5]),
        .O(data_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresh_r_nxt[-1111111106]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[67]),
        .I3(data_o__0[66]),
        .I4(data_o__0[68]),
        .I5(data_o__0[69]),
        .O(\nr_rdline_r_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_2 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(\sumresh_r_nxt[-1111111106]__2 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[1]),
        .O(data_o__0[65]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_3 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_3 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[3]),
        .O(data_o__0[67]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_4 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_1 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_2 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[2]),
        .O(data_o__0[66]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_5 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_5 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_6 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[4]),
        .O(data_o__0[68]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_6 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_7 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_8 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[5]),
        .O(data_o__0[69]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111107]__1_i_1 
       (.I0(\rdptr_r_reg[7]_13 ),
        .I1(\sumresh_r_nxt[-1111111107]__1 ),
        .I2(\sumresh_r_nxt[-1111111107]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[4]),
        .O(data_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresh_r_nxt[-1111111107]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .I3(data_o__0[67]),
        .I4(data_o__0[68]),
        .O(\nr_rdline_r_reg[1] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111108]__1_i_1 
       (.I0(\rdptr_r_reg[7]_12 ),
        .I1(\sumresh_r_nxt[-1111111108]__1 ),
        .I2(\sumresh_r_nxt[-1111111108]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[3]),
        .O(data_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresh_r_nxt[-1111111108]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .I3(data_o__0[67]),
        .O(\nr_rdline_r_reg[1] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111109]__1_i_1 
       (.I0(\rdptr_r_reg[7]_11 ),
        .I1(\sumresh_r_nxt[-1111111109]__1 ),
        .I2(\sumresh_r_nxt[-1111111109]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[2]),
        .O(data_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresh_r_nxt[-1111111109]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .O(\nr_rdline_r_reg[1] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111110]__1_i_1 
       (.I0(\rdptr_r_reg[7]_10 ),
        .I1(\sumresh_r_nxt[-1111111110]__1 ),
        .I2(\sumresh_r_nxt[-1111111110]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[1]),
        .O(\nr_rdline_r_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111110]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .O(\nr_rdline_r_reg[1] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111111]__2_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(\sumresh_r_nxt[-1111111111]__2 ),
        .I2(\sumresh_r_nxt[-1111111111]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[0]),
        .O(\nr_rdline_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_17_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_2 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_6 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_15_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_7 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_16_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_22 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_23 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_24 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_25 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_22 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_23 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_24 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_25 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresv_r_nxt[-1111111103]_i_1 
       (.I0(data_o[5]),
        .I1(data_o[4]),
        .I2(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .O(\nr_rdline_r_reg[1]_4 [7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresv_r_nxt[-1111111103]_i_2 
       (.I0(data_o[2]),
        .I1(data_o[0]),
        .I2(\nr_rdline_r_reg[1]_5 ),
        .I3(\nr_rdline_r_reg[1]_6 ),
        .I4(data_o[1]),
        .I5(data_o[3]),
        .O(\sumresv_r_nxt[-1111111103]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresv_r_nxt[-1111111104]_i_1 
       (.I0(data_o[4]),
        .I1(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .I2(data_o[5]),
        .O(\nr_rdline_r_reg[1]_4 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresv_r_nxt[-1111111105]_i_1 
       (.I0(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .I1(data_o[4]),
        .O(\nr_rdline_r_reg[1]_4 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresv_r_nxt[-1111111106]_i_1 
       (.I0(data_o[1]),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .I2(\nr_rdline_r_reg[1]_5 ),
        .I3(data_o[0]),
        .I4(data_o[2]),
        .I5(data_o[3]),
        .O(\nr_rdline_r_reg[1]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresv_r_nxt[-1111111107]_i_1 
       (.I0(data_o[0]),
        .I1(\nr_rdline_r_reg[1]_5 ),
        .I2(\nr_rdline_r_reg[1]_6 ),
        .I3(data_o[1]),
        .I4(data_o[2]),
        .O(\nr_rdline_r_reg[1]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresv_r_nxt[-1111111108]_i_1 
       (.I0(\nr_rdline_r_reg[1]_6 ),
        .I1(\nr_rdline_r_reg[1]_5 ),
        .I2(data_o[0]),
        .I3(data_o[1]),
        .O(\nr_rdline_r_reg[1]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresv_r_nxt[-1111111109]_i_1 
       (.I0(\nr_rdline_r_reg[1]_5 ),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .I2(data_o[0]),
        .O(\nr_rdline_r_reg[1]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresv_r_nxt[-1111111110]_i_1 
       (.I0(\nr_rdline_r_reg[1]_5 ),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .O(\nr_rdline_r_reg[1]_4 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r_nxt[-1111111111]_i_1 
       (.I0(\rdptr_r_reg[7]_9 ),
        .I1(\sumresv_r_nxt[-1111111111] ),
        .I2(\sumresv_r_nxt[-1111111111]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[0]),
        .O(\nr_rdline_r_reg[1]_5 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_10 
       (.I0(\sumresv_r[-1111111104]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_11 
       (.I0(\sumresv_r[-1111111104]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_4 
       (.I0(\sumresv_r_reg[-1111111104]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_10 
       (.I0(\sumresv_r[-1111111105]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_11 
       (.I0(\sumresv_r[-1111111105]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_4 
       (.I0(\sumresv_r_reg[-1111111105]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_10 
       (.I0(\sumresv_r[-1111111106]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_11 
       (.I0(\sumresv_r[-1111111106]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_4 
       (.I0(\sumresv_r_reg[-1111111106]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_10 
       (.I0(\sumresv_r[-1111111107]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_11 
       (.I0(\sumresv_r[-1111111107]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_4 
       (.I0(\sumresv_r_reg[-1111111107]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_10 
       (.I0(\sumresv_r[-1111111108]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_11 
       (.I0(\sumresv_r[-1111111108]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_4 
       (.I0(\sumresv_r_reg[-1111111108]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_10 
       (.I0(\sumresv_r[-1111111109]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_11 
       (.I0(\sumresv_r[-1111111109]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_4 
       (.I0(\sumresv_r_reg[-1111111109]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_10 
       (.I0(\sumresv_r[-1111111110]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_11 
       (.I0(\sumresv_r[-1111111110]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_4 
       (.I0(\sumresv_r_reg[-1111111110]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_linepixel_counter_r[9]_i_2 
       (.I0(rst_n_i),
        .O(rst_i));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \wrptr_r[9]_i_1__2 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2_n_0 ),
        .Q(Q[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgbtogray
   (graydata_valid,
    Q,
    \graydata_o_reg[4]_rep_0 ,
    \graydata_o_reg[4]_rep__0_0 ,
    \graydata_o_reg[3]_rep_0 ,
    \graydata_o_reg[3]_rep__0_0 ,
    \graydata_o_reg[2]_rep_0 ,
    \graydata_o_reg[2]_rep__0_0 ,
    \graydata_o_reg[0]_rep_0 ,
    \graydata_o_reg[0]_rep__0_0 ,
    \graydata_o_reg[5]_rep_0 ,
    \graydata_o_reg[5]_rep__0_0 ,
    \graydata_o_reg[6]_rep_0 ,
    \graydata_o_reg[6]_rep__0_0 ,
    \graydata_o_reg[1]_rep_0 ,
    \graydata_o_reg[1]_rep__0_0 ,
    \graydata_o_reg[7]_rep_0 ,
    \graydata_o_reg[7]_rep__0_0 ,
    clk_i,
    s_data_i,
    s_data_valid_i,
    axis_prog_full);
  output graydata_valid;
  output [7:0]Q;
  output \graydata_o_reg[4]_rep_0 ;
  output \graydata_o_reg[4]_rep__0_0 ;
  output \graydata_o_reg[3]_rep_0 ;
  output \graydata_o_reg[3]_rep__0_0 ;
  output \graydata_o_reg[2]_rep_0 ;
  output \graydata_o_reg[2]_rep__0_0 ;
  output \graydata_o_reg[0]_rep_0 ;
  output \graydata_o_reg[0]_rep__0_0 ;
  output \graydata_o_reg[5]_rep_0 ;
  output \graydata_o_reg[5]_rep__0_0 ;
  output \graydata_o_reg[6]_rep_0 ;
  output \graydata_o_reg[6]_rep__0_0 ;
  output \graydata_o_reg[1]_rep_0 ;
  output \graydata_o_reg[1]_rep__0_0 ;
  output \graydata_o_reg[7]_rep_0 ;
  output \graydata_o_reg[7]_rep__0_0 ;
  input clk_i;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input axis_prog_full;

  wire [7:0]Q;
  wire axis_prog_full;
  wire clk_i;
  wire [7:0]gray_nxt_r;
  wire \graydata_o[3]_i_10_n_0 ;
  wire \graydata_o[3]_i_2_n_0 ;
  wire \graydata_o[3]_i_3_n_0 ;
  wire \graydata_o[3]_i_4_n_0 ;
  wire \graydata_o[3]_i_5_n_0 ;
  wire \graydata_o[3]_i_6_n_0 ;
  wire \graydata_o[3]_i_7_n_0 ;
  wire \graydata_o[3]_i_8_n_0 ;
  wire \graydata_o[3]_i_9_n_0 ;
  wire \graydata_o[7]_i_11_n_0 ;
  wire \graydata_o[7]_i_12_n_0 ;
  wire \graydata_o[7]_i_13_n_0 ;
  wire \graydata_o[7]_i_14_n_0 ;
  wire \graydata_o[7]_i_15_n_0 ;
  wire \graydata_o[7]_i_16_n_0 ;
  wire \graydata_o[7]_i_17_n_0 ;
  wire \graydata_o[7]_i_18_n_0 ;
  wire \graydata_o[7]_i_19_n_0 ;
  wire \graydata_o[7]_i_20_n_0 ;
  wire \graydata_o[7]_i_21_n_0 ;
  wire \graydata_o[7]_i_22_n_0 ;
  wire \graydata_o[7]_i_23_n_0 ;
  wire \graydata_o[7]_i_2_n_0 ;
  wire \graydata_o[7]_i_3_n_0 ;
  wire \graydata_o[7]_i_4_n_0 ;
  wire \graydata_o[7]_i_5_n_0 ;
  wire \graydata_o[7]_i_6_n_0 ;
  wire \graydata_o[7]_i_7_n_0 ;
  wire \graydata_o[7]_i_8_n_0 ;
  wire \graydata_o_reg[0]_rep_0 ;
  wire \graydata_o_reg[0]_rep__0_0 ;
  wire \graydata_o_reg[1]_rep_0 ;
  wire \graydata_o_reg[1]_rep__0_0 ;
  wire \graydata_o_reg[2]_rep_0 ;
  wire \graydata_o_reg[2]_rep__0_0 ;
  wire \graydata_o_reg[3]_i_1_n_0 ;
  wire \graydata_o_reg[3]_i_1_n_1 ;
  wire \graydata_o_reg[3]_i_1_n_2 ;
  wire \graydata_o_reg[3]_i_1_n_3 ;
  wire \graydata_o_reg[3]_rep_0 ;
  wire \graydata_o_reg[3]_rep__0_0 ;
  wire \graydata_o_reg[4]_rep_0 ;
  wire \graydata_o_reg[4]_rep__0_0 ;
  wire \graydata_o_reg[5]_rep_0 ;
  wire \graydata_o_reg[5]_rep__0_0 ;
  wire \graydata_o_reg[6]_rep_0 ;
  wire \graydata_o_reg[6]_rep__0_0 ;
  wire \graydata_o_reg[7]_i_10_n_0 ;
  wire \graydata_o_reg[7]_i_10_n_1 ;
  wire \graydata_o_reg[7]_i_10_n_2 ;
  wire \graydata_o_reg[7]_i_10_n_3 ;
  wire \graydata_o_reg[7]_i_10_n_4 ;
  wire \graydata_o_reg[7]_i_10_n_5 ;
  wire \graydata_o_reg[7]_i_10_n_6 ;
  wire \graydata_o_reg[7]_i_10_n_7 ;
  wire \graydata_o_reg[7]_i_1_n_1 ;
  wire \graydata_o_reg[7]_i_1_n_2 ;
  wire \graydata_o_reg[7]_i_1_n_3 ;
  wire \graydata_o_reg[7]_i_9_n_0 ;
  wire \graydata_o_reg[7]_i_9_n_2 ;
  wire \graydata_o_reg[7]_i_9_n_3 ;
  wire \graydata_o_reg[7]_i_9_n_5 ;
  wire \graydata_o_reg[7]_i_9_n_6 ;
  wire \graydata_o_reg[7]_i_9_n_7 ;
  wire \graydata_o_reg[7]_rep_0 ;
  wire \graydata_o_reg[7]_rep__0_0 ;
  wire graydata_valid;
  wire graydata_valid_o_i_1_n_0;
  wire [16:0]s_data_i;
  wire s_data_valid_i;
  wire [3:3]\NLW_graydata_o_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_graydata_o_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_graydata_o_reg[7]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[3]_i_10 
       (.I0(s_data_i[10]),
        .I1(\graydata_o_reg[7]_i_10_n_4 ),
        .I2(s_data_i[7]),
        .O(\graydata_o[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \graydata_o[3]_i_2 
       (.I0(s_data_i[9]),
        .I1(\graydata_o[3]_i_9_n_0 ),
        .I2(s_data_i[5]),
        .I3(s_data_i[15]),
        .I4(\graydata_o_reg[7]_i_10_n_6 ),
        .O(\graydata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \graydata_o[3]_i_3 
       (.I0(s_data_i[5]),
        .I1(s_data_i[15]),
        .I2(\graydata_o_reg[7]_i_10_n_6 ),
        .I3(s_data_i[9]),
        .I4(\graydata_o[3]_i_9_n_0 ),
        .O(\graydata_o[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \graydata_o[3]_i_4 
       (.I0(s_data_i[15]),
        .I1(\graydata_o_reg[7]_i_10_n_6 ),
        .I2(s_data_i[5]),
        .I3(s_data_i[8]),
        .O(\graydata_o[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \graydata_o[3]_i_5 
       (.I0(\graydata_o[3]_i_2_n_0 ),
        .I1(\graydata_o[3]_i_10_n_0 ),
        .I2(\graydata_o_reg[7]_i_10_n_5 ),
        .I3(s_data_i[16]),
        .I4(s_data_i[6]),
        .O(\graydata_o[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \graydata_o[3]_i_6 
       (.I0(\graydata_o[3]_i_9_n_0 ),
        .I1(s_data_i[9]),
        .I2(s_data_i[5]),
        .I3(\graydata_o_reg[7]_i_10_n_6 ),
        .I4(s_data_i[15]),
        .I5(s_data_i[8]),
        .O(\graydata_o[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \graydata_o[3]_i_7 
       (.I0(\graydata_o[3]_i_4_n_0 ),
        .I1(s_data_i[4]),
        .I2(s_data_i[14]),
        .I3(\graydata_o_reg[7]_i_10_n_7 ),
        .O(\graydata_o[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \graydata_o[3]_i_8 
       (.I0(s_data_i[14]),
        .I1(\graydata_o_reg[7]_i_10_n_7 ),
        .I2(s_data_i[4]),
        .I3(s_data_i[7]),
        .O(\graydata_o[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[3]_i_9 
       (.I0(s_data_i[6]),
        .I1(\graydata_o_reg[7]_i_10_n_5 ),
        .I2(s_data_i[16]),
        .O(\graydata_o[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \graydata_o[7]_i_11 
       (.I0(\graydata_o_reg[7]_i_10_n_4 ),
        .I1(s_data_i[7]),
        .I2(s_data_i[10]),
        .O(\graydata_o[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \graydata_o[7]_i_12 
       (.I0(s_data_i[15]),
        .I1(s_data_i[3]),
        .O(\graydata_o[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \graydata_o[7]_i_13 
       (.I0(s_data_i[14]),
        .I1(s_data_i[2]),
        .O(\graydata_o[7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \graydata_o[7]_i_14 
       (.I0(s_data_i[16]),
        .O(\graydata_o[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \graydata_o[7]_i_15 
       (.I0(s_data_i[3]),
        .I1(s_data_i[15]),
        .I2(s_data_i[16]),
        .O(\graydata_o[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \graydata_o[7]_i_16 
       (.I0(s_data_i[2]),
        .I1(s_data_i[14]),
        .I2(s_data_i[3]),
        .I3(s_data_i[15]),
        .O(\graydata_o[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \graydata_o[7]_i_17 
       (.I0(s_data_i[3]),
        .I1(s_data_i[1]),
        .I2(s_data_i[13]),
        .O(\graydata_o[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \graydata_o[7]_i_18 
       (.I0(s_data_i[1]),
        .I1(s_data_i[3]),
        .I2(s_data_i[13]),
        .O(\graydata_o[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \graydata_o[7]_i_19 
       (.I0(s_data_i[0]),
        .I1(s_data_i[1]),
        .O(\graydata_o[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \graydata_o[7]_i_2 
       (.I0(\graydata_o_reg[7]_i_9_n_6 ),
        .I1(s_data_i[9]),
        .O(\graydata_o[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \graydata_o[7]_i_20 
       (.I0(s_data_i[13]),
        .I1(s_data_i[1]),
        .I2(s_data_i[3]),
        .I3(s_data_i[2]),
        .I4(s_data_i[14]),
        .O(\graydata_o[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \graydata_o[7]_i_21 
       (.I0(s_data_i[1]),
        .I1(s_data_i[3]),
        .I2(s_data_i[13]),
        .I3(s_data_i[2]),
        .I4(s_data_i[12]),
        .O(\graydata_o[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \graydata_o[7]_i_22 
       (.I0(s_data_i[1]),
        .I1(s_data_i[0]),
        .I2(s_data_i[2]),
        .I3(s_data_i[12]),
        .O(\graydata_o[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[7]_i_23 
       (.I0(s_data_i[1]),
        .I1(s_data_i[0]),
        .I2(s_data_i[11]),
        .O(\graydata_o[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \graydata_o[7]_i_3 
       (.I0(\graydata_o_reg[7]_i_9_n_7 ),
        .I1(s_data_i[8]),
        .I2(s_data_i[10]),
        .I3(s_data_i[7]),
        .I4(\graydata_o_reg[7]_i_10_n_4 ),
        .O(\graydata_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \graydata_o[7]_i_4 
       (.I0(s_data_i[7]),
        .I1(\graydata_o_reg[7]_i_10_n_4 ),
        .I2(s_data_i[10]),
        .I3(s_data_i[6]),
        .I4(s_data_i[16]),
        .I5(\graydata_o_reg[7]_i_10_n_5 ),
        .O(\graydata_o[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \graydata_o[7]_i_5 
       (.I0(s_data_i[10]),
        .I1(\graydata_o_reg[7]_i_9_n_5 ),
        .I2(\graydata_o_reg[7]_i_9_n_0 ),
        .O(\graydata_o[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \graydata_o[7]_i_6 
       (.I0(s_data_i[9]),
        .I1(\graydata_o_reg[7]_i_9_n_6 ),
        .I2(\graydata_o_reg[7]_i_9_n_5 ),
        .I3(s_data_i[10]),
        .O(\graydata_o[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \graydata_o[7]_i_7 
       (.I0(\graydata_o[7]_i_11_n_0 ),
        .I1(s_data_i[8]),
        .I2(\graydata_o_reg[7]_i_9_n_7 ),
        .I3(\graydata_o_reg[7]_i_9_n_6 ),
        .I4(s_data_i[9]),
        .O(\graydata_o[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \graydata_o[7]_i_8 
       (.I0(\graydata_o[7]_i_4_n_0 ),
        .I1(s_data_i[8]),
        .I2(\graydata_o_reg[7]_i_9_n_7 ),
        .I3(\graydata_o_reg[7]_i_10_n_4 ),
        .I4(s_data_i[7]),
        .I5(s_data_i[10]),
        .O(\graydata_o[7]_i_8_n_0 ));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(Q[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(\graydata_o_reg[0]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(\graydata_o_reg[0]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(Q[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(\graydata_o_reg[1]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(\graydata_o_reg[1]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(\graydata_o_reg[2]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(\graydata_o_reg[2]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \graydata_o_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\graydata_o_reg[3]_i_1_n_0 ,\graydata_o_reg[3]_i_1_n_1 ,\graydata_o_reg[3]_i_1_n_2 ,\graydata_o_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\graydata_o[3]_i_2_n_0 ,\graydata_o[3]_i_3_n_0 ,\graydata_o[3]_i_4_n_0 ,s_data_i[7]}),
        .O(gray_nxt_r[3:0]),
        .S({\graydata_o[3]_i_5_n_0 ,\graydata_o[3]_i_6_n_0 ,\graydata_o[3]_i_7_n_0 ,\graydata_o[3]_i_8_n_0 }));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(\graydata_o_reg[3]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(\graydata_o_reg[3]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(Q[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(\graydata_o_reg[4]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(\graydata_o_reg[4]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(Q[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(\graydata_o_reg[5]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(\graydata_o_reg[5]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(\graydata_o_reg[6]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(\graydata_o_reg[6]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \graydata_o_reg[7]_i_1 
       (.CI(\graydata_o_reg[3]_i_1_n_0 ),
        .CO({\NLW_graydata_o_reg[7]_i_1_CO_UNCONNECTED [3],\graydata_o_reg[7]_i_1_n_1 ,\graydata_o_reg[7]_i_1_n_2 ,\graydata_o_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\graydata_o[7]_i_2_n_0 ,\graydata_o[7]_i_3_n_0 ,\graydata_o[7]_i_4_n_0 }),
        .O(gray_nxt_r[7:4]),
        .S({\graydata_o[7]_i_5_n_0 ,\graydata_o[7]_i_6_n_0 ,\graydata_o[7]_i_7_n_0 ,\graydata_o[7]_i_8_n_0 }));
  CARRY4 \graydata_o_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\graydata_o_reg[7]_i_10_n_0 ,\graydata_o_reg[7]_i_10_n_1 ,\graydata_o_reg[7]_i_10_n_2 ,\graydata_o_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\graydata_o[7]_i_17_n_0 ,\graydata_o[7]_i_18_n_0 ,\graydata_o[7]_i_19_n_0 ,s_data_i[11]}),
        .O({\graydata_o_reg[7]_i_10_n_4 ,\graydata_o_reg[7]_i_10_n_5 ,\graydata_o_reg[7]_i_10_n_6 ,\graydata_o_reg[7]_i_10_n_7 }),
        .S({\graydata_o[7]_i_20_n_0 ,\graydata_o[7]_i_21_n_0 ,\graydata_o[7]_i_22_n_0 ,\graydata_o[7]_i_23_n_0 }));
  CARRY4 \graydata_o_reg[7]_i_9 
       (.CI(\graydata_o_reg[7]_i_10_n_0 ),
        .CO({\graydata_o_reg[7]_i_9_n_0 ,\NLW_graydata_o_reg[7]_i_9_CO_UNCONNECTED [2],\graydata_o_reg[7]_i_9_n_2 ,\graydata_o_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,s_data_i[16],\graydata_o[7]_i_12_n_0 ,\graydata_o[7]_i_13_n_0 }),
        .O({\NLW_graydata_o_reg[7]_i_9_O_UNCONNECTED [3],\graydata_o_reg[7]_i_9_n_5 ,\graydata_o_reg[7]_i_9_n_6 ,\graydata_o_reg[7]_i_9_n_7 }),
        .S({1'b1,\graydata_o[7]_i_14_n_0 ,\graydata_o[7]_i_15_n_0 ,\graydata_o[7]_i_16_n_0 }));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(\graydata_o_reg[7]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(\graydata_o_reg[7]_rep__0_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    graydata_valid_o_i_1
       (.I0(s_data_valid_i),
        .I1(axis_prog_full),
        .O(graydata_valid_o_i_1_n_0));
  FDRE graydata_valid_o_reg
       (.C(clk_i),
        .CE(1'b1),
        .D(graydata_valid_o_i_1_n_0),
        .Q(graydata_valid),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_top
   (m_data_valid_o,
    m_data_o,
    DI,
    \stor_pixel_count_r_reg[7] ,
    \stor_pixel_count_r_reg[10] ,
    \stor_pixel_count_r_reg[11] ,
    \rdptr_r_reg[5] ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[5]_1 ,
    \rdptr_r_reg[5]_2 ,
    rdptr_r,
    rdptr_r_0,
    rdptr_r_1,
    rdptr_r_2,
    \rd_counter_r_reg[9] ,
    \wr_linepixel_counter_r_reg[9] ,
    \wrptr_r_reg[9] ,
    \wrptr_r_reg[9]_0 ,
    \wrptr_r_reg[9]_1 ,
    \wrptr_r_reg[9]_2 ,
    intr_o,
    s_data_ready_o,
    clk_i,
    rst_n_i,
    m_data_ready_i,
    Q,
    S,
    plusOp_carry__0,
    plusOp_carry__1,
    rd_counter_r1_carry__0,
    rd_counter_r1_carry__0_0,
    \rd_counter_r_reg[0] ,
    wr_linepixel_counter_r1_carry__0,
    wr_linepixel_counter_r1_carry__0_0,
    \wr_linepixel_counter_r_reg[0] ,
    rdptr_r1_carry__0,
    rdptr_r1_carry__0_0,
    \rdptr_r_reg[0]_rep ,
    rdptr_r1_carry__0_1,
    rdptr_r1_carry__0_2,
    \rdptr_r_reg[0]_rep_0 ,
    rdptr_r1_carry__0_3,
    rdptr_r1_carry__0_4,
    \rdptr_r_reg[0]_rep_1 ,
    rdptr_r1_carry__0_5,
    rdptr_r1_carry__0_6,
    \rdptr_r_reg[0]_rep_2 ,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    \wrptr_r_reg[0] ,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    \wrptr_r_reg[0]_0 ,
    wrptr_r1_carry__0_3,
    wrptr_r1_carry__0_4,
    \wrptr_r_reg[0]_1 ,
    wrptr_r1_carry__0_5,
    wrptr_r1_carry__0_6,
    \wrptr_r_reg[0]_2 ,
    s_data_i,
    s_data_valid_i,
    rd_counter_r1_carry,
    rd_counter_r1_carry_0,
    rd_counter_r1_carry__0_1,
    rd_counter_r1_carry__0_2,
    wr_linepixel_counter_r1_carry,
    wr_linepixel_counter_r1_carry_0,
    wr_linepixel_counter_r1_carry__0_1,
    wr_linepixel_counter_r1_carry__0_2);
  output m_data_valid_o;
  output [7:0]m_data_o;
  output [3:0]DI;
  output [3:0]\stor_pixel_count_r_reg[7] ;
  output [2:0]\stor_pixel_count_r_reg[10] ;
  output \stor_pixel_count_r_reg[11] ;
  output [3:0]\rdptr_r_reg[5] ;
  output [3:0]\rdptr_r_reg[5]_0 ;
  output [3:0]\rdptr_r_reg[5]_1 ;
  output [3:0]\rdptr_r_reg[5]_2 ;
  output [3:0]rdptr_r;
  output [3:0]rdptr_r_0;
  output [3:0]rdptr_r_1;
  output [3:0]rdptr_r_2;
  output [9:0]\rd_counter_r_reg[9] ;
  output [9:0]\wr_linepixel_counter_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9]_1 ;
  output [7:0]\wrptr_r_reg[9]_2 ;
  output intr_o;
  output s_data_ready_o;
  input clk_i;
  input rst_n_i;
  input m_data_ready_i;
  input [8:0]Q;
  input [2:0]S;
  input [3:0]plusOp_carry__0;
  input [3:0]plusOp_carry__1;
  input [2:0]rd_counter_r1_carry__0;
  input [1:0]rd_counter_r1_carry__0_0;
  input [0:0]\rd_counter_r_reg[0] ;
  input [2:0]wr_linepixel_counter_r1_carry__0;
  input [1:0]wr_linepixel_counter_r1_carry__0_0;
  input [0:0]\wr_linepixel_counter_r_reg[0] ;
  input [2:0]rdptr_r1_carry__0;
  input [1:0]rdptr_r1_carry__0_0;
  input [0:0]\rdptr_r_reg[0]_rep ;
  input [2:0]rdptr_r1_carry__0_1;
  input [1:0]rdptr_r1_carry__0_2;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]rdptr_r1_carry__0_3;
  input [1:0]rdptr_r1_carry__0_4;
  input [0:0]\rdptr_r_reg[0]_rep_1 ;
  input [2:0]rdptr_r1_carry__0_5;
  input [1:0]rdptr_r1_carry__0_6;
  input [0:0]\rdptr_r_reg[0]_rep_2 ;
  input [2:0]wrptr_r1_carry__0;
  input [1:0]wrptr_r1_carry__0_0;
  input [0:0]\wrptr_r_reg[0] ;
  input [2:0]wrptr_r1_carry__0_1;
  input [1:0]wrptr_r1_carry__0_2;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input [2:0]wrptr_r1_carry__0_3;
  input [1:0]wrptr_r1_carry__0_4;
  input [0:0]\wrptr_r_reg[0]_1 ;
  input [2:0]wrptr_r1_carry__0_5;
  input [1:0]wrptr_r1_carry__0_6;
  input [0:0]\wrptr_r_reg[0]_2 ;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input rd_counter_r1_carry;
  input rd_counter_r1_carry_0;
  input rd_counter_r1_carry__0_1;
  input rd_counter_r1_carry__0_2;
  input wr_linepixel_counter_r1_carry;
  input wr_linepixel_counter_r1_carry_0;
  input wr_linepixel_counter_r1_carry__0_1;
  input wr_linepixel_counter_r1_carry__0_2;

  wire [3:0]DI;
  wire [8:0]Q;
  wire [2:0]S;
  wire axis_prog_full;
  wire clk_i;
  wire [64:0]data_o;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire intr_o;
  wire kontrolle_inst_n_100;
  wire kontrolle_inst_n_101;
  wire kontrolle_inst_n_102;
  wire kontrolle_inst_n_103;
  wire kontrolle_inst_n_104;
  wire kontrolle_inst_n_105;
  wire kontrolle_inst_n_106;
  wire kontrolle_inst_n_107;
  wire kontrolle_inst_n_108;
  wire kontrolle_inst_n_109;
  wire kontrolle_inst_n_110;
  wire kontrolle_inst_n_111;
  wire kontrolle_inst_n_112;
  wire kontrolle_inst_n_113;
  wire kontrolle_inst_n_114;
  wire kontrolle_inst_n_115;
  wire kontrolle_inst_n_116;
  wire kontrolle_inst_n_117;
  wire kontrolle_inst_n_118;
  wire kontrolle_inst_n_119;
  wire kontrolle_inst_n_120;
  wire kontrolle_inst_n_121;
  wire kontrolle_inst_n_122;
  wire kontrolle_inst_n_123;
  wire kontrolle_inst_n_124;
  wire kontrolle_inst_n_125;
  wire kontrolle_inst_n_126;
  wire kontrolle_inst_n_127;
  wire kontrolle_inst_n_45;
  wire kontrolle_inst_n_46;
  wire kontrolle_inst_n_47;
  wire kontrolle_inst_n_48;
  wire kontrolle_inst_n_49;
  wire kontrolle_inst_n_50;
  wire kontrolle_inst_n_51;
  wire kontrolle_inst_n_95;
  wire kontrolle_inst_n_96;
  wire kontrolle_inst_n_97;
  wire kontrolle_inst_n_98;
  wire kontrolle_inst_n_99;
  wire [7:0]m_data_o;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [3:0]plusOp_carry__0;
  wire [3:0]plusOp_carry__1;
  wire rd_counter_r1_carry;
  wire rd_counter_r1_carry_0;
  wire [2:0]rd_counter_r1_carry__0;
  wire [1:0]rd_counter_r1_carry__0_0;
  wire rd_counter_r1_carry__0_1;
  wire rd_counter_r1_carry__0_2;
  wire [0:0]\rd_counter_r_reg[0] ;
  wire [9:0]\rd_counter_r_reg[9] ;
  wire [3:0]rdptr_r;
  wire [2:0]rdptr_r1_carry__0;
  wire [1:0]rdptr_r1_carry__0_0;
  wire [2:0]rdptr_r1_carry__0_1;
  wire [1:0]rdptr_r1_carry__0_2;
  wire [2:0]rdptr_r1_carry__0_3;
  wire [1:0]rdptr_r1_carry__0_4;
  wire [2:0]rdptr_r1_carry__0_5;
  wire [1:0]rdptr_r1_carry__0_6;
  wire [3:0]rdptr_r_0;
  wire [3:0]rdptr_r_1;
  wire [3:0]rdptr_r_2;
  wire [0:0]\rdptr_r_reg[0]_rep ;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire [0:0]\rdptr_r_reg[0]_rep_1 ;
  wire [0:0]\rdptr_r_reg[0]_rep_2 ;
  wire [3:0]\rdptr_r_reg[5] ;
  wire [3:0]\rdptr_r_reg[5]_0 ;
  wire [3:0]\rdptr_r_reg[5]_1 ;
  wire [3:0]\rdptr_r_reg[5]_2 ;
  wire rgbtogray_inst_n_10;
  wire rgbtogray_inst_n_11;
  wire rgbtogray_inst_n_12;
  wire rgbtogray_inst_n_13;
  wire rgbtogray_inst_n_14;
  wire rgbtogray_inst_n_15;
  wire rgbtogray_inst_n_16;
  wire rgbtogray_inst_n_17;
  wire rgbtogray_inst_n_18;
  wire rgbtogray_inst_n_19;
  wire rgbtogray_inst_n_20;
  wire rgbtogray_inst_n_21;
  wire rgbtogray_inst_n_22;
  wire rgbtogray_inst_n_23;
  wire rgbtogray_inst_n_24;
  wire rgbtogray_inst_n_9;
  wire rst_n_i;
  wire [16:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire sobel_input_valid;
  wire [0:0]sobel_res_data;
  wire sobel_res_valid;
  wire [2:0]\stor_pixel_count_r_reg[10] ;
  wire \stor_pixel_count_r_reg[11] ;
  wire [3:0]\stor_pixel_count_r_reg[7] ;
  wire wr_linepixel_counter_r1_carry;
  wire wr_linepixel_counter_r1_carry_0;
  wire [2:0]wr_linepixel_counter_r1_carry__0;
  wire [1:0]wr_linepixel_counter_r1_carry__0_0;
  wire wr_linepixel_counter_r1_carry__0_1;
  wire wr_linepixel_counter_r1_carry__0_2;
  wire [0:0]\wr_linepixel_counter_r_reg[0] ;
  wire [9:0]\wr_linepixel_counter_r_reg[9] ;
  wire [2:0]wrptr_r1_carry__0;
  wire [1:0]wrptr_r1_carry__0_0;
  wire [2:0]wrptr_r1_carry__0_1;
  wire [1:0]wrptr_r1_carry__0_2;
  wire [2:0]wrptr_r1_carry__0_3;
  wire [1:0]wrptr_r1_carry__0_4;
  wire [2:0]wrptr_r1_carry__0_5;
  wire [1:0]wrptr_r1_carry__0_6;
  wire [0:0]\wrptr_r_reg[0] ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire [0:0]\wrptr_r_reg[0]_1 ;
  wire [0:0]\wrptr_r_reg[0]_2 ;
  wire [7:0]\wrptr_r_reg[9] ;
  wire [7:0]\wrptr_r_reg[9]_0 ;
  wire [7:0]\wrptr_r_reg[9]_1 ;
  wire [7:0]\wrptr_r_reg[9]_2 ;
  wire NLW_ins_outputbuffer_rd_rst_busy_UNCONNECTED;
  wire NLW_ins_outputbuffer_s_axis_tready_UNCONNECTED;
  wire NLW_ins_outputbuffer_wr_rst_busy_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_faltung faltung_inst
       (.D({kontrolle_inst_n_104,kontrolle_inst_n_105,kontrolle_inst_n_106,kontrolle_inst_n_107,kontrolle_inst_n_108,kontrolle_inst_n_109,kontrolle_inst_n_110}),
        .clk_i(clk_i),
        .data_o({data_o[64],data_o[56:48],data_o[40],data_o[31:0]}),
        .\multiresh_r_reg[5][9]_0 ({kontrolle_inst_n_96,kontrolle_inst_n_97,kontrolle_inst_n_98,kontrolle_inst_n_99,kontrolle_inst_n_100,kontrolle_inst_n_101,kontrolle_inst_n_102,kontrolle_inst_n_103}),
        .\multiresv_r_reg[7][9]_0 ({kontrolle_inst_n_112,kontrolle_inst_n_113,kontrolle_inst_n_114,kontrolle_inst_n_115,kontrolle_inst_n_116,kontrolle_inst_n_117,kontrolle_inst_n_118,kontrolle_inst_n_119}),
        .s_axis_tvalid(sobel_res_valid),
        .sobel_data_o0(sobel_res_data),
        .sobel_input_valid(sobel_input_valid),
        .\sumresh_r_nxt[-1111111103]_0 (kontrolle_inst_n_111),
        .\sumresh_r_nxt[-1111111103]__1_0 (kontrolle_inst_n_95),
        .\sumresh_r_nxt[-1111111104]__2_0 ({kontrolle_inst_n_45,kontrolle_inst_n_46,kontrolle_inst_n_47,kontrolle_inst_n_48,kontrolle_inst_n_49,kontrolle_inst_n_50,kontrolle_inst_n_51}),
        .\sumresv_r_nxt[-1111111103]_0 ({kontrolle_inst_n_120,kontrolle_inst_n_121,kontrolle_inst_n_122,kontrolle_inst_n_123,kontrolle_inst_n_124,kontrolle_inst_n_125,kontrolle_inst_n_126,kontrolle_inst_n_127}));
  (* CHECK_LICENSE_TYPE = "fifo_generator_0,fifo_generator_v13_2_7,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_7,Vivado 2022.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0 ins_outputbuffer
       (.axis_prog_full(axis_prog_full),
        .m_axis_tdata(m_data_o),
        .m_axis_tready(m_data_ready_i),
        .m_axis_tvalid(m_data_valid_o),
        .rd_rst_busy(NLW_ins_outputbuffer_rd_rst_busy_UNCONNECTED),
        .s_aclk(clk_i),
        .s_aresetn(rst_n_i),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,sobel_res_data,1'b0,1'b0,1'b0}),
        .s_axis_tready(NLW_ins_outputbuffer_s_axis_tready_UNCONNECTED),
        .s_axis_tvalid(sobel_res_valid),
        .wr_rst_busy(NLW_ins_outputbuffer_wr_rst_busy_UNCONNECTED));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kontrolle kontrolle_inst
       (.ADDRA(\rdptr_r_reg[5] ),
        .D({kontrolle_inst_n_104,kontrolle_inst_n_105,kontrolle_inst_n_106,kontrolle_inst_n_107,kontrolle_inst_n_108,kontrolle_inst_n_109,kontrolle_inst_n_110}),
        .Q(Q),
        .S(S),
        .clk_i(clk_i),
        .data_o({data_o[64],data_o[56:48],data_o[40],data_o[31:0]}),
        .graydata_valid(graydata_valid),
        .intr_o(intr_o),
        .\multiresv_r[1][3]_i_26 (rgbtogray_inst_n_15),
        .\multiresv_r[1][3]_i_26_0 (rgbtogray_inst_n_21),
        .\multiresv_r[1][3]_i_26_1 (rgbtogray_inst_n_13),
        .\multiresv_r[1][6]_i_26 (rgbtogray_inst_n_11),
        .\multiresv_r[1][6]_i_26_0 (rgbtogray_inst_n_9),
        .\multiresv_r[1][6]_i_26_1 (rgbtogray_inst_n_17),
        .\multiresv_r[1][8]_i_10 (rgbtogray_inst_n_19),
        .\multiresv_r[1][8]_i_10_0 (rgbtogray_inst_n_23),
        .\nr_rdline_r_reg[1]_0 ({kontrolle_inst_n_45,kontrolle_inst_n_46,kontrolle_inst_n_47,kontrolle_inst_n_48,kontrolle_inst_n_49,kontrolle_inst_n_50,kontrolle_inst_n_51}),
        .\nr_rdline_r_reg[1]_1 (kontrolle_inst_n_95),
        .\nr_rdline_r_reg[1]_2 ({kontrolle_inst_n_96,kontrolle_inst_n_97,kontrolle_inst_n_98,kontrolle_inst_n_99,kontrolle_inst_n_100,kontrolle_inst_n_101,kontrolle_inst_n_102,kontrolle_inst_n_103}),
        .\nr_rdline_r_reg[1]_3 (kontrolle_inst_n_111),
        .\nr_rdline_r_reg[1]_4 ({kontrolle_inst_n_112,kontrolle_inst_n_113,kontrolle_inst_n_114,kontrolle_inst_n_115,kontrolle_inst_n_116,kontrolle_inst_n_117,kontrolle_inst_n_118,kontrolle_inst_n_119}),
        .\nr_rdline_r_reg[1]_5 ({kontrolle_inst_n_120,kontrolle_inst_n_121,kontrolle_inst_n_122,kontrolle_inst_n_123,kontrolle_inst_n_124,kontrolle_inst_n_125,kontrolle_inst_n_126,kontrolle_inst_n_127}),
        .plusOp_carry__0_0(plusOp_carry__0),
        .plusOp_carry__1_0(plusOp_carry__1),
        .rd_counter_r1_carry_0(rd_counter_r1_carry),
        .rd_counter_r1_carry_1(rd_counter_r1_carry_0),
        .rd_counter_r1_carry__0_0(rd_counter_r1_carry__0),
        .rd_counter_r1_carry__0_1(rd_counter_r1_carry__0_0),
        .rd_counter_r1_carry__0_2(rd_counter_r1_carry__0_1),
        .rd_counter_r1_carry__0_3(rd_counter_r1_carry__0_2),
        .\rd_counter_r_reg[0]_0 (\rd_counter_r_reg[0] ),
        .\rd_counter_r_reg[9]_0 (\rd_counter_r_reg[9] ),
        .rdptr_r1_carry__0(rdptr_r1_carry__0),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_0),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_1),
        .rdptr_r1_carry__0_2(rdptr_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rdptr_r1_carry__0_3),
        .rdptr_r1_carry__0_4(rdptr_r1_carry__0_4),
        .rdptr_r1_carry__0_5(rdptr_r1_carry__0_5),
        .rdptr_r1_carry__0_6(rdptr_r1_carry__0_6),
        .\rdptr_r_reg[0]_rep (\rdptr_r_reg[0]_rep ),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_0 ),
        .\rdptr_r_reg[0]_rep_1 (\rdptr_r_reg[0]_rep_1 ),
        .\rdptr_r_reg[0]_rep_2 (\rdptr_r_reg[0]_rep_2 ),
        .\rdptr_r_reg[5] (\rdptr_r_reg[5]_0 ),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_1 ),
        .\rdptr_r_reg[5]_1 (\rdptr_r_reg[5]_2 ),
        .\rdptr_r_reg[6] (rdptr_r[0]),
        .\rdptr_r_reg[6]_0 (rdptr_r_0[0]),
        .\rdptr_r_reg[6]_1 (rdptr_r_1[0]),
        .\rdptr_r_reg[6]_2 (rdptr_r_2[0]),
        .\rdptr_r_reg[7] (rdptr_r[1]),
        .\rdptr_r_reg[7]_0 (rdptr_r_0[1]),
        .\rdptr_r_reg[7]_1 (rdptr_r_1[1]),
        .\rdptr_r_reg[7]_2 (rdptr_r_2[1]),
        .\rdptr_r_reg[8] (rdptr_r[2]),
        .\rdptr_r_reg[8]_0 (rdptr_r_0[2]),
        .\rdptr_r_reg[8]_1 (rdptr_r_1[2]),
        .\rdptr_r_reg[8]_2 (rdptr_r_2[2]),
        .\rdptr_r_reg[9] (rdptr_r[3]),
        .\rdptr_r_reg[9]_0 (rdptr_r_0[3]),
        .\rdptr_r_reg[9]_1 (rdptr_r_1[3]),
        .\rdptr_r_reg[9]_2 (rdptr_r_2[3]),
        .rst_n_i(rst_n_i),
        .sobel_input_valid(sobel_input_valid),
        .\stor_pixel_count_r_reg[0]_0 (DI[0]),
        .\stor_pixel_count_r_reg[10]_0 (\stor_pixel_count_r_reg[10] [2]),
        .\stor_pixel_count_r_reg[11]_0 (\stor_pixel_count_r_reg[11] ),
        .\stor_pixel_count_r_reg[1]_0 (DI[1]),
        .\stor_pixel_count_r_reg[2]_0 (DI[2]),
        .\stor_pixel_count_r_reg[3]_0 (DI[3]),
        .\stor_pixel_count_r_reg[4]_0 (\stor_pixel_count_r_reg[7] [0]),
        .\stor_pixel_count_r_reg[5]_0 (\stor_pixel_count_r_reg[7] [1]),
        .\stor_pixel_count_r_reg[6]_0 (\stor_pixel_count_r_reg[7] [2]),
        .\stor_pixel_count_r_reg[7]_0 (\stor_pixel_count_r_reg[7] [3]),
        .\stor_pixel_count_r_reg[8]_0 (\stor_pixel_count_r_reg[10] [0]),
        .\stor_pixel_count_r_reg[9]_0 (\stor_pixel_count_r_reg[10] [1]),
        .\sumresh_r_nxt[-1111111104]__1_i_24 (rgbtogray_inst_n_20),
        .\sumresh_r_nxt[-1111111104]__1_i_24_0 (rgbtogray_inst_n_24),
        .\sumresh_r_nxt[-1111111106]__1_i_42 (rgbtogray_inst_n_12),
        .\sumresh_r_nxt[-1111111106]__1_i_42_0 (rgbtogray_inst_n_10),
        .\sumresh_r_nxt[-1111111106]__1_i_42_1 (rgbtogray_inst_n_18),
        .\sumresh_r_nxt[-1111111109]__1_i_42 (rgbtogray_inst_n_16),
        .\sumresh_r_nxt[-1111111109]__1_i_42_0 (rgbtogray_inst_n_22),
        .\sumresh_r_nxt[-1111111109]__1_i_42_1 (rgbtogray_inst_n_14),
        .\sumresv_r[-1111111104]_i_21 (graydata_o),
        .wr_linepixel_counter_r1_carry_0(wr_linepixel_counter_r1_carry),
        .wr_linepixel_counter_r1_carry_1(wr_linepixel_counter_r1_carry_0),
        .wr_linepixel_counter_r1_carry__0_0(wr_linepixel_counter_r1_carry__0),
        .wr_linepixel_counter_r1_carry__0_1(wr_linepixel_counter_r1_carry__0_0),
        .wr_linepixel_counter_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_1),
        .wr_linepixel_counter_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_2),
        .\wr_linepixel_counter_r_reg[0]_0 (\wr_linepixel_counter_r_reg[0] ),
        .\wr_linepixel_counter_r_reg[9]_0 (\wr_linepixel_counter_r_reg[9] ),
        .wrptr_r1_carry__0(wrptr_r1_carry__0),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_0),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_1),
        .wrptr_r1_carry__0_2(wrptr_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wrptr_r1_carry__0_3),
        .wrptr_r1_carry__0_4(wrptr_r1_carry__0_4),
        .wrptr_r1_carry__0_5(wrptr_r1_carry__0_5),
        .wrptr_r1_carry__0_6(wrptr_r1_carry__0_6),
        .\wrptr_r_reg[0] (\wrptr_r_reg[0] ),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_0 ),
        .\wrptr_r_reg[0]_1 (\wrptr_r_reg[0]_1 ),
        .\wrptr_r_reg[0]_2 (\wrptr_r_reg[0]_2 ),
        .\wrptr_r_reg[9] (\wrptr_r_reg[9] ),
        .\wrptr_r_reg[9]_0 (\wrptr_r_reg[9]_0 ),
        .\wrptr_r_reg[9]_1 (\wrptr_r_reg[9]_1 ),
        .\wrptr_r_reg[9]_2 (\wrptr_r_reg[9]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgbtogray rgbtogray_inst
       (.Q(graydata_o),
        .axis_prog_full(axis_prog_full),
        .clk_i(clk_i),
        .\graydata_o_reg[0]_rep_0 (rgbtogray_inst_n_15),
        .\graydata_o_reg[0]_rep__0_0 (rgbtogray_inst_n_16),
        .\graydata_o_reg[1]_rep_0 (rgbtogray_inst_n_21),
        .\graydata_o_reg[1]_rep__0_0 (rgbtogray_inst_n_22),
        .\graydata_o_reg[2]_rep_0 (rgbtogray_inst_n_13),
        .\graydata_o_reg[2]_rep__0_0 (rgbtogray_inst_n_14),
        .\graydata_o_reg[3]_rep_0 (rgbtogray_inst_n_11),
        .\graydata_o_reg[3]_rep__0_0 (rgbtogray_inst_n_12),
        .\graydata_o_reg[4]_rep_0 (rgbtogray_inst_n_9),
        .\graydata_o_reg[4]_rep__0_0 (rgbtogray_inst_n_10),
        .\graydata_o_reg[5]_rep_0 (rgbtogray_inst_n_17),
        .\graydata_o_reg[5]_rep__0_0 (rgbtogray_inst_n_18),
        .\graydata_o_reg[6]_rep_0 (rgbtogray_inst_n_19),
        .\graydata_o_reg[6]_rep__0_0 (rgbtogray_inst_n_20),
        .\graydata_o_reg[7]_rep_0 (rgbtogray_inst_n_23),
        .\graydata_o_reg[7]_rep__0_0 (rgbtogray_inst_n_24),
        .graydata_valid(graydata_valid),
        .s_data_i(s_data_i),
        .s_data_valid_i(s_data_valid_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_data_ready_o_INST_0
       (.I0(axis_prog_full),
        .O(s_data_ready_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_v1_0
   (stor_counter,
    rd_counter,
    wr_line_counter,
    Q,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_rdata,
    s_axi_lite_rvalid,
    m_data_valid_o,
    m_data_o,
    intr_o,
    s_axi_lite_bvalid,
    s_data_ready_o,
    clk_i,
    s_data_i,
    s_data_valid_i,
    s_axi_lite_aclk,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_arvalid,
    s_axi_lite_wstrb,
    rst_n_i,
    m_data_ready_i,
    s_axi_lite_aresetn,
    s_axi_lite_bready,
    s_axi_lite_rready);
  output [11:0]stor_counter;
  output [9:0]rd_counter;
  output [9:0]wr_line_counter;
  output [9:0]Q;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output [31:0]s_axi_lite_rdata;
  output s_axi_lite_rvalid;
  output m_data_valid_o;
  output [7:0]m_data_o;
  output intr_o;
  output s_axi_lite_bvalid;
  output s_data_ready_o;
  input clk_i;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input s_axi_lite_aclk;
  input [1:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input [31:0]s_axi_lite_wdata;
  input [1:0]s_axi_lite_araddr;
  input s_axi_lite_arvalid;
  input [3:0]s_axi_lite_wstrb;
  input rst_n_i;
  input m_data_ready_i;
  input s_axi_lite_aresetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;

  wire [9:0]Q;
  wire clk_i;
  wire intr_o;
  wire [9:6]\kontrolle_inst/line0/rdptr_r ;
  wire [5:2]\kontrolle_inst/line0/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line1/rdptr_r ;
  wire [5:2]\kontrolle_inst/line1/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line2/rdptr_r ;
  wire [5:2]\kontrolle_inst/line2/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line3/rdptr_r ;
  wire [5:2]\kontrolle_inst/line3/rdptr_r_reg__0 ;
  wire [7:0]m_data_o;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [9:0]rd_counter;
  wire rst_n_i;
  wire s_axi_lite_aclk;
  wire [1:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [1:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [16:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire sobel_top_inst_n_100;
  wire sobel_top_inst_n_101;
  wire sobel_top_inst_n_102;
  wire sobel_top_inst_n_103;
  wire sobel_top_inst_n_104;
  wire sobel_top_inst_n_73;
  wire sobel_top_inst_n_74;
  wire sobel_top_inst_n_75;
  wire sobel_top_inst_n_76;
  wire sobel_top_inst_n_77;
  wire sobel_top_inst_n_78;
  wire sobel_top_inst_n_79;
  wire sobel_top_inst_n_80;
  wire sobel_top_inst_n_89;
  wire sobel_top_inst_n_90;
  wire sobel_top_inst_n_91;
  wire sobel_top_inst_n_92;
  wire sobel_top_inst_n_93;
  wire sobel_top_inst_n_94;
  wire sobel_top_inst_n_95;
  wire sobel_top_inst_n_96;
  wire sobel_top_inst_n_97;
  wire sobel_top_inst_n_98;
  wire sobel_top_inst_n_99;
  wire sobel_v1_0_s_axi_lite_inst_n_18;
  wire sobel_v1_0_s_axi_lite_inst_n_19;
  wire sobel_v1_0_s_axi_lite_inst_n_20;
  wire sobel_v1_0_s_axi_lite_inst_n_21;
  wire sobel_v1_0_s_axi_lite_inst_n_22;
  wire sobel_v1_0_s_axi_lite_inst_n_23;
  wire sobel_v1_0_s_axi_lite_inst_n_24;
  wire sobel_v1_0_s_axi_lite_inst_n_25;
  wire sobel_v1_0_s_axi_lite_inst_n_26;
  wire sobel_v1_0_s_axi_lite_inst_n_27;
  wire sobel_v1_0_s_axi_lite_inst_n_28;
  wire sobel_v1_0_s_axi_lite_inst_n_29;
  wire sobel_v1_0_s_axi_lite_inst_n_30;
  wire sobel_v1_0_s_axi_lite_inst_n_31;
  wire sobel_v1_0_s_axi_lite_inst_n_32;
  wire sobel_v1_0_s_axi_lite_inst_n_33;
  wire sobel_v1_0_s_axi_lite_inst_n_34;
  wire sobel_v1_0_s_axi_lite_inst_n_35;
  wire sobel_v1_0_s_axi_lite_inst_n_36;
  wire sobel_v1_0_s_axi_lite_inst_n_37;
  wire sobel_v1_0_s_axi_lite_inst_n_38;
  wire sobel_v1_0_s_axi_lite_inst_n_39;
  wire sobel_v1_0_s_axi_lite_inst_n_40;
  wire sobel_v1_0_s_axi_lite_inst_n_41;
  wire sobel_v1_0_s_axi_lite_inst_n_42;
  wire sobel_v1_0_s_axi_lite_inst_n_43;
  wire sobel_v1_0_s_axi_lite_inst_n_44;
  wire sobel_v1_0_s_axi_lite_inst_n_45;
  wire sobel_v1_0_s_axi_lite_inst_n_46;
  wire sobel_v1_0_s_axi_lite_inst_n_47;
  wire sobel_v1_0_s_axi_lite_inst_n_48;
  wire sobel_v1_0_s_axi_lite_inst_n_49;
  wire sobel_v1_0_s_axi_lite_inst_n_5;
  wire sobel_v1_0_s_axi_lite_inst_n_50;
  wire sobel_v1_0_s_axi_lite_inst_n_51;
  wire sobel_v1_0_s_axi_lite_inst_n_52;
  wire sobel_v1_0_s_axi_lite_inst_n_53;
  wire sobel_v1_0_s_axi_lite_inst_n_54;
  wire sobel_v1_0_s_axi_lite_inst_n_55;
  wire sobel_v1_0_s_axi_lite_inst_n_56;
  wire sobel_v1_0_s_axi_lite_inst_n_57;
  wire sobel_v1_0_s_axi_lite_inst_n_58;
  wire sobel_v1_0_s_axi_lite_inst_n_59;
  wire sobel_v1_0_s_axi_lite_inst_n_6;
  wire sobel_v1_0_s_axi_lite_inst_n_60;
  wire sobel_v1_0_s_axi_lite_inst_n_61;
  wire sobel_v1_0_s_axi_lite_inst_n_62;
  wire sobel_v1_0_s_axi_lite_inst_n_63;
  wire sobel_v1_0_s_axi_lite_inst_n_64;
  wire sobel_v1_0_s_axi_lite_inst_n_65;
  wire sobel_v1_0_s_axi_lite_inst_n_66;
  wire sobel_v1_0_s_axi_lite_inst_n_67;
  wire sobel_v1_0_s_axi_lite_inst_n_68;
  wire sobel_v1_0_s_axi_lite_inst_n_69;
  wire sobel_v1_0_s_axi_lite_inst_n_7;
  wire sobel_v1_0_s_axi_lite_inst_n_70;
  wire sobel_v1_0_s_axi_lite_inst_n_71;
  wire sobel_v1_0_s_axi_lite_inst_n_72;
  wire sobel_v1_0_s_axi_lite_inst_n_73;
  wire sobel_v1_0_s_axi_lite_inst_n_74;
  wire sobel_v1_0_s_axi_lite_inst_n_75;
  wire sobel_v1_0_s_axi_lite_inst_n_76;
  wire sobel_v1_0_s_axi_lite_inst_n_77;
  wire sobel_v1_0_s_axi_lite_inst_n_78;
  wire sobel_v1_0_s_axi_lite_inst_n_79;
  wire sobel_v1_0_s_axi_lite_inst_n_80;
  wire sobel_v1_0_s_axi_lite_inst_n_81;
  wire sobel_v1_0_s_axi_lite_inst_n_82;
  wire sobel_v1_0_s_axi_lite_inst_n_83;
  wire sobel_v1_0_s_axi_lite_inst_n_84;
  wire sobel_v1_0_s_axi_lite_inst_n_85;
  wire sobel_v1_0_s_axi_lite_inst_n_86;
  wire sobel_v1_0_s_axi_lite_inst_n_87;
  wire sobel_v1_0_s_axi_lite_inst_n_88;
  wire sobel_v1_0_s_axi_lite_inst_n_89;
  wire sobel_v1_0_s_axi_lite_inst_n_90;
  wire sobel_v1_0_s_axi_lite_inst_n_91;
  wire sobel_v1_0_s_axi_lite_inst_n_92;
  wire sobel_v1_0_s_axi_lite_inst_n_93;
  wire [11:0]stor_counter;
  wire [9:0]wr_line_counter;
  wire [9:2]wrptr_r_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_top sobel_top_inst
       (.DI(stor_counter[3:0]),
        .Q(Q[8:0]),
        .S({sobel_v1_0_s_axi_lite_inst_n_5,sobel_v1_0_s_axi_lite_inst_n_6,sobel_v1_0_s_axi_lite_inst_n_7}),
        .clk_i(clk_i),
        .intr_o(intr_o),
        .m_data_o(m_data_o),
        .m_data_ready_i(m_data_ready_i),
        .m_data_valid_o(m_data_valid_o),
        .plusOp_carry__0({sobel_v1_0_s_axi_lite_inst_n_18,sobel_v1_0_s_axi_lite_inst_n_19,sobel_v1_0_s_axi_lite_inst_n_20,sobel_v1_0_s_axi_lite_inst_n_21}),
        .plusOp_carry__1({sobel_v1_0_s_axi_lite_inst_n_22,sobel_v1_0_s_axi_lite_inst_n_23,sobel_v1_0_s_axi_lite_inst_n_24,sobel_v1_0_s_axi_lite_inst_n_25}),
        .rd_counter_r1_carry(sobel_v1_0_s_axi_lite_inst_n_76),
        .rd_counter_r1_carry_0(sobel_v1_0_s_axi_lite_inst_n_77),
        .rd_counter_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_26,sobel_v1_0_s_axi_lite_inst_n_27,sobel_v1_0_s_axi_lite_inst_n_28}),
        .rd_counter_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_29,sobel_v1_0_s_axi_lite_inst_n_30}),
        .rd_counter_r1_carry__0_1(sobel_v1_0_s_axi_lite_inst_n_79),
        .rd_counter_r1_carry__0_2(sobel_v1_0_s_axi_lite_inst_n_80),
        .\rd_counter_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_78),
        .\rd_counter_r_reg[9] (rd_counter),
        .rdptr_r(\kontrolle_inst/line2/rdptr_r ),
        .rdptr_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_31,sobel_v1_0_s_axi_lite_inst_n_32,sobel_v1_0_s_axi_lite_inst_n_33}),
        .rdptr_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_34,sobel_v1_0_s_axi_lite_inst_n_35}),
        .rdptr_r1_carry__0_1({sobel_v1_0_s_axi_lite_inst_n_36,sobel_v1_0_s_axi_lite_inst_n_37,sobel_v1_0_s_axi_lite_inst_n_38}),
        .rdptr_r1_carry__0_2({sobel_v1_0_s_axi_lite_inst_n_39,sobel_v1_0_s_axi_lite_inst_n_40}),
        .rdptr_r1_carry__0_3({sobel_v1_0_s_axi_lite_inst_n_41,sobel_v1_0_s_axi_lite_inst_n_42,sobel_v1_0_s_axi_lite_inst_n_43}),
        .rdptr_r1_carry__0_4({sobel_v1_0_s_axi_lite_inst_n_44,sobel_v1_0_s_axi_lite_inst_n_45}),
        .rdptr_r1_carry__0_5({sobel_v1_0_s_axi_lite_inst_n_46,sobel_v1_0_s_axi_lite_inst_n_47,sobel_v1_0_s_axi_lite_inst_n_48}),
        .rdptr_r1_carry__0_6({sobel_v1_0_s_axi_lite_inst_n_49,sobel_v1_0_s_axi_lite_inst_n_50}),
        .rdptr_r_0(\kontrolle_inst/line3/rdptr_r ),
        .rdptr_r_1(\kontrolle_inst/line0/rdptr_r ),
        .rdptr_r_2(\kontrolle_inst/line1/rdptr_r ),
        .\rdptr_r_reg[0]_rep (sobel_v1_0_s_axi_lite_inst_n_86),
        .\rdptr_r_reg[0]_rep_0 (sobel_v1_0_s_axi_lite_inst_n_87),
        .\rdptr_r_reg[0]_rep_1 (sobel_v1_0_s_axi_lite_inst_n_88),
        .\rdptr_r_reg[0]_rep_2 (sobel_v1_0_s_axi_lite_inst_n_89),
        .\rdptr_r_reg[5] (\kontrolle_inst/line0/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_0 (\kontrolle_inst/line1/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_1 (\kontrolle_inst/line2/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_2 (\kontrolle_inst/line3/rdptr_r_reg__0 ),
        .rst_n_i(rst_n_i),
        .s_data_i(s_data_i),
        .s_data_ready_o(s_data_ready_o),
        .s_data_valid_i(s_data_valid_i),
        .\stor_pixel_count_r_reg[10] (stor_counter[10:8]),
        .\stor_pixel_count_r_reg[11] (stor_counter[11]),
        .\stor_pixel_count_r_reg[7] (stor_counter[7:4]),
        .wr_linepixel_counter_r1_carry(sobel_v1_0_s_axi_lite_inst_n_81),
        .wr_linepixel_counter_r1_carry_0(sobel_v1_0_s_axi_lite_inst_n_82),
        .wr_linepixel_counter_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_51,sobel_v1_0_s_axi_lite_inst_n_52,sobel_v1_0_s_axi_lite_inst_n_53}),
        .wr_linepixel_counter_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_54,sobel_v1_0_s_axi_lite_inst_n_55}),
        .wr_linepixel_counter_r1_carry__0_1(sobel_v1_0_s_axi_lite_inst_n_84),
        .wr_linepixel_counter_r1_carry__0_2(sobel_v1_0_s_axi_lite_inst_n_85),
        .\wr_linepixel_counter_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_83),
        .\wr_linepixel_counter_r_reg[9] (wr_line_counter),
        .wrptr_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_56,sobel_v1_0_s_axi_lite_inst_n_57,sobel_v1_0_s_axi_lite_inst_n_58}),
        .wrptr_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_59,sobel_v1_0_s_axi_lite_inst_n_60}),
        .wrptr_r1_carry__0_1({sobel_v1_0_s_axi_lite_inst_n_61,sobel_v1_0_s_axi_lite_inst_n_62,sobel_v1_0_s_axi_lite_inst_n_63}),
        .wrptr_r1_carry__0_2({sobel_v1_0_s_axi_lite_inst_n_64,sobel_v1_0_s_axi_lite_inst_n_65}),
        .wrptr_r1_carry__0_3({sobel_v1_0_s_axi_lite_inst_n_66,sobel_v1_0_s_axi_lite_inst_n_67,sobel_v1_0_s_axi_lite_inst_n_68}),
        .wrptr_r1_carry__0_4({sobel_v1_0_s_axi_lite_inst_n_69,sobel_v1_0_s_axi_lite_inst_n_70}),
        .wrptr_r1_carry__0_5({sobel_v1_0_s_axi_lite_inst_n_71,sobel_v1_0_s_axi_lite_inst_n_72,sobel_v1_0_s_axi_lite_inst_n_73}),
        .wrptr_r1_carry__0_6({sobel_v1_0_s_axi_lite_inst_n_74,sobel_v1_0_s_axi_lite_inst_n_75}),
        .\wrptr_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_90),
        .\wrptr_r_reg[0]_0 (sobel_v1_0_s_axi_lite_inst_n_91),
        .\wrptr_r_reg[0]_1 (sobel_v1_0_s_axi_lite_inst_n_92),
        .\wrptr_r_reg[0]_2 (sobel_v1_0_s_axi_lite_inst_n_93),
        .\wrptr_r_reg[9] ({sobel_top_inst_n_73,sobel_top_inst_n_74,sobel_top_inst_n_75,sobel_top_inst_n_76,sobel_top_inst_n_77,sobel_top_inst_n_78,sobel_top_inst_n_79,sobel_top_inst_n_80}),
        .\wrptr_r_reg[9]_0 (wrptr_r_reg),
        .\wrptr_r_reg[9]_1 ({sobel_top_inst_n_89,sobel_top_inst_n_90,sobel_top_inst_n_91,sobel_top_inst_n_92,sobel_top_inst_n_93,sobel_top_inst_n_94,sobel_top_inst_n_95,sobel_top_inst_n_96}),
        .\wrptr_r_reg[9]_2 ({sobel_top_inst_n_97,sobel_top_inst_n_98,sobel_top_inst_n_99,sobel_top_inst_n_100,sobel_top_inst_n_101,sobel_top_inst_n_102,sobel_top_inst_n_103,sobel_top_inst_n_104}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_v1_0_S_AXI_Lite sobel_v1_0_s_axi_lite_inst
       (.Q(Q),
        .S({sobel_v1_0_s_axi_lite_inst_n_5,sobel_v1_0_s_axi_lite_inst_n_6,sobel_v1_0_s_axi_lite_inst_n_7}),
        .axi_arready_reg_0(s_axi_lite_arready),
        .axi_awready_reg_0(s_axi_lite_awready),
        .axi_wready_reg_0(s_axi_lite_wready),
        .rd_counter(rd_counter[9:2]),
        .\rd_counter_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_78),
        .rdptr_r(\kontrolle_inst/line0/rdptr_r ),
        .rdptr_r1_carry(\kontrolle_inst/line0/rdptr_r_reg__0 ),
        .rdptr_r1_carry_0(\kontrolle_inst/line1/rdptr_r_reg__0 ),
        .rdptr_r1_carry_1(\kontrolle_inst/line2/rdptr_r_reg__0 ),
        .rdptr_r1_carry_2(\kontrolle_inst/line3/rdptr_r_reg__0 ),
        .rdptr_r_0(\kontrolle_inst/line1/rdptr_r ),
        .rdptr_r_1(\kontrolle_inst/line2/rdptr_r ),
        .rdptr_r_2(\kontrolle_inst/line3/rdptr_r ),
        .\rdptr_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_86),
        .\rdptr_r_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_87),
        .\rdptr_r_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_88),
        .\rdptr_r_reg[8]_2 (sobel_v1_0_s_axi_lite_inst_n_89),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wstrb(s_axi_lite_wstrb),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .\slv_reg0_reg[3]_0 (sobel_v1_0_s_axi_lite_inst_n_76),
        .\slv_reg0_reg[3]_1 (sobel_v1_0_s_axi_lite_inst_n_81),
        .\slv_reg0_reg[4]_0 (sobel_v1_0_s_axi_lite_inst_n_77),
        .\slv_reg0_reg[4]_1 (sobel_v1_0_s_axi_lite_inst_n_82),
        .\slv_reg0_reg[5]_0 ({sobel_v1_0_s_axi_lite_inst_n_18,sobel_v1_0_s_axi_lite_inst_n_19,sobel_v1_0_s_axi_lite_inst_n_20,sobel_v1_0_s_axi_lite_inst_n_21}),
        .\slv_reg0_reg[6]_0 ({sobel_v1_0_s_axi_lite_inst_n_26,sobel_v1_0_s_axi_lite_inst_n_27,sobel_v1_0_s_axi_lite_inst_n_28}),
        .\slv_reg0_reg[6]_1 ({sobel_v1_0_s_axi_lite_inst_n_29,sobel_v1_0_s_axi_lite_inst_n_30}),
        .\slv_reg0_reg[6]_10 ({sobel_v1_0_s_axi_lite_inst_n_51,sobel_v1_0_s_axi_lite_inst_n_52,sobel_v1_0_s_axi_lite_inst_n_53}),
        .\slv_reg0_reg[6]_11 ({sobel_v1_0_s_axi_lite_inst_n_54,sobel_v1_0_s_axi_lite_inst_n_55}),
        .\slv_reg0_reg[6]_12 ({sobel_v1_0_s_axi_lite_inst_n_56,sobel_v1_0_s_axi_lite_inst_n_57,sobel_v1_0_s_axi_lite_inst_n_58}),
        .\slv_reg0_reg[6]_13 ({sobel_v1_0_s_axi_lite_inst_n_59,sobel_v1_0_s_axi_lite_inst_n_60}),
        .\slv_reg0_reg[6]_14 ({sobel_v1_0_s_axi_lite_inst_n_61,sobel_v1_0_s_axi_lite_inst_n_62,sobel_v1_0_s_axi_lite_inst_n_63}),
        .\slv_reg0_reg[6]_15 ({sobel_v1_0_s_axi_lite_inst_n_64,sobel_v1_0_s_axi_lite_inst_n_65}),
        .\slv_reg0_reg[6]_16 ({sobel_v1_0_s_axi_lite_inst_n_66,sobel_v1_0_s_axi_lite_inst_n_67,sobel_v1_0_s_axi_lite_inst_n_68}),
        .\slv_reg0_reg[6]_17 ({sobel_v1_0_s_axi_lite_inst_n_69,sobel_v1_0_s_axi_lite_inst_n_70}),
        .\slv_reg0_reg[6]_18 ({sobel_v1_0_s_axi_lite_inst_n_71,sobel_v1_0_s_axi_lite_inst_n_72,sobel_v1_0_s_axi_lite_inst_n_73}),
        .\slv_reg0_reg[6]_19 ({sobel_v1_0_s_axi_lite_inst_n_74,sobel_v1_0_s_axi_lite_inst_n_75}),
        .\slv_reg0_reg[6]_2 ({sobel_v1_0_s_axi_lite_inst_n_31,sobel_v1_0_s_axi_lite_inst_n_32,sobel_v1_0_s_axi_lite_inst_n_33}),
        .\slv_reg0_reg[6]_3 ({sobel_v1_0_s_axi_lite_inst_n_34,sobel_v1_0_s_axi_lite_inst_n_35}),
        .\slv_reg0_reg[6]_4 ({sobel_v1_0_s_axi_lite_inst_n_36,sobel_v1_0_s_axi_lite_inst_n_37,sobel_v1_0_s_axi_lite_inst_n_38}),
        .\slv_reg0_reg[6]_5 ({sobel_v1_0_s_axi_lite_inst_n_39,sobel_v1_0_s_axi_lite_inst_n_40}),
        .\slv_reg0_reg[6]_6 ({sobel_v1_0_s_axi_lite_inst_n_41,sobel_v1_0_s_axi_lite_inst_n_42,sobel_v1_0_s_axi_lite_inst_n_43}),
        .\slv_reg0_reg[6]_7 ({sobel_v1_0_s_axi_lite_inst_n_44,sobel_v1_0_s_axi_lite_inst_n_45}),
        .\slv_reg0_reg[6]_8 ({sobel_v1_0_s_axi_lite_inst_n_46,sobel_v1_0_s_axi_lite_inst_n_47,sobel_v1_0_s_axi_lite_inst_n_48}),
        .\slv_reg0_reg[6]_9 ({sobel_v1_0_s_axi_lite_inst_n_49,sobel_v1_0_s_axi_lite_inst_n_50}),
        .\slv_reg0_reg[7]_0 (sobel_v1_0_s_axi_lite_inst_n_79),
        .\slv_reg0_reg[7]_1 (sobel_v1_0_s_axi_lite_inst_n_84),
        .\slv_reg0_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_80),
        .\slv_reg0_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_85),
        .\slv_reg0_reg[9]_0 ({sobel_v1_0_s_axi_lite_inst_n_22,sobel_v1_0_s_axi_lite_inst_n_23,sobel_v1_0_s_axi_lite_inst_n_24,sobel_v1_0_s_axi_lite_inst_n_25}),
        .wr_line_counter(wr_line_counter[9:2]),
        .\wr_linepixel_counter_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_83),
        .wrptr_r1_carry__0({sobel_top_inst_n_73,sobel_top_inst_n_74,sobel_top_inst_n_75,sobel_top_inst_n_76,sobel_top_inst_n_77,sobel_top_inst_n_78,sobel_top_inst_n_79,sobel_top_inst_n_80}),
        .wrptr_r1_carry__0_0(wrptr_r_reg),
        .wrptr_r1_carry__0_1({sobel_top_inst_n_89,sobel_top_inst_n_90,sobel_top_inst_n_91,sobel_top_inst_n_92,sobel_top_inst_n_93,sobel_top_inst_n_94,sobel_top_inst_n_95,sobel_top_inst_n_96}),
        .wrptr_r1_carry__0_2({sobel_top_inst_n_97,sobel_top_inst_n_98,sobel_top_inst_n_99,sobel_top_inst_n_100,sobel_top_inst_n_101,sobel_top_inst_n_102,sobel_top_inst_n_103,sobel_top_inst_n_104}),
        .\wrptr_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_90),
        .\wrptr_r_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_91),
        .\wrptr_r_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_92),
        .\wrptr_r_reg[8]_2 (sobel_v1_0_s_axi_lite_inst_n_93));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_v1_0_S_AXI_Lite
   (axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    S,
    Q,
    \slv_reg0_reg[5]_0 ,
    \slv_reg0_reg[9]_0 ,
    \slv_reg0_reg[6]_0 ,
    \slv_reg0_reg[6]_1 ,
    \slv_reg0_reg[6]_2 ,
    \slv_reg0_reg[6]_3 ,
    \slv_reg0_reg[6]_4 ,
    \slv_reg0_reg[6]_5 ,
    \slv_reg0_reg[6]_6 ,
    \slv_reg0_reg[6]_7 ,
    \slv_reg0_reg[6]_8 ,
    \slv_reg0_reg[6]_9 ,
    \slv_reg0_reg[6]_10 ,
    \slv_reg0_reg[6]_11 ,
    \slv_reg0_reg[6]_12 ,
    \slv_reg0_reg[6]_13 ,
    \slv_reg0_reg[6]_14 ,
    \slv_reg0_reg[6]_15 ,
    \slv_reg0_reg[6]_16 ,
    \slv_reg0_reg[6]_17 ,
    \slv_reg0_reg[6]_18 ,
    \slv_reg0_reg[6]_19 ,
    \slv_reg0_reg[3]_0 ,
    \slv_reg0_reg[4]_0 ,
    \rd_counter_r_reg[8] ,
    \slv_reg0_reg[7]_0 ,
    \slv_reg0_reg[8]_0 ,
    \slv_reg0_reg[3]_1 ,
    \slv_reg0_reg[4]_1 ,
    \wr_linepixel_counter_r_reg[8] ,
    \slv_reg0_reg[7]_1 ,
    \slv_reg0_reg[8]_1 ,
    \rdptr_r_reg[8] ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[8]_1 ,
    \rdptr_r_reg[8]_2 ,
    \wrptr_r_reg[8] ,
    \wrptr_r_reg[8]_0 ,
    \wrptr_r_reg[8]_1 ,
    \wrptr_r_reg[8]_2 ,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    rd_counter,
    rdptr_r,
    rdptr_r_0,
    rdptr_r_1,
    rdptr_r_2,
    wr_line_counter,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    rdptr_r1_carry,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    s_axi_lite_aresetn,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_rready,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_wstrb);
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [2:0]S;
  output [9:0]Q;
  output [3:0]\slv_reg0_reg[5]_0 ;
  output [3:0]\slv_reg0_reg[9]_0 ;
  output [2:0]\slv_reg0_reg[6]_0 ;
  output [1:0]\slv_reg0_reg[6]_1 ;
  output [2:0]\slv_reg0_reg[6]_2 ;
  output [1:0]\slv_reg0_reg[6]_3 ;
  output [2:0]\slv_reg0_reg[6]_4 ;
  output [1:0]\slv_reg0_reg[6]_5 ;
  output [2:0]\slv_reg0_reg[6]_6 ;
  output [1:0]\slv_reg0_reg[6]_7 ;
  output [2:0]\slv_reg0_reg[6]_8 ;
  output [1:0]\slv_reg0_reg[6]_9 ;
  output [2:0]\slv_reg0_reg[6]_10 ;
  output [1:0]\slv_reg0_reg[6]_11 ;
  output [2:0]\slv_reg0_reg[6]_12 ;
  output [1:0]\slv_reg0_reg[6]_13 ;
  output [2:0]\slv_reg0_reg[6]_14 ;
  output [1:0]\slv_reg0_reg[6]_15 ;
  output [2:0]\slv_reg0_reg[6]_16 ;
  output [1:0]\slv_reg0_reg[6]_17 ;
  output [2:0]\slv_reg0_reg[6]_18 ;
  output [1:0]\slv_reg0_reg[6]_19 ;
  output \slv_reg0_reg[3]_0 ;
  output \slv_reg0_reg[4]_0 ;
  output [0:0]\rd_counter_r_reg[8] ;
  output \slv_reg0_reg[7]_0 ;
  output \slv_reg0_reg[8]_0 ;
  output \slv_reg0_reg[3]_1 ;
  output \slv_reg0_reg[4]_1 ;
  output [0:0]\wr_linepixel_counter_r_reg[8] ;
  output \slv_reg0_reg[7]_1 ;
  output \slv_reg0_reg[8]_1 ;
  output [0:0]\rdptr_r_reg[8] ;
  output [0:0]\rdptr_r_reg[8]_0 ;
  output [0:0]\rdptr_r_reg[8]_1 ;
  output [0:0]\rdptr_r_reg[8]_2 ;
  output [0:0]\wrptr_r_reg[8] ;
  output [0:0]\wrptr_r_reg[8]_0 ;
  output [0:0]\wrptr_r_reg[8]_1 ;
  output [0:0]\wrptr_r_reg[8]_2 ;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [7:0]rd_counter;
  input [3:0]rdptr_r;
  input [3:0]rdptr_r_0;
  input [3:0]rdptr_r_1;
  input [3:0]rdptr_r_2;
  input [7:0]wr_line_counter;
  input [7:0]wrptr_r1_carry__0;
  input [7:0]wrptr_r1_carry__0_0;
  input [7:0]wrptr_r1_carry__0_1;
  input [7:0]wrptr_r1_carry__0_2;
  input [3:0]rdptr_r1_carry;
  input [3:0]rdptr_r1_carry_0;
  input [3:0]rdptr_r1_carry_1;
  input [3:0]rdptr_r1_carry_2;
  input s_axi_lite_aresetn;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  input s_axi_lite_rready;
  input [1:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [1:0]s_axi_lite_araddr;
  input [3:0]s_axi_lite_wstrb;

  wire [9:0]Q;
  wire [2:0]S;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [1:0]p_0_in;
  wire [31:0]p_1_in;
  wire [7:0]rd_counter;
  wire rd_counter_r1_carry_i_9_n_0;
  wire [0:0]\rd_counter_r_reg[8] ;
  wire [3:0]rdptr_r;
  wire [3:0]rdptr_r1_carry;
  wire [3:0]rdptr_r1_carry_0;
  wire [3:0]rdptr_r1_carry_1;
  wire [3:0]rdptr_r1_carry_2;
  wire [3:0]rdptr_r_0;
  wire [3:0]rdptr_r_1;
  wire [3:0]rdptr_r_2;
  wire [0:0]\rdptr_r_reg[8] ;
  wire [0:0]\rdptr_r_reg[8]_0 ;
  wire [0:0]\rdptr_r_reg[8]_1 ;
  wire [0:0]\rdptr_r_reg[8]_2 ;
  wire [31:0]reg_data_out;
  wire s_axi_lite_aclk;
  wire [1:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arvalid;
  wire [1:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [31:10]slv_reg0;
  wire \slv_reg0[9]_i_1_n_0 ;
  wire \slv_reg0_reg[3]_0 ;
  wire \slv_reg0_reg[3]_1 ;
  wire \slv_reg0_reg[4]_0 ;
  wire \slv_reg0_reg[4]_1 ;
  wire [3:0]\slv_reg0_reg[5]_0 ;
  wire [2:0]\slv_reg0_reg[6]_0 ;
  wire [1:0]\slv_reg0_reg[6]_1 ;
  wire [2:0]\slv_reg0_reg[6]_10 ;
  wire [1:0]\slv_reg0_reg[6]_11 ;
  wire [2:0]\slv_reg0_reg[6]_12 ;
  wire [1:0]\slv_reg0_reg[6]_13 ;
  wire [2:0]\slv_reg0_reg[6]_14 ;
  wire [1:0]\slv_reg0_reg[6]_15 ;
  wire [2:0]\slv_reg0_reg[6]_16 ;
  wire [1:0]\slv_reg0_reg[6]_17 ;
  wire [2:0]\slv_reg0_reg[6]_18 ;
  wire [1:0]\slv_reg0_reg[6]_19 ;
  wire [2:0]\slv_reg0_reg[6]_2 ;
  wire [1:0]\slv_reg0_reg[6]_3 ;
  wire [2:0]\slv_reg0_reg[6]_4 ;
  wire [1:0]\slv_reg0_reg[6]_5 ;
  wire [2:0]\slv_reg0_reg[6]_6 ;
  wire [1:0]\slv_reg0_reg[6]_7 ;
  wire [2:0]\slv_reg0_reg[6]_8 ;
  wire [1:0]\slv_reg0_reg[6]_9 ;
  wire \slv_reg0_reg[7]_0 ;
  wire \slv_reg0_reg[7]_1 ;
  wire \slv_reg0_reg[8]_0 ;
  wire \slv_reg0_reg[8]_1 ;
  wire [3:0]\slv_reg0_reg[9]_0 ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden;
  wire slv_reg_wren__2;
  wire [7:0]wr_line_counter;
  wire wr_linepixel_counter_r1_carry_i_9_n_0;
  wire [0:0]\wr_linepixel_counter_r_reg[8] ;
  wire [7:0]wrptr_r1_carry__0;
  wire [7:0]wrptr_r1_carry__0_0;
  wire [7:0]wrptr_r1_carry__0_1;
  wire [7:0]wrptr_r1_carry__0_2;
  wire [0:0]\wrptr_r_reg[8] ;
  wire [0:0]\wrptr_r_reg[8]_0 ;
  wire [0:0]\wrptr_r_reg[8]_1 ;
  wire [0:0]\wrptr_r_reg[8]_2 ;

  LUT6 #(
    .INIT(64'hBFFFBF00BF00BF00)) 
    aw_en_i_1
       (.I0(axi_awready_reg_0),
        .I1(s_axi_lite_awvalid),
        .I2(s_axi_lite_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s_axi_lite_araddr[0]),
        .I1(s_axi_lite_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s_axi_lite_araddr[1]),
        .I1(s_axi_lite_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDSE \axi_araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .S(\slv_reg0[9]_i_1_n_0 ));
  FDSE \axi_araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .S(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s_axi_lite_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(aw_en_reg_n_0),
        .I2(s_axi_lite_wvalid),
        .I3(s_axi_lite_awvalid),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(aw_en_reg_n_0),
        .I2(s_axi_lite_wvalid),
        .I3(s_axi_lite_awvalid),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s_axi_lite_wvalid),
        .I2(s_axi_lite_awvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s_axi_lite_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s_axi_lite_wvalid),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(Q[0]),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(slv_reg0[10]),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(slv_reg0[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(slv_reg0[12]),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[12]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(slv_reg0[13]),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[13]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(slv_reg0[14]),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[14]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(slv_reg0[15]),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[15]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg1[16]),
        .I1(slv_reg0[16]),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[16]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(slv_reg0[17]),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[17]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(slv_reg0[18]),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[18]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg1[19]),
        .I1(slv_reg0[19]),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[19]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(Q[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(slv_reg0[20]),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[20]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg1[21]),
        .I1(slv_reg0[21]),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[21]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(slv_reg0[22]),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[22]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(slv_reg0[23]),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[23]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(slv_reg0[24]),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[24]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(slv_reg0[25]),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[25]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(slv_reg0[26]),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[26]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg1[27]),
        .I1(slv_reg0[27]),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[27]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg1[28]),
        .I1(slv_reg0[28]),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[28]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(slv_reg0[29]),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[29]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(Q[2]),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(slv_reg0[30]),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[30]),
        .O(reg_data_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s_axi_lite_arvalid),
        .I2(s_axi_lite_rvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_2 
       (.I0(slv_reg1[31]),
        .I1(slv_reg0[31]),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[31]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(Q[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(Q[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(Q[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(Q[6]),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(Q[7]),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(Q[8]),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(Q[9]),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s_axi_lite_arvalid),
        .I1(axi_arready_reg_0),
        .I2(s_axi_lite_rvalid),
        .I3(s_axi_lite_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s_axi_lite_rvalid),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s_axi_lite_wvalid),
        .I2(s_axi_lite_awvalid),
        .I3(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_1
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(\slv_reg0_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_2
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\slv_reg0_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_3
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\slv_reg0_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_4
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\slv_reg0_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry__1_i_1
       (.I0(Q[9]),
        .O(\slv_reg0_reg[9]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry__1_i_2
       (.I0(Q[8]),
        .O(\slv_reg0_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__1_i_3
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(\slv_reg0_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__1_i_4
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(\slv_reg0_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry_i_3
       (.I0(Q[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hF880)) 
    rd_counter_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rd_counter[6]),
        .I2(rd_counter[7]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rd_counter_r_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    rd_counter_r1_carry__0_i_3
       (.I0(Q[7]),
        .I1(rd_counter_r1_carry_i_9_n_0),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\slv_reg0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    rd_counter_r1_carry__0_i_4
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(rd_counter_r1_carry_i_9_n_0),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\slv_reg0_reg[8]_0 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rd_counter_r1_carry_i_1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rd_counter[4]),
        .I4(rd_counter[5]),
        .O(\slv_reg0_reg[6]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0015FFEA)) 
    rd_counter_r1_carry_i_10
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\slv_reg0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000111FFFFFEEE)) 
    rd_counter_r1_carry_i_11
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\slv_reg0_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rd_counter_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rd_counter[2]),
        .I2(rd_counter[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rd_counter_r1_carry_i_3
       (.I0(rd_counter[0]),
        .I1(rd_counter[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rd_counter_r1_carry_i_5
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rd_counter[4]),
        .I4(rd_counter[5]),
        .O(\slv_reg0_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rd_counter_r1_carry_i_7
       (.I0(rd_counter[0]),
        .I1(rd_counter[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    rd_counter_r1_carry_i_9
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rd_counter_r1_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r[2]),
        .I2(rdptr_r[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8] ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__0
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_0[2]),
        .I2(rdptr_r_0[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_1[2]),
        .I2(rdptr_r_1[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__2
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_2[2]),
        .I2(rdptr_r_2[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_2 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r[0]),
        .I4(rdptr_r[1]),
        .O(\slv_reg0_reg[6]_2 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__0
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_0[0]),
        .I4(rdptr_r_0[1]),
        .O(\slv_reg0_reg[6]_4 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_1[0]),
        .I4(rdptr_r_1[1]),
        .O(\slv_reg0_reg[6]_6 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__2
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_2[0]),
        .I4(rdptr_r_2[1]),
        .O(\slv_reg0_reg[6]_8 [2]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry[2]),
        .I2(rdptr_r1_carry[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_2 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__0
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_0[2]),
        .I2(rdptr_r1_carry_0[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_4 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__1
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_1[2]),
        .I2(rdptr_r1_carry_1[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_6 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_2[2]),
        .I2(rdptr_r1_carry_2[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_8 [1]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3
       (.I0(rdptr_r1_carry[0]),
        .I1(rdptr_r1_carry[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__0
       (.I0(rdptr_r1_carry_0[0]),
        .I1(rdptr_r1_carry_0[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_4 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__1
       (.I0(rdptr_r1_carry_1[0]),
        .I1(rdptr_r1_carry_1[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_6 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__2
       (.I0(rdptr_r1_carry_2[0]),
        .I1(rdptr_r1_carry_2[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_8 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r[0]),
        .I4(rdptr_r[1]),
        .O(\slv_reg0_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__0
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_0[0]),
        .I4(rdptr_r_0[1]),
        .O(\slv_reg0_reg[6]_5 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_1[0]),
        .I4(rdptr_r_1[1]),
        .O(\slv_reg0_reg[6]_7 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__2
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_2[0]),
        .I4(rdptr_r_2[1]),
        .O(\slv_reg0_reg[6]_9 [1]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7
       (.I0(rdptr_r1_carry[0]),
        .I1(rdptr_r1_carry[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__0
       (.I0(rdptr_r1_carry_0[0]),
        .I1(rdptr_r1_carry_0[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_5 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__1
       (.I0(rdptr_r1_carry_1[0]),
        .I1(rdptr_r1_carry_1[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_7 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__2
       (.I0(rdptr_r1_carry_2[0]),
        .I1(rdptr_r1_carry_2[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_9 [0]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[2]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[3]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[0]),
        .O(p_1_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg0[9]_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[9]_i_2 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[1]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[9]_i_3 
       (.I0(s_axi_lite_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s_axi_lite_wvalid),
        .O(slv_reg_wren__2));
  FDRE \slv_reg0_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[0]),
        .Q(Q[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg0[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg0[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg0[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg0[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg0[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg0[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg0[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg0[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg0[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg0[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[1]),
        .Q(Q[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg0[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg0[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg0[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg0[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg0[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg0[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg0[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg0[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg0[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg0[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[2]),
        .Q(Q[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg0[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg0[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[3]),
        .Q(Q[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[4]),
        .Q(Q[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[5]),
        .Q(Q[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[6]),
        .Q(Q[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[7]),
        .Q(Q[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[8]),
        .Q(Q[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg1[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg1[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg1[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg1[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg1[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg1[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg1[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg1[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg1[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg1[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg1[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg1[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg1[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg1[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg1[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg1[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg1[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg1[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg1[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg1[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg1[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg1[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg1[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg1[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg1[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg1[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg1[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg1[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg1[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg1[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg1[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg1[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg2[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg2[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg2[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg2[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg2[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg2[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg2[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg2[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg2[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg2[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg2[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg2[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg2[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg2[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg2[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg2[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg2[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg2[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg2[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg2[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg2[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg2[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg2[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg2[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg2[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg2[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg2[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg2[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg2[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg2[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg2[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg2[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg3[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg3[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg3[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg3[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg3[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg3[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg3[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg3[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg3[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg3[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg3[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg3[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg3[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg3[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg3[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg3[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg3[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg3[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg3[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg3[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg3[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg3[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg3[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg3[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg3[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg3[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg3[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg3[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg3[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg3[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg3[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg3[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wr_linepixel_counter_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wr_line_counter[6]),
        .I2(wr_line_counter[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wr_linepixel_counter_r_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    wr_linepixel_counter_r1_carry__0_i_3
       (.I0(Q[7]),
        .I1(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\slv_reg0_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    wr_linepixel_counter_r1_carry__0_i_4
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\slv_reg0_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wr_linepixel_counter_r1_carry_i_1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wr_line_counter[4]),
        .I4(wr_line_counter[5]),
        .O(\slv_reg0_reg[6]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    wr_linepixel_counter_r1_carry_i_10
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\slv_reg0_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    wr_linepixel_counter_r1_carry_i_11
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\slv_reg0_reg[4]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wr_linepixel_counter_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wr_line_counter[2]),
        .I2(wr_line_counter[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_10 [1]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wr_linepixel_counter_r1_carry_i_3
       (.I0(wr_line_counter[0]),
        .I1(wr_line_counter[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_10 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wr_linepixel_counter_r1_carry_i_5
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wr_line_counter[4]),
        .I4(wr_line_counter[5]),
        .O(\slv_reg0_reg[6]_11 [1]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wr_linepixel_counter_r1_carry_i_7
       (.I0(wr_line_counter[0]),
        .I1(wr_line_counter[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_11 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    wr_linepixel_counter_r1_carry_i_9
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(wr_linepixel_counter_r1_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0[6]),
        .I2(wrptr_r1_carry__0[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8] ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__0
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_0[6]),
        .I2(wrptr_r1_carry__0_0[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_1[6]),
        .I2(wrptr_r1_carry__0_1[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__2
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_2[6]),
        .I2(wrptr_r1_carry__0_2[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_2 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0[4]),
        .I4(wrptr_r1_carry__0[5]),
        .O(\slv_reg0_reg[6]_12 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__0
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_0[4]),
        .I4(wrptr_r1_carry__0_0[5]),
        .O(\slv_reg0_reg[6]_14 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_1[4]),
        .I4(wrptr_r1_carry__0_1[5]),
        .O(\slv_reg0_reg[6]_16 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__2
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_2[4]),
        .I4(wrptr_r1_carry__0_2[5]),
        .O(\slv_reg0_reg[6]_18 [2]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0[2]),
        .I2(wrptr_r1_carry__0[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_12 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__0
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_0[2]),
        .I2(wrptr_r1_carry__0_0[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_14 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__1
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_1[2]),
        .I2(wrptr_r1_carry__0_1[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_16 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_2[2]),
        .I2(wrptr_r1_carry__0_2[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_18 [1]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3
       (.I0(wrptr_r1_carry__0[0]),
        .I1(wrptr_r1_carry__0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_12 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__0
       (.I0(wrptr_r1_carry__0_0[0]),
        .I1(wrptr_r1_carry__0_0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_14 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__1
       (.I0(wrptr_r1_carry__0_1[0]),
        .I1(wrptr_r1_carry__0_1[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_16 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__2
       (.I0(wrptr_r1_carry__0_2[0]),
        .I1(wrptr_r1_carry__0_2[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_18 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0[4]),
        .I4(wrptr_r1_carry__0[5]),
        .O(\slv_reg0_reg[6]_13 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__0
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_0[4]),
        .I4(wrptr_r1_carry__0_0[5]),
        .O(\slv_reg0_reg[6]_15 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_1[4]),
        .I4(wrptr_r1_carry__0_1[5]),
        .O(\slv_reg0_reg[6]_17 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__2
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_2[4]),
        .I4(wrptr_r1_carry__0_2[5]),
        .O(\slv_reg0_reg[6]_19 [1]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7
       (.I0(wrptr_r1_carry__0[0]),
        .I1(wrptr_r1_carry__0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_13 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__0
       (.I0(wrptr_r1_carry__0_0[0]),
        .I1(wrptr_r1_carry__0_0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_15 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__1
       (.I0(wrptr_r1_carry__0_1[0]),
        .I1(wrptr_r1_carry__0_1[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_17 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__2
       (.I0(wrptr_r1_carry__0_2[0]),
        .I1(wrptr_r1_carry__0_2[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_19 [0]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RgPKnWr9n0dGgttm3akiFhAlfB96usOQYxnEmPhGyTGg1AbizYAjGPWLXBWl50n/d0IA71ci4aJB
wt6mtfyNADm3ZReK7D3mKu037BOgxryoEwwf1kiC6q/PllxsdAgEMfQrfHJ3E2AzSpdYjoxVYito
y0JW6CUDcWvWa4WV0EA=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
M0l6KpOGH3jL8eRt3NCD7e2USYnkg5H9GAnE1PKmnjiouFN3Y8kjWA2PZDAQLm9UW+TsC1HeVlzO
WjNCHkjR/6ubCsIcWfpPZWdIuAenlsyq8Y9l6b8vMj8JSbDEOiFF/GHSbKsn22MJdDJKEhHFK6GV
s8gR2vywRFwG69gIRE4qGhVB+WIg8GJrDpDMYH6lCjMkTrjXuKDUcNlJN3NPLuhJ7tsditwf1pr5
moJRmGpJnip/rGm0g4o4A6ev4CtePjoao8C1wFtzHkERX9oenhh7cGjDMejU5IrLv8NxFnLj1FpB
9MuF1beTU20NI5oAn6zLiLiOtXjf0ghU3AN4DA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
hAsrUfp6Qgjm8yBjNYTEtQmVQmMxzL8TE/3oiQSxSI3+yEkXAbQCXkT9mo+LCdv+fGECOB0istHd
eLtbsiYbxjxNxYkXiUrRE5O+aSxynIray+uF9DJigTEUZu8JJXUbzxK4DDUu1Lm9tpGps4+Prz1m
0gkj13RT/Y/418s2VTw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BP/54Wm/GJmb1jy0bxWJJX4aiKyiWPVh4X3VL30BQrmX4PlEsNKzBJH3Qu8IIYERfnFP0ifAgboa
vypMQ5Ed0BrMePGkWIgT6I8hxJCMFpHdkSK7m1giSKyZzFfTOrVqoNFXE+qdzLfY1J5hBWCvouYo
jllavK4N3gF9FLScH2AUWYVMcVth2QPaTAU2NLnAUNH8kgtBjBfc8/KbPPTznD1QNVqvFstzcbTA
hGQ1ETVPvINQ0KqxxAG5PRhtQD4+pC+hr/Tvk+RSvGyBOfy9zE86OXkJiYs9dSFhNiMFmCPL9DBO
se4OxNNC0/7aBtb1mkSEA9YFDYEb9jS7Jasy2A==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
SnzT9DVH3xlEN8nrr2YrlvTO5qj7L22d7WaBcuKyTaiHoIwwFHrC4HQbfs0TAwkdWcOgmJoATPSF
F6qm0KiddbrlERF3MfKUldeGBJtqLdX+zGw7+3JD7S+HB9dIMOFOHy+IiCZp1/Pz8epKpi238cel
rcVoJQKz406wmXDvOo8KsT+XhRLs9BVCrBErPGGXKYDk6NXAp0duOgQE9DbslzMU83M/kUC7uERV
tQW02240peKQFp2elEZC7Tetvgp0TaFTtJiKN45REi8GQUCKGa85JjNIk1qb/+k95TIIP1xrHirc
6iX7qbwnPetv8TVu2NjkZ0WDEK5RXdOXcxBwHA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
erkR82V0jX8ytva+9MzEs0c75Z7j7TsgxWRLNAUfbbU28i+U9YzuZlSfYU75M0f9jx1gvxtBrfKv
cNHVdkR+i5zfHDZsDwfMEEBhs8wzDCKqe+eex6BBEvlIOesCPXrr2RozQgaQ1PBh/os2Arfu+873
BjsVxFJkbhpzIqlddOo/XZV9Yi+eih7A7pXXEBR6IL7Poo4Ka49MiVQU0xJrDTm+ddOuMPDRRD7g
dsxS/uzdcBcO2myV6g/7YH/C2Ce9s6+UywJN/0JeXSqwA7bsBqqnfFicVAT0lckLopMLiuzK7dsN
EwhFeqoetciFrDIj9+o0xDMWBZhgNP1u68vURA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
R+BI65BKLT0I9hEtsxGnDyM5XY9gzULeTPOSDXvd3KWOzZJAx6C0xlbyZcFZhAEG/QIK2yd0wAi6
IUWxyF/sx3HsqKjhVi5KxnpuXDBOZVoj811O7JukedFVmDW7OHGtBkuiJ5X5irw7mfsEKRQmF/1i
V6lj9HYHZEjxtDeZjACsLY4y1QxWalSKT4HIMOHznBLL8dLbGMlS+ZmFuFn0gcwZavVl7gTkTtkf
W0gn01A9ru7NKsf+iLX0kj4dgItPu9N2g02M1vWQ9UUQEVvfV7lUc7GY1suibrD8aEkhH9S7lZ7n
bFsT4qxyvzg8ML6v4g4v7N6VuyhEtgFgNd725Q==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
jNUVKiwH68vHsU54idgvKwaVJcoxTUuxfgrQpbpmM/IpesWA3wHsGzYClwAxkKzw3KRnFyQqTWcZ
yj1EQ2CMBxlJ0kyNbZW8OK8pXzeigToZ0U6Aq3Gy+j7wBbhe83wE1Ygn82sK8dHTEulvaRLn/c5r
ispy1s7jMKIvYNzoUuZrgyBQyfaYmdqUia8XlQjFd+VwzhTXKwzvmaqHWyaHjfBKeCooO7+oUxMG
OJg83W54EVe9ronFQ8Wr9EOL8ia7qelCAgyQe/bC0HHCoMAm8apI7sX23iMR/wMiPP5V2bQzycy+
rBX/+SWkqSeIE1FLm+muFPvrE7iLwJaW8d1fzdFFjAZ5aIXArbWNfwbK8S0TczXc9lEzmpb69rwA
UJIrs4alo81qGQ32UFhjuMQjX75O9Od1HWHDj5PFaT/Ja5Ly+bK8Cc3gfO6dCE81m7d+B2JBZ/Hl
tBA19QuOAYwT2EIPOdpaVtCULb33cWODWu3qQFhZMmDzKTb3kwpcr0LL

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MnzcA2swaxH1LRacKDou0ZmiiMRETbWIdHgeBgyQz7ILronsXLoB/C20WuFNGEVSiL2/51EZ6MXZ
vMHI8fFcMQCJcuTBDBibUMKv6bXI9s8fTbtrBZppbF/R1icG5JYhqmX4aRnv4W/dxJRjI2L35nLN
Y48E9OfgfkD1sr+IRwx8WEKFmUhuk8dLe0VOK7ywe3XEcneYvrz+HhPj16bGmNfMwNnDgZ3gKKZD
hRnys+jzvAX3HyISrErWXhMKrhWMxXeTNFJCqNQ0LWAVHQYwyKnF5xVpyXSuGNSIrva+QXqOrZBG
3VNLirNVtMRiKLfwZeMaqvswkqBDAa53utlAAA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
d0xXkKtsKM8GvXhDZr16p1+oE3uBtD04BJ76eGGIEj/CFECfHVy9qsJ43oSKjas0+AJr4GFFnVb6
X7gJV6MmX/OboC9ier5joUCGz0mxVzkRZK9a+LPEDcg0K6+cLE36kr+FfxW9Uk2816EHBCMCf5mK
A4eAhSmAb5Nq74F/q0quiG416npbny7faiQ+xmPDfYYiM3UuMKaD4iE8ODlz1w5xThPllWESf3LZ
NTkw6fozyTqZ47vvE21O3dgIGAY1v+C6BwlCK24VwPJa1xs9csY+qTk31j5jjAc1ExlB6QF7t9UH
lk70qdNPWxT87OH7kFT8UvPO1D6BTC3/WkDZfA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
LYhdzKTvo93uJrAaiP5OfCDuOnu2BSvPnxlv6I7h2n1+xHtj34LNNKzWEgOg9dUV9cYDaHYUjjEt
DKdWcz6mZ61d5qyxAhpv67fc90v7JVgtOAcT94/Yb+AuLxXFcGA6Gic7uoJtUgz6JmTnb22Dxdjc
KuIewDj4IOTfP8XGXKTaF+cNp0CFrQgTAcVSQFyLFxr0I/9h3S+GZLecA7ntEeHEOfCJzPvy0ddi
7MCdQWECLb+fXC0IAn8V95TumcpINiRAX1BHi9IGJ4QoMrb3jOCrPkFhDMTJj2aiImUWdi/l/0QE
d7wcXlgIEYVeoKYUOJ4mqy+zZPUbLNeOPADUDQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 104976)
`pragma protect data_block
VGX90hizWjvuTW45k0mMn6sMpbqMazGkuVqRHjkDADsIE9HgLdpJYFVGBLPqfNJs2WRissu1tG2I
vrW6DpXJZN/kOEEeSnlSklwsyJuVZgW/n56zrfagHoE/6xcCZ4qtWERGPx+o0is2fuMMz5LXIwPj
/S+2A4aIfMyUNfh+jKDf8NAxfaCVKzkTqehTc5PTdZMBr/zE0Nfv8IjUwPjocksgC0Yw+hAYUgZk
pT+EpLO/j9M6AhvB0bqp8927PrPq9+ovJM5U3NwrmXZ4QOL+MFiEepO1bn4QzE8KpsB0yTBC7dsr
Y19iAYysexDJtJWY0T6B+frtuwl1AZtE7L1bmewvsyfBOinOEOH5DhtYyDLIrWBw9S2qnDDcv+qG
5G4NoLwhSJ7R/OKEloUk7usRefsDyLuqAoofyPkdsWf1RChmCqRd3kuXXaQcAqPdPIlRUmXqRMZK
2EZN05+IVrIsXfOrdBBZQch2kZJ3CwG1QwuAVLTCtIGDwn7pRKqQx54hJ0T/IwwDFHaYIt8fnWth
aKdvyXBWMzLiOdPw+wGaqep1NDg2X0mzZFpJgv3YL2kZUK3U0gBKe7fNjnWmWm9UpG6dX9ZQh/uS
gVElR+CSYW0cgDE7dEf6ptBGlXLsFvnaE8qkmlR+IlrkWHPrBaaixSie8ipyWLoDenKa/W24UidL
MlRA8NckodEMhfdv+glb+G6HKgmuRpaHZhjPLw+8T2fAGHc7Nv09oq+jvywKZCMTtdGhp7tClSA4
MDO8kHr9p1+FYtLqVqg6scmZ/v9HRQaQ1iyFbgP+Zg/s4x9EhWRq8+4Ix4B10QCO7E+VAeqoP6CA
H78t0MLWJrtwyxPD7+IKD0ni4FOekNIDJW7AOFThqht1uReLCe0n6pawtoqJ+AmzCwwgEySyB5Dh
tAJbm+gxTZtybY6j/8vSSBuceiwVJrj9g0tYrj/epXQE216IWIAMFVQK+kpq1gi7SKYTlHpIdAg5
FQQbspeAPdMtlkPklXrr6XvWlWQzsAZ179dZs1BUdQsuCafJL3OQAI5o6w/MFt1PW0mKx/jXIYSs
MBU4mzTsLMn2SHxfnwdElnbHK8qU2zwttgg5RQD3sSEeIuLiVgqQKz3SUPebdhsH+sxsGDz9cWKF
bE3YqrMlFGTbTuh5q2CNS/1OWg0uDg3nBlAw1rmJxA/er0vN3MxpsrrBTEGDQyD30f5NYvit5fac
Y4lO48bz6MqEThAeDD0fPCaUkD/cXpcT9EPEiqgJCYv405e20qhJxcT3w2YIHOcb3Nghbiy2DVYA
+Az6x7430dwGPKRP89n7OZMYl3N0OZsGSmwTzwDvyY7FaSQQiM7ObYqrvEFWJbpSOUuSNPdp+8x0
Q71VmrRnvGFlheKTX1O7lIPmuEk6ntcMvrk7lYKX60bQVV/0n8j3vxPwMpgdqxPF2CzTvDJQ4fEU
q43aA163P4ZHv9y82pDvMZGRjLUJr8qInT/++dctpdw1bJXpYB88lXgzuXPLTzOiZVfFTmuEDJDA
HTE7XS/DijErb0QvUCwE1tkyG8LCMEL/ScktRw/JLRreSRM1se8sgESyb3AMLgA63jfd1Pirk+cX
clPMkHq2Jlii/zDHjMVaYIeC+3nphxPMJmz1VJOTYa+p4up8UWxZQKSqlusbJQDvnGRewsHrPR1U
nbdLX0sxHWBp23UV9hCtTYCdSmfxWQVT/+k2mbKL3wZEEPAobw51tYxlgnCKpMtzYWX7gYRqz1IK
E0IED3cWjNEOWZSOw9bMAv6NBAilVZrZ9scZaPaYBp8FAoF6pW/Glnv1enyHyybLXTEHo30N+e5y
n3cpUOMR2HBG60TG1Sv+N2RQxxK/VfLNaWxO0x0PzvvmO6AD9UhGyWtBKMyMgTO1tE1/Mw9ebnBz
worGHzvQFgzTWjKbIE3wIiitdWoiKMZcJ+DLaAPJfpDluiPt4mBnAx2tpuyJQ4DAnIeV3tgIv8Ag
ceJoVrWmCj2NSPqKfdkr8hCM2tH73Xovp3pfWd1rNC6jiSSMdwKXxmj+l7g6UUlIG4sJbK1N242M
jXLqfN9F2n2IdclN/nDYC9HQ12ApQuA1YsJPWIRU6jeSpSO2HF03XPQdFMvaKMsqgYtXRDWKRJ8O
gPVNJ+Kn6xBzZXUYolsYfX99KJjJ52fysEDx4FYqa6F+aLk+GKV2reJLrDC2xanVrp/XaE0zJ3en
C3ghViF9inQnH0raBP8Djids4AOE4Ry9BKb4uIgsIh9Oo4S3WNz/3klnAZazcboh7WzSeYC1FP9h
Lgw+ZHEGSsXsSWZE/rPCYyNf0eIIm4fHGuVP73tfR6PPBHP4W7Xdt/zynm0uYiEusOkcDSkwqEr4
ymXeL/XqE3gKlagnFvCoYiJDSrQfWwD4X55+MHV35n4Y5IxZs092a3Tu8yt3fDJ6wRPr/XrlXfAL
hS03II70KnpWsjupOt9LhjNZH3aH/39fpuzZRAE04/M9rarQdCHIvT4hHzzrkYAdrofk/QdFR8RT
tThmZpQa4WlKMsaFMe5CmmGJjcNH/VA/Jmz0p6b3OJ2Ja37HWjlVHg7s+STmHbouX7PfLbD1MJd1
JVcRtRAtMcQnrbvtlpRcA4cTMUUCdWwG5e2H6Xxz5qF0nKCq2LfouzcQ74q6dEpnizbZ3vhyj3oW
XUmexJbZRY8voUTJVz/Jhq7vF+FksNy5iwDPEDqWlsyHPDgEVS35wWB5NB48dcpChu1kb3Lw5fP9
RhYopqTidqIhSx3lW8LsvO11bynYTpKkyQxv9HRnp4OESQCiWp/mF10yEql4NuhnsQWm0CHu6//v
hVKEo5r22FuypndQoSAKVXwMQzFoygXGXKjPwSuWPoF5EuVncZ+fBzmr+VQ8VWD176SVGQTux8WV
yyVB6xeuyzl7IqeuT760YItlHbPtb0PsrE4tZXJuIf9OtsEKC01O98biK6HwYvSLSGcBgtsEc4EP
eJC+N+H2WAnzuyjzgzg/BLYi9g8Qt2s/ojn0/fOPtzmkDyEUnBBwTMPZlgs56D5xy6iM5N1OArnQ
c4R+Wk0OdbEH45C2Hf0vp/Og+a7zJTq5b+SbY+Qj5ZH5qf11K4v2arHvx5qOOgVONeQbOFWFvtpF
+hmg3xxh0gYa3v0rOpADxrhWTJXwOaP5LXU3HH6Akipiyk+igWxKEDqR3dVJuLrauKcaDZZk7nyw
FuJFJGd805OHrdc7q32DBgCld506GuqxWb62AwhHw75awP1Bz0XgT81M2vLCocB/2bAAFBQeenN+
djtGXx5rMfOGJ/iOqbdKVodCCBsBUoCq0HLW2XgH7jHBRyftAfeyadYTyFNVI31viLeykZ/ArTcX
0RdbgVx+WypQrL2F57lv2MK1AxfGgE9qwfImWfnn+LNXDChNnMwpHMNvd/FbaPjHVGcQeLdy416F
Y2zzZOaYjeq0P14GYVRPewMJda6pge2gYEKX2V83oLVC3FN4vjRfojpntjGQgXNmbxWNvB9g4hyn
LQIJe76+4Ilmx1hms6oqUfZM9WOQ40++QOxFUWjmwbjkfZtxtrNFiR57rNB6+RK7f0KD/LtZYImZ
ALK9grLFw2KP/nm4DxUidqSiLzh0DwzTK74PkVv/ppO6o6kVKwY2Fy6Dsyijf6FcNJz+ufEXPQHI
c+JFtBHGtOqL50N81DbiuWAHidZlavhDTRA6IVUGR5/GZW1+7HeLn4Ag3+rX9D9J8KcroSDPlVpF
Wlc01Rng3JYuLrLw3Sv2uEh2lCwCgyT9wtFSg/N1kMNW3vaYdaTd6DJcrJzqSK4ubUUAOxN3iwU3
V99lBYqsZLWTzEF5tu3x6Z63wFCUIDYg9yn/cymZ3EgVvJsyEu/bw1Qt+vJr+dwIUYPRewYV2DBn
YD+ivS8ekrAG1EHA43/y3Ejpixg9RRm9SVY1vlk4PQIoVSK5yy2RmhexNyl5FRs4adhXgRyJ1p3d
ZK9uEm2iCW4JCb0yoYxhdvB6jwdcUPjyytS33rRHvJAqrlnudhSwwXSMhvjM3it8bxQQWhaPUioC
LXGyn5I0aesV2IC/mmvnq604AYQVK9KFXVj/Z8zk8XXKmPfXOK2qH0iCrxWjnTF0G0G/+G92j4iQ
oBG/WuyuvfM8FGkFxZj1rvUeROLdi0tBV+hQbVKPttInZK1QQactXOa6oiz+iliaP3lT9KgALK5J
/MQxdeK1ZMg9Uz7vchgqtIl5nFiEynXpAZGXCZ7nXSMxEC54CqHzNt7wPkMon3ZfneIKmhql43Qf
UbIMBakgrtjvEQfnIz3InfCTHJI/aEZ9OfNnuF+t9GibZmofzAeit1/YgrE6aTXu9hqwAbDxKWZK
wcHKXgTqiEYs6d+uMOVml8+JZyOOiKc5qhDm283xtWdQAAh8XKgZp+Nj5tYypRiOW+HK6xVk2uje
lILXKA+RNCh+piPmq0BpYXRs2M3D4Cwy2rlhEtjfTHpdyesQ/YBcCEuLDW0QpbI0cofZDuFXoLKR
eoZUXzQnvyrJXgZUVajDpqszjR20Geove9FRw7zvfyCOAlMF3MPV7ztRRebxB0umpfUSjeeO2qC5
6G3ieXsl90riLKGHr4FzQU34urmM0WdW/6cyfHXUw0QI1DKhiwSP8S+wn4pk42un/lmyv4uobI6j
bMxcWE4S8JRd+iaQ3l/ZSyxa2fKI8ixP2A54Djuj5K+RsoQJuFO8JhGgoJAVyMuXoHfDPPdSYfvj
cmdMhnNx0xoyBen9reRYH4I8qC40RIbSP5kh3ENrQlmizU754JuBRW6Lyj/hmotgc55kUGNDa7wL
nxGrAyfRhgJmQP74P9J9CTyDXPR+bXSXfhGycGigj9SkZHvMPwoUDmDMMah+B+vAMFb0/KmcscnK
QwONpwHc2w9IzofZooT1vi0MWQNruE7ByHMh3d0rptGk42KXOGTwDDGb7okWOWjciglR4GHwSlzd
EYGLUfZUzZzO98I6tjhkFcTsm86kTz18PDWc979MUFpfcOHB4D3bjXNhTrCWkAqzTviOu8fq1IXL
DQuiXH+4YKXwiODlXyoDcSKl2H2qcxUXivZtE+5+RW8MXw4OSjzZclklvWshZH0XILSJHW/leoNR
cO5IkZzzH88A9PUFtW3M+7IlO+sSYJFVYQNrIX/huc5Vltu271Hq69gfLK8fMWz2DwpLIQ/NC1iR
N5kCGxiY6K8YRERADalVQYDPY8TxwMDFvTPDQ5I6Jloi9JYQPgOM5sAeniCYnk2AA84YvKicFYEL
3YQjG9kHTJQjLrXvqyVwrXQMqv9aiEZdlmuS5NKRRkfs0FpQZoEIOvT437dM0XY0db5uf0rxfYvk
QfinIzRJzxVj752Hz++x1EratK32ZmUEig8Fs4B9CmcCMy3E/F8Ocu9A/QLsNcUU+qopvqfk9C+w
7mGcRE7hu+SePGrNVYBbpB7Yhp/joYBcVarC3LWIjkfZEzKa8fB6o8tdiQ47Cfh5Nf9iRVewHmoJ
t3O1z7soHAPe8xopLyb5wp60ZZMFWvunR/GSkGKwdzE+LRhGuzlClqMZMht5TrGxBI881F3zZ+Cv
qU08byoRqX7O9vNtGeii0VVZHQA/X0qjRD0e7YOW2pHjuoPNMmgPi2eVoByxciNfpRxoKaZ3XuwL
F0iexXeaBPbNlbWp92jYrRxnSgE6uBTqzFvKcmW22F8xT5WRpCHdulxlTCrPVgDN3AE5nfGcBXVz
4uKeRW3lcb1YmCjPtL5VIUi1VaZs/EGQh70X4E9Yccks4VSMGb2ET/fwPjO219wH/sk96WEwG3yp
lQC/+oyfJeGRS2HYYhE7WvIvoGFyIAq4NAdJAtig+Ej/CTt3A2/uDY1u0yJEHyuLVkjGEU0gx8qt
16gyozrDStxF7zaUXdW6tLcq2FZFkBfkkHcnkRDWJQ35CegAd9PQrqu2V4oB7R0q/AshWc+B1R4s
xjTIs+isBBVVh47Tb1/h0e1eOU85uZuv4UhqiUJO/Leb3K2lBlCYHnj6ztam8Hx814JTFYukJtN4
U7EzOanQSUZBNdtwAQvt4b6F1ai0SWCsukOs3cZGlfmjOO5/f/1JQIYKyqjkJVBtZnndz2y7mJzB
ifTaibzNnqMpR7tErkPHuoLGUaXHL2g3tkyeYLtwg2ZCUQ7ho9oZ9ZccE+zSNtaSdLqoKdwYE2Ib
LUUhUj3C9VWSEuri6WlDpgbmSpZSMx09kaeWZGyUNMTNqTr2MddNMnu+DIDf+SQqSBw/AlszKfA9
js8bDQJQDkTR2GHpafGQmfxI6+uamhxDyFPgIhBROF+cS1c0JVy42w4tIWe7IN4sWyTVyJ2RhLON
HRltu7Zue2R1nhaVrMQvxBAQKnRsCGP2NTpv+UGHtZLWtw9yIrQnAvkfeB+AEkX379qMwtak8n/c
wqxyr6x5PjW/sOnnoTkZbTXH2TVWoqoFocEtPNSudF5N/KYUrflDPebT4bB3KmS/e/0qfv/qR80Z
i2EwHX7rhPnP/kOfH4u2iTN2rLbkcXivf5XsbjqcC+1vhApJMjkaXtsGqxluZCjddNZ0KDsDpARa
FtaUak/3yh4uKf1TVQkVDAcDO7v0QBiCWBJ5sLRHT7jTCapj3P3J8h9HiO1s/+Um4Y8d0SEifDgs
pyVKVX8VtwSx9S02CMfMnIQKvGQDS9QwzXYIQD1IafxeDO37AsjuZLIJ55SoLIB+LoFuod27BdxB
Ea39a67at0sKVBzB5Q8y5uDjJjy6QIpWGuDsqpfeCc7+fx6zGZwwL5qtuSBQOWcEqWvIpr5U2o5t
PPoOp4zjfJkohogNygnxb25efeAGrYIQkFkbAZvUZqwt6c54mm+nXirZMsFyzrHgrGfMkIZ3RA7U
Uvq3UXyDoIi7OudBakh3TnMrAlIfZovVN17VfUdMb/+GYG1jOxf4RGzyzVtXxsyf/xH3gCH6vglj
V08wOs/bnKNJxTdGKjHGWLzkJOaxWxZikfHV9l1f7jrfIz5JvHSlf3NKsM7kVuQlsR4eH9W3xOFb
BZzxsyWpJkcV/d/TYogIgxjTFIDqeNfLZU0oItks+YNOQQU0z6lXPZ8raatldZKia2rT3/yoD5ze
CY878pihAvVqyGAAsqLS/HdSz5A0AMeQ7EFPDUzwzU7FHSFZlDSWByjkSJcaj2hsuMBzYbnRzX+o
/AmMGNEUrP7i3Nr08N59uDqxx5y07gnQBi933JuMcNSs+fuN45NypjVAtzq+HdWLtOM8tXEBX2x5
DsFV7knzsCEFBZS9K+K6SPh7xwcODthunOeTvrpqKFNbA9nwWE9QD62D1/m37xGmiy2+0vRihdc5
8S5QHKdKMJk70VB8cyxvQgdqjdA3nbHecuVRUmVr0d4ozFR9+z2/c65nZbGtDWt9AMhwsNIOD6mC
cRirhfMGhfAl7l7ezeTOMsRJz1ax/KamWycOTNtYR5JaxDp3FkuxaXzyz0UyoGMBxruzX0BG4Az6
31mvTGoM9hy3XITtR7ha9thNtxnyp38pd9l+jmTfSGVLQTDRWOUOPsL0ie93+5BY/n+k95H81Hye
1ybYGxiJptAKUkwyLWnOZOH57ruCiLESVU8hbttOrG5xovEie/rSOum3rqi3BxcrhnJlnd0MWDnT
g+RfP8AMw/D6spJ6JUaENZvc6XYfzDbV/IXJeNXtpnD+PTmKO6KznOrlZhAFcxpoItVKNyXnGe5y
36ReV/39F4t+YPHisVZbvNo3oHmx07NWJEw9y+Aba/UwC+RYCl+yKoMDZCVouNVd6143wkqg2Ct2
b86p3rPto0IC2cdNV4+U6SK1Cd8ELrVC+OQq9Hup4efIIHxGlfnL1nJHBQOv+vsjMLYUQp3dh7Ol
WPxeHbdjGbw/qtFSE+u57ZYf6ewh5j1hTJT21ZyXfxGf+bEvkpA2wF9diec3n8FS8LGw/SnJpLxR
//Y3uhj9t07nJ9D2MjG/LsEkmORvZSamqM01xgoOLkzPT30PqKMAj5iN7Fr1QoSLmuv2oTVOFQmg
kmj2wm2bTUbK8dVPsiTlQD9gRs1Prr+bjGkcKILqiFEzB2U4S7qXLzpcy5jK0h8LmUgzXYlpVtND
eYd8P3i4Kzgrb0csYbNHb3Vppg1PdSD3xa0V6pUq81DgVO618+siF5NXORtLqSAwvDt+6XCFllbO
w4IMQ0ShyXFhNLpdkOJbIXPd9XFqkunoZo3jgbdW3K748hrhoLFvGKL0IhDtU3xYLriwcH21qKb8
Q0DgMhyND2BnvfG0Zb1OyBm8oE5eUzuqTbnIM/g8Yvp+82zBtV7rNq+Y9P+Fa6dIKmY/kR6KFoqJ
vKqevCbROnTYF69rsYyFRSvN6cOsKIZ23HaHO2qyGDGQDJlls56uGLyPFjJdz2MYGAbYr5+SBp1y
XDRJt3cc0ZG2PIelUaCvaSJBw0gd+e+RTTYa5iV2aL0x++M4Y1tWegMZcrydVMTnu08yWJLz8DbQ
gTUROvgYCfgLyyD4EdnW2hA8tg7y8XfoYmRyUnwlJ33UhHDge5A92wrfBBaAi/qQXBk4vHpGlKQh
FdijvlvwHJAyamoG7t7VMYrrER8Zkxm2fOystwbd3igNRyKc6unXIWvSf4SEdOk3mMgTnvg+0gci
tZfDQscVfzNZEPYIhKHE4fXeVvCp12V7IOxGcpV9cf/DKD8CPMWHobLmW1qvMjWWUNVbs6PcuZ78
LazcbSw7xrW87BkIRmwXeheqKgLY06IrTqRkrqJWg4+B0u1i3Dyt9Ifvscti5ECwL6zAD4pktPLo
foNB9MnIvEAUcQgz+Tz8L4d4FvimcDD7B/v3KjyFXXXGzuvxOo8b1rOySRBSy9HK0qlMHS8WIRqW
8DR8I6dw6S9IkAm3LejexHcHR5QWPPcQkv8rTgN/H05+kTok1rfpm+zPpsgNFydDL2GBa5SRGOiW
f1+VlepYzykITpdPUNrqyLm27BielzdWG/5ZPlUuh1nZGsL0+w2oqbUElriyqvcSv0pzSqkLGxDW
eRhix5ITfxSVlqNG2XA7eDjLDG9HKYjOtOoTDfsLCZI6lBWOkTNDW2Xi/9O5/o7Q1HaKPIWVVrCR
L+aTA2Fp3Qs8OGQ0XqDGQ/BBOHurdR5a8pNIEv2LzMET8jSBk7oqFMdZjhY6NK3f45L4TvvSoiAW
p0b+F1Gs0oNSBh+cGLBU64qhbRfLV4yrkzBh45vbf96sHDT7/b4wBRdPLU4NnUAHXy7RK5j21Btq
qKSTaW96ZOTU5shzWp7zyuZ66b9Zkv0oGA4Ex8/lZNmMnsJ0P7GReoB8kwzZRgeIxmL2em1wD93Y
NajqoeFesWOPmJrNTzQ1kaORA3j3DMwPgNmuq/i42gDDwrWkUxyAOEaQ0xu6uD2vu+nJQXlkaqKw
hQoYWZE8JGRi/61CS81s4Md5TkmqdHJ/PZ4K/J8N7hkSGEp06zm1/7SFD/kYimtY4D/+nKWE3rLR
NwJ9ZZqQlVzzWje51DbQFpXntQTjjG8RxM1WJBlkPB46OKExYjqPqobr7/1KTwLhKisPlYsbfikR
3id1xxee99IeyJB438Gt/BH9ZguFHuVvhF2db4pHzqUyntP9/cXwjVpCQ0ocw1jaVJagWzzLiR/J
OFHC3bACci0tSDgz0qnknY8k9Imw0lkRz+sc+Dkj4rQDLFvFo7XnH/Oxu1u2/tJlZ2Coy4inSR5K
2P7v22xE2QgswOemSL7sRtaLbM7sjxAVEeQeqmz3QgIEcoV7zH6M7A+pUUzc+zvQwp1sW5DNddsy
BS8ip9KTgHUH7tDihugf5nKI5QKVFTeb5vQKE/1Rj20Dxxlrqu33q7WPZxC8IKtIuzkuB+9q2OKa
UvK2BWojrOS02jGi/3BT4HiPwfEgNSEtY8XLRBy/f/27armATBDtO2q45a+nTCMtGkRO4t+P9zV3
xWzk8iqHqLnnvW4Xy6JBVFI2CbU0MiYokIDLFCI86IpX7CmgbJp2PyjS5zoofdfKlA4OBAJr8bi5
bbH/KfZUny3BcbcV31UiuGg4gXRgwh7bvdlewIiXGYO4oJDVUPobrDCF/6joR5jX8+oRuRGPGkfs
1lbhmBMuam1opcVwmUDqIREGJNPsewB/mX4+eRhouMTElaVd3nhULlvyVFs7spyi7ryZ+1o3sIy7
j5mVYdkMFh0jwvvgfncfXFfNvvEQikj2afQuVisH1yCezaP2Ig6OxkH4vQxNb+EHZlmBf19bkL1W
WC47xE1+n+RQYnnIICOmTcsdImFa321XURfHiRb7wpDoKys2PWxSRk02AT3CvmvJq0r1b7xZgLr1
e5n/8vTUlZpEoECtA4w/YBu1gDlNkRC92RezK3WyNfLBcXYqZdcq+bpcvN9qG5QFoVFwvGAX8+dl
hqh4qD78y2ZL7PImEVtKx6MGDQ5m/jGE45WnDSq2fdc2E3veUNs3L9OD+pNYm0Gkj83O7JkatJ1y
3hCSR/KTHbtJevM3vT43ztO0vARPzLszEGJIE9bSVfvw21OSDlViqxxpftSzWaHDho2VjMCch0ld
MtLTdVlseb2bBuKmzuD8FaiNSfZvayTy1RYTZgwPQhgGbvezoQSbOkyLuFmNn6tDaeGMhVkwnunu
N8lHQxHXW0td67idypGybHpB7ZA0BEWFKJZOL9vMd7ibZL4uZykzPXKn7pRen9Nw+bv84AyLjApL
O6QIXKdcZcLw195Kd50sY03w/omklm4ee5t34Zso9zPsYNpufW5AMEk36rstjDWMiJ1Yh2AuioUX
5bQAecO+YwVOuMD/6Vu8NYQ30vFpm/7Z+dy7EmI/h0gQwRj19AYavEVV0kKzo5j4pecjNdVTg0ZV
aI1duhvSgEQAffNeQ8OhKkvA6OqRiK2k8BKH7zKj9VVsNkf70M2E9jP9C6G6zJAe/k0zulnPbh9d
VVXmdsaX6ZQCewawRoKzbKaRmdznSk7uCdrnWpfhmt1CP5bPqZZDWNo6a1aSlShZ/q5A70HLF9ig
GLswDETbRgCmkV+paRI1rUMIp4wBfm6AwTtaoOz4yKCY6BbnwVGW73YFc2qFcBilwkuz+f/IbA0/
B7RpF0Q47vBbUsZgwkaW3XBMQSDk/Rh9bIf6KerJCQzQ5RGc9u1U7mNkOkXLDYHnWvf9EFRfOfRo
svlxJBitRfZFiLCoptStcs8yTq9+e05xZK6unhrubIxQkbsiiIt/e2/wfx2abU3Y7IPYnUhTKhRa
HxZdGkWSmk3iGJX3l0+93w81/UYQZ8A6ofD0JvwPdeUoK4VULNg52fpv6JvwZaA7awWFlkgC1T3e
lHg8Z2ADjkbqKC65kbFVnYKHtcFmrhIm3rJerWRr/tfsa/JXftvQTdoIzax4QnwuKwB40UA2DAd8
35aH3BqOGQHGAL4o+NQj54g4ghYd/e4KhMug8vLGj0kHiZkLDdimTwy4OKDYqNEgJVwGLqYoS7Aw
8vjxwoiAZpWCcYwnI2SlaJ4PMJwHG+kSpyjtobMEx640D9MMLEA2ddNqAokGa+sb96/tretxxG/7
F5NtNZUGDBNmTq4lNR8FiED0rdxlZcW+degIRJX0/sXo6NxuvCY4UoCF+IV6iMUvGLHY3+IdQjM5
lxFmaeSd8FrG5ICH/6vXYSfkHEuPyla9WSeK+c904J1MbVro0Tn0iCwrkUJN5ySnhKsaUYnsXBNs
kHIMYCJd89pQX08Qy88Dz18W9SmT3BvjJl6j6bZSNpvVL8KhMVWJOKde1+hlMeXxQBAiJymU1kcW
/MG//Z56aLK247vFDx8kQ6r1KygixIHnWUi7VSCY957k5hoH7fW5b040M8EIf8AHIURNO8eB2BDp
b/nbztwiOV+jURgfKlshOi+gPKAGDa9BQRduqUyo7B8d7yQDzKANNkUn2dT0JtL3vIdEDlSG8UBR
+XfJOroXiInpJVIUTfdx5fFhW8N+ijmR2RpAY9/SgxkYfL3ulzkz8ci6RL/KPyNI5nFKr6RgabA9
244wsj5sdu/PA/gOFApYuRc9i0FyQrTfliGbdqY78dGvZZCtwrmLKK9yUyPxQXqzZQVTTMI8uhHi
qTfTQ48V6UTH+/+Pu2TQoXZLO9brl4FI2NamyX7DdMARjQUG4lAyTOrQoi/6icg2zGjOgCZOJp16
1dezeCp6vUI/nmq9/XsrknuzmVwFAU60DtoUoL50TZiDpCAkVpAK1FwoqokAF8QbTJeqCzMw6xPD
DUeqcSit+qE89La28X676QOl3ixlepq9f3m56zH1/Q+H+mwpydhFB0nyS954wQPtxf1RgmMF0qtA
v+i2GJJYlOmYSaYuNGAzpOYbDhD0gzspi8TJ05BDrZaiXM+yk26HmLLoicbvJTeLv2LWEpir4WBk
H33ajDD7U9leYsw5EsvyxbStIMoLKpT+qYNGPBQhHeCi/EM6HdfauBPiXYWyWlmjg9p4uaplaZdF
X0sfAuxPQse7hzn14zsKK51lJ9yebkoMSEa/YxzqMGcGDJ1DbZY/nT+brScrCBC9Oips0988/vVk
vwq6Kq0HGeoHBD7cWWsPHEITVyIKFS5f1ob7caygR36qZleF2MHZVxaIG4zAzjOHslnTgXyIN+7G
ccPni7YDorGiebjRfonDQJs5vzHbl96ARMa+XoEJ6d1mjbL8uIzRpHUF3BtGCI4+5FLBy3KSMLj0
FGwkyJVIIskCleJvUtGS2dAyQ4DqcHHfxrw3+L9ByKEKR/glW08y7nc1vGj36ZyF0Hk86dxzd+Zh
lBWqteDCUnpEmEMADJ5rshB+13WLaFg0DywpE1QOXpRkXPIs1XdEF4scLblLmbYJC5nZgB2zrRO5
RJa9+HcpgPqNVOqs4aExCFGL/gxtQVYdvNaYyGOT8zQcB3aowbjvqHugfTU4K2NEfyDGeoAc72ML
WjsD++vAGzGK2MDbnZpNdCO9tZ/i+6fGyNs7kfSLMrOtTAxV4+2P8dOdPoENBnCYtRlMtYFzPU2h
azdsTnB58lY2jATrZrOkffvZH+ZcwJRx3kuHUvH3VZJSyp1DH89bjQsbLmZw3oz8FrW60LlrP+cn
YL9qJFuIq97XHdbMYSeBgDl9GKEmT11Gsc58ijdkaT3x/JInNbpyvxUMNpGo5kto3i/3M/Dv0lSa
kZsyBCk0BLK2x5b7JxkEESBQSn5melK3B/q1Lw2APtCB4DDy5ayZ/uAihCVyKz3b+oKO1WQmfcg+
hDG0+A37gSUgwYG/38TkVOEk7OXWeZYRxcB2oh434t+dYiIVB+MoHd8/LjNOVGK8cV0exmIu9qyb
69GROPy7RDcT3U28b7HNc6+nuLCMNeQdolM6NVIYJjUIX2jzJ8KgZ68EyO6ddX4jvjaN6qCEt2kA
Z+IPJDI0Cqaj7n7xEDSytXvD5QBg+wYDOHJ5l9aVI+IV2sNg3lR/T3rHodEdYwIFqZYx0exl0j5M
yL5D9oZzfFJ3ZswtQZksGZoG4kX/JhKiR4EnwT+LKIu4slidotaCAgNOF50poNNQ/deKUGQgfdAt
485nm+KUst9FOI+3vV/bSqk+ZkQ6X5XY85mWq0InlkBNZVikEN7c9JpKsymawTireFc415UOVk5B
ltRJIvl+l9DuAhxUg1c977p23BwLr/NKmplfGol81yo2WVlNRAnI12SU9RzYYwQ5teT/Cb0RxTt+
CP4IeL73B2ADrsRVS/n9YIRS1mi8oFMro7kwyTLVdKSSHBf8Xa8DBp3ZGLkFjIlZ08eBcpuYfJFQ
gjbMHdo1L//9unFGAh/nyoQEUhqq0SeW/VpniFhvIJIeGwN319EjD7TATbvoUQOOH9z2Lndp/h2g
gpgd7GVGMSrLON9H3x4o+mm6y/HwmVJYMobdpOAoBkiivLC2Sw+RB1MWctFF+SdD2Cz0JMM+R3ih
/glp3CKMmsNd7SRVmW4L4u1FakhZFdDvYNTtR12mma/cbNxPP4CIfnaBqJdLPQjcH49v7FagCzNE
I7sp1vZog+6nufJWOt5oKFhxLa0BqnSCGfku1df0FiawFdGn1lqyHsKpCzHBw+08NzNLeehaZG3N
Tqf6aWuvZX1VcdoXL+4+YQBvgXzIBfFz7XNOOl/TntCCeDgzK5VkeKaxgOYBWzYkja4/hiTJ/G6v
g+CNwemzBYiwcnpWhuRwfYphRbR2nBSMvEDLGIWWPz+MXY1Ue5yJ4hSpNRKn2R6u2XCZcoFzApty
W5AY1E+8lzE7o9mTaA+pV6ZHeymeTQnwLPQ2xEsvBdIgCzkffNmKM1+G4e3Tr2+Anhy0DAuq2K/Q
LHPFtMYE6Ub94Sg6xWtWc3eyf+pK2QdRLWInmHESw4zbuxJ2AKTIPTD880GClQ/ktdgw6GW3vKUW
BiqJ7IuHmX9kJiwxnAg+GTUkwMhut9spDSll0D2ESZVcXxQtXCpAJgCES1UCw2eggAq4aE6HzoVB
Rf4nh3FMQYqLIsh4jCq6kuRdBQiYdyxiozvJubMd9TmvXEUB80xE/pHnq862obATgdXAy8OlAei1
gcQ6p/WkpDGkyDGItada3sik7/8Sl+q93oDH4uFtVw7ZocUrFaKnfojn21yMeEdCWU57QL5R8VTR
Hrov04r/Yr0apzoI6MziFz2rO7hCykPm6twSVEEbcf19hbogeXgR2FPOOEmbg56CZv8plmlHHoU+
RgPZinIQH4lfXuJWrohFjPL6b40ek7F0LlKeupT1N78oxIOZdeDUxOECo5chdiSe9UL/u7Hqrcti
DMjcWVEx2uREG3+iY0znoRqAjGjwMGdJ6bP3BAYphcRMUadwwP53k4AtSLS4E0jyClezxQT5Hdia
pB9UPitjjiBNTDjh8yBUIBIaXdZJ/WGg6A7F1QpTjjwv4nRmJWfxNogWAUoECSKp1ayjxrgbCrTs
PWBNbt3IyCj5o6GYg8B76Y4agD8a98KOo+9/zRZHeT7bpeevPzw29BKY5JWO8xUpukJl44R6mz+z
Mvk6QO8wYPcJ+vzHMyZx+ODXQTCPXE7IhveenRFee5qFWNsulUgGZKYgiGSxL1syP/7O0YkHb25x
2xa/koE/Mjw4z0dsmBrK60auvBO4wb4geSayptdqA2LGWaPD6B6TOTHHNjHSdbB/bgXtWiD0J5sb
flqpYNCB/w9gDYtXyLyeg4AliOtTRsCIFDyZ/+qTeHyAb/0PTTDZ2Bntp1A5wkhT0xo8O6o5jzMl
v0bzkPUCT7KXPmFn+HXH+tDX6KwleoCOvV6CrbzAD8QUwmOZM2K0QtJ+CCJqolLxOSkm5sGND4Yq
bqHi085NXKjHizXNZGPKl+hFL6yncjwlAURS5Hqw2VA3tzOOKQm/9v3NbblYVypqlHM2zg6pR+Og
Gz0mXq6didpyDOiWz7JCHiuSQpwqzdLsiX3NmEfR1z2rvRYpOt4vPe0G1ktEgT413ESbI0ynIsHN
lSv0VnYMX7ICYsz5zXv7L1pHwkl4g4hfl+408i5VIommsLRt/Qaz0LutF1o4SjxSKkXOrfRMIxD2
MJi9Xg3KRhjWYroJ/8U8Qab+J1o+J3gQvpO4aK+gwc74DDl1//S1ETp4jP2/SasOL5091dB1GotC
Ffzad7Q/McUmxLVfB1XplJdJapUVmFwn2GtKCWJ7gyeO9iTsLwV0WRcavUeZO72HTvk6eT36HffQ
727F1l87bitQgb8GF9h6qiIra80vDcyT35yuzGIEuzT7RcjAZIRHnJydiB2X+OI4dl74gSO6ljdk
46pv6ugewu4jOoGyJnnfkNITdHAcchv5AVetYjax4lw/UIRs3LZTHSs1MGCC/H7AltmB9EuwndEo
DHtxaGCX6pPIbGCdgLUFeXi1fAV00Hf0bn/XEPOqX8gn106u/M7HuSNFLtu/fuQn5c2jfYlS70FQ
cW/3QpGH1XLGU5brRqHQiTYdtGr1PzEdt07zEFMES1vkEgg49aAr2DWBwY+HREBes30noPPddr0/
Qww4Fq+Zls3IGFTN6k5jNPB9Y25nvovwnT8k35NSEU4gg3Zd/NkmZ45CmqjjtSorUwrVodKlOr8i
n4yuT7tGSgBtF8MUA1YJuDNklxQcr1bkNJJrAXJhBqYfpTD8o4etUH2CvfXaCDecn2IlJNA+5D5Q
Q3OdDcfcZLf/REvkZU1Kg31rBSNlQr5ET2nBunKQW+0w22VlNSPFtOI23zPyrMkCZfCcZYZQ2kp3
NSqQWZfhqqmxk7S3xpRkzZ9WeS8pBDg9KZuncJBzI4dWAnT7Yrx8/KcPbkmRKIyh3Q7Ic1nYilx0
+p/MAas187qVMFBSZ0StBs/s4WJKkrrzpO2rOLuII6BZeBx4IxYAyIwj1RMqVJmMd0bI3vWS7XM1
rv2uPgQPuZFLv1Qq36r+cxUZSKn3CtQCxwiYPt1noi/clKGkNnPBJEjTPrG2JK/vv4qvEzESCCQy
/IEyNLMkBckxUBw1do83cj0v1MizGl6AEp7alYJD+gLvYYf04iHd8amDmVSl2jy31jKsHQlQsFoa
T+hivVVsk6JcVczjI2MiFHW7X8dc1NJvuzZuTiqfClAkT3fB5Yhmq0xu8fDp/kpz5BIulzTv5vpb
yjFL/pKj74IBNcptf34082yd0qo5X4U7v/JmzyQzGKiV0g8kqZNBtrfAp8CATapdp9EMvo3VVsN9
dN+XtyOxCDDLk0ZgSwLSQMTOV4aWreEVQyj9t1SvV6Us+OjhQam3Yuupi2riPPZTq1iWKLFVvtke
P/SFFlXNHUCO1Iu+Jj0mgSmtcFvvR7asoUFFDj5zZm/Svcy/lpWQj0f77iOzZtOsc8Fcu+NEo1+o
SiMgM+Gp3Hust7lyeLzjVmN4VIVixb4DQ4ItmnXTYYedyiiurIQgeb1vUXZs7wpoLbgrawZkElbP
s40RVuPiiEiik8D1wIVG57cvcmvc0eXazGHA5t2G3+6UfHibPLjezRtZKg2OwzhERO1hjaIUvk+c
CBM8t0EdDPY5jyoQWnqSteAJF5it3OWxH/pH5oH36x6vM+HsGmjWn/YC5VcGGdrqe9rOFkgMJAXN
dSsoq2qntoFgK+bq3gYgRmNI2FUmQOMv3ycrHIVVMBy3poa4vdP7hTY8AcgeVXqZdcDHkHTd3LMy
m0z6Ppai37MMmFkf4gaSGqUbE+rPqXpiKDbg/8lQlb0uoBaPvnsafaq3JiPrWOm1p9vQC1/cF0MA
zmf5wEDI+8OzzlwjiGrjOxiQ89tce8nnAONraiFn5QSbithXnljJoVrkEk/KS6yV3i0ZGZve8tRz
WyIzqqun37AZ6jGQOWBSjn/7wFNVxeKcsfnMmLSyxmlNNw9XY8XNCfVfXMD376SKK5M3IIKVclrf
uKDw/sgLmVxBxfxt9xxoUoRXUPuUqEqCmN4J8jGwn3+TF7ivamoGjJ/K6tbL9muSQFTpg7v6FLYa
HmiYYlMCDEi8qtrh5aAGzgVW+FtMBOCOyIYvoYcJGtImo13uRH0JaQN978DWJHk/yLVmLpWlK9bf
n93O/GhiLAeCXHNcry69WrcncwMVzx11azDmsFs/VfQvYMyx62RcUwQAI4wr6fc9OQvOLUY4e8Lu
ITXKymIL1REbo5E/oqHlCcKQPG8+2NzXsMxlKbBMkzSZUCI+q2yChLHfO1rgRGsy9FBgJlaNFfHS
FX7E0rPbKLAJScKmT2CVipCjBj+mYnBmqhwhHt3bF4kZ+pbR/bslghCC9/1iOupH6NkhSJYYnHRe
8p42EUMT8HeNbxsYSRwGj1wgYFJB8F4SwVv/3lqV29BA4lc8fCtmjtozYld2QDIcMsQRXRWnnHqR
yFG+/DmN5AvyP4win1V3i/ojj6GS69zbSp1SLHDBbcZBMbiEWVZqXEX3EMbSfb6wEczOERCod+AQ
V37RWE6c28p0thKkO4s+I1+Jh9x+m1Gt5tXDeqehtRCmVa60WKJ33FUqrNFB61XnCRq28lLK2NrB
HU/DZYSp2TmVFPRAv2ewe9m+5LIkeaSAZQKLqvJVaepgPOUjM/wYFHuF3o96Um47PclUXAUnxlPg
zlVg88vDAuCGNtJeX0S/e/19Zy4j351IGj2cR5A9ISaik03o34CqSYnGhNSuWN3qa9vrB29x6Eb6
e+ryfiGHHfN/QNelROReKMEYJ7xVmctE0t+iLVLzlVSEAkF6Jt9nGBeZ/nQowMdDN0T3eNybSeJE
EGE22zlHiTMRJjQBWHQAL3DVy+y9liFILbF6/K6dqloMWTJ0ISArkBnQfigj4vmOV0L/4eyScIJc
CNNgTDIOGbUUwTlQQFTAWH9WxKBcY6Y+B2gM2Cfejtjn3lMHTB1Jw8U9LGrCmckvZE+DRBlYCwnc
Bg935R4J8/syuNNbaM7e+GNwbFqJ8jG7AneVaT3KiJ3roMHT5/4nQkEzz6hcB1uT7r9rXiMnWkkm
ZX4lPgf7IQVYyH3R+u1JPFRnGtSCooFIDSPLW1AHNa5padItemkjammYP5TVwgeld7zcLFi4Y7dH
XYpQAtn1KZ0m7AfgZRIMFjlZWjAG9723zq2+svCplSX/a8NnnfNqk/KxuJN/7zY9trjSZvd28VXC
1iOOEHqq1l+u1B+/J41mZWs0nx+K6/g+1MN/TegtFt++EaBkYePksOEFEm/QlOS0mfhNkm68m4X1
4j5kgiH/Li7U7vVT/F4QgERki5f/CMnCaKLB7Pzh5xT9v3UZ5Pf35wdh+bCIIPwjpEiwdKFI5OjA
bZ6DXPS+TNrDd69gC7VyiPT/TvGxd2OhGaDGivN5ZUbC5i6UcBIRePG7U5m7ZYlruGPYOP6UIRLH
7eUJvcw1qvGvdns9MYldvb4PQrMpbKU03Nw+2mmy7D02AiWBhlGmKtrwZttqn0WLU6TEC9oQoJXl
wV7O97JJbP5qt52lYfIG8khD32sjrjori2eClgpj4d5PuEPd7BRajVmSI0KkRqdX/Xw3uPoYjg5X
NVfL2H6x83Pj6pY46Y5/l0UNcDjt+xUptMD6tG/plnkNV4X98iDW0o5CNQP24anXEKdbFhxu+TcF
3Cy/Yf9th+lGqVwyWqEhBGkvCMNaRxiJFEXfimnZGb2A2Q2w9EjTLzkNKeb6RNA5KLEXt5t/iEwL
CrLSzzR9D9hTyRAwmvmF7/dPa0xFD0dz+eONLzb8GBwkGdSgcj7AyIPzROXKmiob0AYCR8ut8fF7
5IBYtPQ9orw3VLcClZ5o1tttJaq3t/TdLnxSP0GIS9jXqTyeFaNHRTyAG/zapB6RffeNCe8V6ndv
XePS43JmX3J5TrK8Y9iHEAT9hg/mGhvGc4PoBIIe/E+P0PfkLMIYDGyoEypia1BVhprI2VvOZYNN
Pbg0ObFSXYfAIs8gEao3vpNrCxLiNhbYI9DY6X5aGQPLEC9/4112IS7Tm0+qDYkHHf6KNBcUz8Og
7wcAcYFrbsWfScnsT8G6iFFh9a2Mb7c8A4PMPjTAw0cG8rcX1n1cA0g2BRo2Au/69G5CSSodSmOV
JlE8dMmMd/yD3DHutMZdIG0yrDdjznKkkPgKLXwK9rCB8mxywQNipNEZl4RxBK+dM5SgVm3fnXmU
wLRJHz0ieyml66oHpcexzA8IJjA8cCi9ZhzWtpFQOizqreHKVdSwIcsYOB/JCRsYk5fYRA5dyw1C
Q+gRZ2togplsuHSLfGg2eb7N7RtZHS6nqM5JzWNWOaYazStOnjlsCll7ty1Jkk+4vCpotsr3yYdp
P/MmhoUlbpNK1nrkTkp+TmZYAQc9mub6v69Td9XLMsxBPZpuNU/nh7a0xAKIL69dGuWGqguHWpli
Hdx0itbNYEqvxr9yPewYS9ODEBK23D0jTFRQSJUNlqFw5yIs1NCO8moAqCXT2E7ZP6TOdbKLMalx
GLcRg1RP0SmFAxIfa4j3jd6vKk7rgfMODalOZFpB7Gx5TeKq4J+kywaAcvvH/jujKSgd0gI2un99
OgMVQOwJQDoaCkGHM317fDDatSC4yCeXB5zVDi9Gn2JztCjZ16wCxSMPemrqvK4WwyZZ0bNwb25M
nIOqktGnsbvG/Ij5rsuX/1x2c3drGIa6Lm7BrqFyCxmSjY8h2c7MDW69wS65XTJ9LNBYTnTINMg6
xpKHOPEt4sctJqtHKHKLtqChNe63FFnnIsGNlV0pF9ohH4TUr/G4o5AoYlmDEfr6fzaMUijUyBiu
j9Whib9cxloAtLuJ9MgY+FyfmBCxRtYrVfemAgGKvhcKw1yf/iKzde3t+1lfVSl3rbU5C38e9TIv
wb0KYCRdhSVkEsn3trxGMAEMuXrfjOi8ybwantNs3inzfnVZfqUMqY3mbvUl35eCPZdmPNOfXfEo
PVphlp/ycseGiTlxSf/OrFWDZSJJm3TSZU7VW2V8eMLnZZm6iPfqlh9W0BdIipnRL0dW3DFla6w1
MUcBoVRhGAEKJq+ga0HMwi6fGQG+O/0tKZ8I+qPiTouBq/wKVOm5StqHke1Woh1iGD2eVenBtEwz
CnHwFDEwKOUz0cDMA4Mv7iujJPEIqpQU2IXzfI6bReCjlnR2RpQ9j2MCzk9uxluPbiLi4PbExDmI
NaDna5X/H2HCbrQehxILYsOaXQaUp9KFPV759v7IeIminnFXTuYEeMu5jDv2trKwUFxhG5vR7HTW
pUyos2aE0PD9ecJ24YHAqfXs660nmDolF4piQxL16XXvBGIw3o/vMMShXmAsqI/Ex0clRgfB/hBb
EO38t7x3/CIPLcVFBztcZsM75J6Ym47J//Rha9Q6UaK9C/P1H+tS+qVQvCdPBv0WOV4xvJxzXJVu
Tn42RZk/LXaXKoLo+mMI+y8ZVsptK9eGLMZFCA37XmvIP6X6o25Xbi2jj8CXQfgQx/ji8+H2pCki
X+B/ekbrb6moV2FhANlSzuHXz5RAs6r5ANCcO9KWVQqM5T8EDVkg7JdsHavxFBubm1OFe4sNqmV5
D34TBgfzwEwkpHkjf4/2TL25e5HNfNwirxU6r9ogi3/qkY+g318/UjdzoVCSHw1NfXq3KwMyqlEo
GfS7IahjxdN2y8D5Av0xRWFpWJ7DJSErVP5hIOEOi3D86umqqicWliss31Rw/IDW/Xikt6e2YAjZ
5C3wiLBLCfjUZl13ceeMW6lC42iov9YlXQ5+PRQDiv8ozdGiTHxVBSOFc9vT0m0p+I9/TY1BjnSv
1aH9UaQL6BMznthIk5M7Rn+P4f1cjrMNNUfwdIx8LT03K3coNzqt6WSvKCSLDQsL0T0uboeS6RPi
cxQpdvXZ3IytwkItu6X7aLk2xAjBL2xIUOJbqVHwaiDV6JfFRIAN67UY/O5TEQTdnDHsEG2DzEwN
EhnEShnh3W6t8TJ34/vHN4fyNa3hQO+z1MIn3/bwhkHx9KrVB7KzlmxapMRr73entgw/3pf5TNuR
/6YB49yhNkIj9XpjkNklco5l62We18CXc6CIJwSlFNePoxUVhYh6Y3QXHHsRCC0ASisraiebHELZ
CLELLNgLvJU3FmSxewlu0ZXG504jbHSC740qwEQDJKOBU5aTMWC9iDrQ54ERtjEkUgRZxfYYaF0+
oMCYaf9qx9nu4xaJXkjYrQgvwkTY+xQ1X8DdSrulZpvgpqCTr25MwQMSX7TUTE5iYEFUIM4thkZX
0p5hjGHcWJQa1O0C0iOx226X85MljPJ7RSL7Odis+hWRWPVIWVvL9J5BId0COieyf1yLQJwp22nr
lrwNhyDY/2ZEiRkC9YOnXNcwUNmVStql/h0zqdEQQs4yTdq5fz+EcHZkxoguGvLA3VJdwijVGBv1
0xZodEM6QYFEJDeLJzMkJlVUc4Px5jiDqxCg4o82hJc1rYSYjC9Rl9FQ0YE4p0TjN5xJXfIctjLR
i/BryLE42jENA88vqx61/Vv+B3kHS3eBsXtXjfXh2du5+g52JsDC2EBKLlwlMNpi8hap5Yl5bgz/
eGN2nqgmwfUZe66hnQc6H0qKXAktm61FgX6/GmmF9v+hQkhUK1X1cQ+Q6Pc+DjrMMvZr2G/hMlKe
HBwD1l56WARdciUyp+sPXGRi2t93gt1xd08yw6BlD0TBDlHYyanmQbySGl3oJP702dPpg1AvKqyC
gt+Kqqhv8vD4Wtp4Dyp2T+VKTya79xtSZllnNondg8UliBcpoA38RDbFcXhREMGNiSM0fW3Yf4ZX
fMw3WgKwn8E8u327FhKJArb6er7fgD70ZHiV3noLGLIGeJ6GydHOM3TA2WYFu54UUOyEvhTf7XnM
QNE0A5u6DGhILZhuKRlc/VqO06FCabYWQRRuVGnpPDaFaESjLUIkMNZpkygX9uXb75rnqiP0Pr3I
14ss+er5NOr5IQ4bkHJNIb14N3dcgdXwf38W5gR+MdHwC47OPcHDbMJNgktUazlnWBp4c9qgpnFn
etedUJq9QgMAS2rq/htXfSM2UWuEvSDYnbiKQ2ihAIv4K0+wH4nCxchBpnt3svpRhdyfXgy0sUpn
vtGGThS9aD24H0qQpVxNTHASjqjE4ify7c8t8Mx4CuFFF+mAl7SfRpknH65bvh3rmdrynWjUPf9Y
leF2cICLTC+5SgOFdGxCzO39Hq6r3ux/Dcpvkls1sDyy1tFJH6/H9Ef6Q5ZIntUY9JKA5wJRs+Nd
gDR7f8aoZMu41l0NQ4mrUQWOiG0hn8iiFVA6Iwd0kbyVnv3h/LCfFQI5S1M/jZbiVsaSezH+Wlfc
682mc+d6SGLrk7gggjRESrBO+ND02ZHzsR8T6j6ZIwSuPtBYISVsrrLvFhtGHzU7Em0xqZn3bb7M
Z7zajT+X+G359PE5iVTqZTGf0HYWfoyVa2H4QfMkv1cMb5d/3N+yeUt3rQeiqlW7qgcTzkLJsLBt
4idLqdA2hycgaLqbqA0OtBng3R0wAf+3ZIugiS+ZCp/3QpIqIoGKzwdYM8GggHu034DUTEjULMdh
MjMU+/JbuAWVgDIVWZ6WCGJxC472xgTXWuwfsuyAkXbEIM6Mbk5+yybp5Ykwgw0lJ/c4vGA5FquV
2AsCHpBXCWSv4zp9xwnFv2BuwDNniw5Rsba5NNjSGMAf8AgdHG5MycOCMGlF15Y/0T4/g9Qjr/H6
9r8ac5Fld9rKRRqs4SMPr2zsRKN49RpyfqTG2nTBbdfkJnAwHhilugqezp22OrXktEyA/qhKXcWP
qGtc5oD1JTqxDXW3AxIgL0RM1JKWHlW+RBDOSzKlw7cVlvwLWPtKkVwL9r2QQTTnkSAZ9JvWt3aj
I94V7dd/hODB7hh/OlupT0S8ZZ8rrsdXFtCT618U/lEZpnGTjAX1I+4KaXuXb/1MtaA/X7kjXbDG
1kkn669YZl2J8n2GINleWEihkZRscd6Navu83N2Y07WA8x+nJceRnij8qIxu894nwt7LSHuBUSS1
sOuDp4Ly+8TwtJAKyAd/n1B47CXz+mmYM73Mp2L2sKJVl+upbRHd9vgiURelR50p+kcehBCDGxwC
veRy/gjGDUyHQOilzlZr39yyr9VtgUoxipPjQW56lJWj1XPjSVNEd7ZyCkXb4pCO3E5gaiuz/pz1
/lDr+WtTJo040Zdvhcs6XrHRIfcc2bJAzdhq2xAaMyYRz6xBP5DpwlrmKU0Y0Edez8wKcl9AnpIG
4EzFd3/xsasKfFkQFRXkmggkxYlaHXm09c9C5YKpAGzVPpVjiXYYBUVG0eLYulM9nw5z04x7lLlc
jsKmUSvH7z20NAO9793P3sBm3giiQlc5wqZK/M+VKs6/jdyHHoyQW0zvsSEuMMQvQafHFHosdSLb
JSLw/CHg4FQER+CAArhz+xt0sdeMpE3Ry/XpQHrHupBlOjWpdJ23eM5RIDjpqMqQUZ4j9E4BFlDc
ka3w8H6sLsiBvzipGvfIN0EerbBnvClM+rlpcTgldAegWiH5TnSflVeXk87cA6Dtg++SEvYx6Yfw
gG3RRZ9TQ8DzzCaA7U7o35IiPmUwxYKNvTCA8bsvBmirTnZ/sHYa5QvoOQMO8oPkJ+57KDvuNAbE
/snnGaaOtFD3z+2AujaK2WJrkIcNkUkcBLYS2ZosFs6xEiK42HqQ+eVQUGZ5drrcXIuB0WQqBZiF
8qOD5HKcmDbd9cDhhUP7jXzhhtxlu0XhziLvhfgEC9jly2M6i1ABaGGZTJVPIXkNvdjV0OeKCoX6
iZe64edfimvvonuHnV1zu+Nv6uCp760kky7+ZirbznCdKEQyL8PlhQW2mxqfhP0EEDIrJiVWV9fj
Lg5+U+npQUpmstHMc6fuh4FazCAdFbT/EU6ttJ98Jzgj5pjXxhVYConsrIYHEgg+SdKbE3Oc27yD
crKogag2wmj84+GKlrUl8eRkW1v2HZwDCmRO/5D/clr9higgrqD64SOGeZ5CFEh7/zZb9pcWNReV
54C2JJCrWeGaetA9M6FfBNMAJfLMvZ58AZS/jOfa8BLpwwS4M1WQfvxmNPYSnC9aaAnqkfnw3zLP
JGFBLsbstgPcFZTmfqQsgmHR94FwgNR/EVat65OKO3ztWnOP6Ga2oqgZSEEhZaUTU5ajepKzeQo9
B8c+xpJHT8jef8XKY4T3yr79xi8HaJkWLl+dDtTyPMWsdiew3hWMKWUXGY6ae9tKBc4vhmKX6EYy
dwW0NEv/F9sOQfmazB6xg3Cs/CCXwge401de6icrSVSmYisrLwLao3ENjo9f/Pmhp0jsUonOZawm
9QDO2qi4pySRAWEnzDVulr3cl1EJnhxTevbU676LkJZbBygbp9RgJwjlIYB5dfdkI1buiZBSQXsM
xKnPLpmRgqzWcC3wESoGFXZFo21BlBubGfDkvYH1XXeuUjvQLkK3EJVwrI427CfJgMZSbAt+fN6o
+eTxjKqU54rV9hIbuKVleVdeQV1/+WfZ/uBNpid+adODvbQkrAhQTMe87tq7P9jt3CJ3sAc4wLo/
UvvL/8ASppCZnir6/FU3tam7+hou2kiBkTBVIT0KyotDqJp15JGnoaCH6FCT5jfJgxq5LlS+Oc9Z
tUYqToMqo77wEXbl7s+WhfxQdLz42V3cjyE8OFjj23496lhpFo9pKUAch8EC1aSL3z8VlMeLoWf4
d4U6lO31rY1zlePi1xvARoaAZRi9s3Fu8QhvSkCFwy1XYT1adpELjz5bjk0BperOumGDCSLiorna
GDz8l/SHnYqAikRo4R+j4ckRVeLkkvA/x9waPbCIIZSgaXfiEunwXdTORYpFou8VAhX0o0uJPl9w
YnAMfB0TQXRuCnxMBM1a+TR/tRpNkHhjctEA/rPkBMe+TLrAxXsVJ+4LK9Wy7kMM/0yTrN5YV/A9
QJgeBfAugJXb1xc7VmU9g5e6VPH8NMTtCUrMDhxAMOeaHwBrpITXr0Tfv+3BEuAW7PTjvmqMfFku
zitIGLZCECqXEdP28u6JHDWFloFD6tmHEmuP1JyQWPtqXftTB2I6FfFfV+pxFstwm+kyt7iNkNKz
z34MMMCmrdC7IKQDaswGci4xXEeBckLKaRKUGjSCt88UPY0oLS5veEgV2S90GQcERYm9gyDE/d6k
B9+TkScSqAWhrYMWOGAFICcjmDzRFXDxiRKxLQbldM4qzkrTj0ZPqXjhZ5IkfuJxLcYmb7XEg9LI
AfQSAuSRTlpNvCmtBv0ZCd9Np5ZX5HCKexOreOqZexT8ECG9baVvoLVS5RTBtroD7VrgS+mWIZn/
grxKgwWAsLQ8LZdpykutzfKa1IzzcuH3s4r3IB3+Oh5CnoUJE8dTc78BMfik/c2jibPKbd/6E/B9
tkuGVoOPQXLpGLYR/0xzgWWVIcrFdTawDaTa1fJ+KeByRJ0RupCllSih6cnrQLMR6Mhqhnx8l7eF
d3TTzbN7qqtbTA31Tt8VsOGV6OYC4oFkImsrKhiwjb9x8AC2hn6T6Iy7XIm2HdXVoNG4bzVl1dKe
M/zCZfQvyLZ8tm5Peb4nXvffeWnrnWlCxS+3dVdJ0ty8HLsaYfDbTdDDN944cCJ/G04PEme6iDYo
JpDp/Q0unx6jN1C67BTStN1YV7REI9KUxAYsqlOTEC0aT/8ArMyqabMK83qoqpHcRuLoo2hHTMj/
3Xj+sdj6k2J2xYFZePMUedvP2XZTZDPg27+cPIolZlGsOBa2jEeIyzE4hVMnzDNBh5ye32vnnv4i
QTnyCsQ8bFr6n5ApQfBSN5x3Oz1Fbo8k72iejXd5SFmgoB12aVfFLB3XYFlBDC48WPKAO5PCEw7D
KTWs13nuaazupvXW5ttFzNXjKjvvCzqf6160X1tEsU/ZVgF8YcQxh6N7thlv4f4TABNgTT6WzLWr
gMe8BzQg844wsSCIGqkatQXRKs6WJglE2bKbCUGgqSnZKt4BJ/3oiVU77goUPp6ckW2ytXSRt6GD
LcMRMn/hvAUnz5UxKtLTdb6N7nsuXn7vxrtSRqFhVGGp5TtmS6eARx92+tXEVHnmomUBEiqdAW/5
bUXv/GwddL3QFyJoJjhSmQ/G3osjbdV+kvjBOfFFFsPNT4SHb8Lp3ebSrRDFU8zTo/jV2PESddTu
ZZBiedOxg2I1Q6CyBgWx0rzE5WNp75r707YJHrJ4F4uFk1g0loItaOE7ODXqX0Hrbtqrr46MeKNH
p+mmJEDmwBycJr4Q6JIoous+DwKMVTl6szpXDR5fve/ptxBvamgO1qoewuw59QjdWHi3/WD8pe8g
y41bGRJ5/pPMbTfGAMtF3eFrwqJTWz0f9lxKBSLjEZ6VL/N9Eiu58wmV5T/4jHHA+p07M11kHwko
UNFk9M5SxQWR+331xyA8u5ClqEmIgPHzQSxnbIkEjWDWkHSR6ovIWjmhLF3wPpWn4lRYSYWOsj9D
zaHDDI5XPm/w+hcc6Ebatq31VXBpQWKNMcZRPojpLPHdWZWnx2kPO4AlMh0WkD5W8QVUytXxEk8p
e7rqaFUoflDYYnFpiJi3NC55BI24csVdlrGCgWuu2B/hmARxR41ZddpWrDaAUNZvDWlFZ1Er52Pb
048FsuYbZZ3WfJ9Ivp6Pk23e7x3AnfMbxzafIyYJSVkkMdGAQP6rllsRGVnH8X2ZIO9B1NMl+8M0
e8r1UrZ7BGeOcAgxNDVqMdQbTs4bdOIGE1twV/yew80wcVJk+WeMVgHu9tfCEn2nfM/EFo2tAwG6
DrZWPlPE9EGzHM6lZ8pMDHNsxGkXMVUyvcCgWxxMa6sTFfAwThLj1CPxq4nc9tJAqnkcKZpS11ut
LE2qQ7AuQN9sDQHEUR4xdPF8y1Mp+9BnFczjpIY78GYyedtalt+mrwVwVixgXHg/cpzP8x8WI6rl
Ws/gG1G2DSYyx9dVBVz5RfCQADRurO6oylAlyw3LmvZoOdn1JwJHelUTrAfzVW6IE84ijTWrRhiS
0ce2NEGMCFnTWsMqleEgefW49P4cLTjtaSqVFfFh0skbKN5jmmOnsZ6xFs2FFcrN05qug47GiGxs
Djt5OBc94j3o0Yr+sSSZkdNTo3RhxW5uEsLHnVD2NEBlKihoB/GHrcnyiXjcdCHPqbzXXV8nsQr9
hxWUmzFFn6ifqP1tpInX2jvuMvQliKcbbHwsxyOftCDmtBqSIIrqWe/wz4xw7CR86aVOPSBsVc1g
iUYvJI99VZ43VpT1hCTmGTqtpc7N7m1nnwWLxafTdNx9UJn4mSM4PUCMVQGdRsuy0PSplR3E7c7V
btxsigRvCq11PdOdjdnkbCPGbiZsvYJEl0heQP7zbTtfw+s8HoEJsMJ0uLumGmMzTfxMkNzZiFnX
3SsTTlaqo6Z5aky25GuL/9eAkuHAifuLdLeCw8jDN8bRdbIQ1gRdTYMNnTn0vYhKsCol96AWMtnr
usA1BGaXsGPGj5QbQ5cZLCUWbXdWowoE0AHfRYuo5Ya49YxA3H0Ko7avPMt4S1dH++9GM829h4zK
87Ug+0jAluUq2wv5c3+3Jv4DRd3aE1px1ja2YmO1yVxyARvmaoUvjt5nudAXsB13yov0/udD5qbH
z3cKnJKjrrByK0/CuT5DTDqP3OYB9OF3xsakr2NvfgBYk1Nj5H9afIgXr36/BUgbF7IObbHKsjkY
LUABi28BNIUCiQJCezbSxEbqOfsHTX88Fh61W+b+VDZDF5/5F1hbqUDZWg1GeTUuevC5HsVfSiGt
LFSKIqEzk7B4+uhPMAsrsp4Y+lKMqANzUs6OIpsEBHEXPTh3jvXr7y92VVcHvmlWmD5uTFXrpCvN
Qr+bolRFpy7GG1HWA7alpoKYp0aQ5B3E18BvbBK5QsQPWWqccKA6Xp3Yn0lIbrVHcrShIjR7wa9g
ZEKQruS9eiJP4vyGIWeQujOiHthrfAJY+F/TZNCzsdsHgz6Xm/71LTrDgCcMz92U1n6vYzzBGYLC
F83xpTbzDyEVekUnlj0tVeJWinK/B4mgjK27jOJyIuFY56EAqXNwzEz4dx7SFjFeF52cDEaAtePT
xrfmvsHidEzudv+Djn/88Ups0/oovU47v5TrWYgr9lTXU8oWZRyWe0a5TOONIWwL4AsSe7AvasGc
SWDMxPUG31Sjk7gMJ9KhkTXT1lFjx9osAJHWE8E+jWSXEq1qYSyYsAMks4sRvIDksWMXTmsicZa4
KOMECF51PSxDaX6cEV4W1YvCC4AY9XBtCFwSY+vbUJeMec4Bdlj4J+cDQPA2Meyq8wZH5fkwrbKr
YWiiUImVuY76Yx/ZvMKlAoDBzrcaORk4ipv1D46xjGxyQVCuq+SP3hk1HQgJbpz00mRetcLyxueK
M44ZD/BQbhQJJXyBTxgc2otTetJAp2fkVMBzSDgUWQyktSxOs1cnUaFAmYvnbyNX7dj6euqIqibO
8JK2Oo/yqmUPOnZ1KLq4w3TMsO5CFFl27sJnWyhmuFABvzjtVBzDuxJsRBejp5QxDpgcXhA0lD5T
flpHWONByFx+6KFr+TwBhp+2r0etmveHtZz7El9UrD5bCpi92Kpz1HLarSKfXRtYgytzSnqzrdX8
QHQHDQuEkpxeRqeP30hFzvMy30hxKrCI5L+939C48kVndcR3fkUCViUgRlelkYcQ7zS25Lf/tnhO
vkXsDW1JYY0JwcM7tU1I/lQv++7ElAZUslKaSBG1oERiWqVHtSitgVzU6bEqrotsnFy6EJeVhnQz
/h5/CYQFojLvYePuN/fWRYKS8nck747eZb2Ly7RNLEqH5Ovs9JeSqbF9nJkxr7cHnnUjUZdGQV5m
ghy9kvLSCXyEHwgYShrz/yaLJkR+ZyoVcLMekgx9yKe8itDuLRLKlLKZGrZbZ8GQ7jFOfZg8rtJP
Q4HEVv9IxGckRWwXWUevRzph2sW66KopAbvJ5PvQUpp9ixKykB4QsovgJtwTd7Mxi3YsG/zMYqBl
C5SIxJvZ5UXED2QcPa9NvSWd5kBs0vVJk0/UcAbvOo8QLXTrV383hA6zK5cKnlDzwnqHQ6NA4+dU
RB2Q5kbH5ph3Rv/5Wdv8HB9SfYClXyOawpPcZwrj584r8FnnevSNInsLxf0KN5j6z1o7NvUwRJhE
MguWPJQIcKqHKzVjiFIW47tBW/522cVmYISv4QUgba0LCZ3X8ga4a1tWmnX7bEXv2IsmMDbcxOCq
owf0hxNQVMKOJEK1gpoBsqizu0e4OmcsIGI9OHxamogdFsfw8GdlLeu3aQrr1+DPAVDXn6ddM3qj
OOBZurZlo5w+HOCHNpAWAi4Ji4KkM6HSfhJXEbH9k5hPwOdv8fAc5LF8NjAc89cw+kxMY9Iaxix0
U6VvMh5AZx/b+42B47HusgCVxRmv0MVowO5Nnj6HcQAGLrZvIvyTCIsKOjhYar1wLMb8toIcAPtv
J7+D4pucHoEGFHord27wx6llcLJqrfLhIS42F7tF5MrQa9rR3nUUTxBYn+oM+VQaTPmYI2yXb33k
nBXSxZlejhiFVdLJHE65wsEvD3B2rC3BMHPKu0hNnixZZzT9MxOdzT1pvMIqp37GuxAofCkWMrbh
wo4pX6bLwfU7/F9FZ4iFjyPImEJAn4KLeqB19NOze9yMHh35qhR3t38YQqSsq+SvOCr00giFAA9p
xjSDQtkYVI620qNUtP3GPuO0NQu8Iq+LUwkp6NaOgDAcMRn2BIrCnBjyu7wiNRMFeZfnlsxZFjo8
TGPGEhM6J3zrnqFsah9ae7YD0vj6vpUW84Uzj7p98HlbzlwzXP9FtUrQaYS4YpfZSmwMIC/8b9v9
LopnDnD37PwnVcFRoqOj78unGSnevws3Lw9zJtmgLAmaaObBbs011LEukmv5Twiizd0lGgKxPokx
wGRJkrkMhGcRXiA3j5jEhufPdK8ryS5aWMxKtua81yISyR3btP8ixrwc/zovT9ySeRti7tFPJ6l+
yBRFofssGyiHch+CPvdYZoEyt2VsXq4hptFWCnpzD8IFx5zDeA0RHwjlv1fb8BrUJuqhr9GcJDjo
JdYygD/7SUCrGZ/PVSDoe3NKM5SzO9nwLeFY4rDg5SStJzkVzTBL1Rg0eLTsuevFE/qIsYlfMFWH
spUpqS7QgoMXFJHu9zP/q34vNWi6+/BV5C+/P9c5c6VpbhwkXPnXx8vafPN2LzpsP+6bRWUXoURi
7aq9CVYCYquyAxRN+HOQzvWGG0jqeaDYZV59JQlQgEYWCOiPocTGH5xMMA0HmSx3kcwKd+fykUXz
VZcg77U88ZQC1SkiMsoDcXvhkJJV/Q8Rit7kgytu/oOSeSdZQxD3cJs8/n4sOAe8pLCJVGVxPDTu
rrKZoVPef+Qd1jE5HW1j/W/Cgu0diquXHBNN5cqo1S9O0JG3cLXCU/LJx07G6zaXoSvNLSgN5jEv
Y5NBOOxLI15W6pjCdOZfk2FUllf1hTF2iAg019sHEBa4aP0e16kdJSZdWJuDdDf1jmtS81IHlBZQ
oqzkSySwQc4uf6qpX5XfGOfxoka9jVjlV19Eucq2wpgWtw7/Lhs1A7oX6XfgRoOEih61ee4nKM+P
d38vsP90FSKo0/6dbFAQgFk4awR8L4Od7fCaVXBebX7VUr1fbk2SvrVsGLRKX04ga2waenHKAonR
1vUzAx/c4glXZGqdHezzOxUM+8gAYeQ1RmjZ2te4nzQLxiemWzKnXxZ3a2MVq7b17eDjgxVqXYGI
tcBwhCweNiku1q+8k82MqtwWkvgp9dkPDtPzDUCbRxH7vGBod5qKPlyi/icjX4WQVIqH7llT02vN
2hbLY8gQOTCYiFW1my09BkgM23x9EfyfC3DradFQ++aKoyxuV2tYalaWzcFdHfL81sicPWZo9rSM
OgZtImigh71dhjRq7hlkt+M1bG6Es8L/HUZ7rQeBlbLFHoWahWTJELz+ayo+esfuFUZPBqRdgxxq
0Hdfqcus/JP+fVLu/TzBoS7u4rGF6E9AEkTtv/+KnkCosduyUAyEwTWHQ9+UPS6lkvUgNBYlkroo
Zr0GgwwhNOsSaFrE0gMQH05UC5u5RSfb0ITROv6MhIo9YFOiYqqv185xvJD5vThwn8oM900RShXG
LE4u7QDhGjeNCSol6bdOWudG3ErJs8E7yiNoVccVYZwTI4UanfEpM7kcbOnu04BhT8cn9/1gpt8p
4uhgXbIjbZWtvbQWpM5ZpIHAAmIDgLEXX2i24nL+PMrw1MkK5zCje12qD7OnI8CP/JcGf2GXcUhP
Z/FkpoULQmCt+4CBE53JBQjE/CCvjykXLbIou9if9Q6vkOB/Xx8xOLczHeHK2lXWWHjDCIhTpcsI
ObQBTYpjl1VGRUI3h9J/U3hkgZeD4kOoGYXjCBDaDRBZUPNTetS88ugvSpyJSg/hudgxJvHzyeKM
J1YhdElXLPNY+o5reDJsEH7iatNvQKPvjomO6bfCIK5L8YCs/zfGFU3d9423l2teknmZVi3kUi9s
A15a1C65ZWM/1QAHpZb87Y5hCcm6cUHpN8fG9qNowuOs9NriCyR3YQTIH+3M+XfIyO8lkYabuIan
6JjCDtwou99SJs4yhVRGmxTZc6XoVMBCEAql0GpXdxdiS3O/nrgeHPQApVKQyWOR7UvAygkfNSID
KEYal6f0LjtSwG+PHSwjIrVVgJLyRGA8nWyJHya2SQNN3oINGS7nJ5VJBrHmw/rzfvVdn2/KgtAP
SoAHAzj/wWQSNDdYBEb4M9bwx8Yodjy2ONBwGiZviGmfIKuXmWSvSDbKJ2kXFuHJLZEB9oXOz1vA
jIV2mAIrfw16oqpdhaY4U7aeV0iSKz90G7/cJp1uMs6NZtPS1BcXOBz0Qu0/1qn5PiDaEvVOUJTq
sa9CRC2k+gd6yD6FDnlxD9eD4oHDGQluPH1/FgMrBF2aY2igTRcQoWZtwQObkqCTSIF6cNHC/SSi
nmnXkAjAWoeXPPRRW0UrGafxgOGpduTBWcQpxkQA5pLc5DKMC94AKPIrzpzdhcQqblkALHu+pxXz
oNm7YiWUilYxdUMgmdYenZ/isFDWVO4p7XNtLlI5Wqnz18tyhGd9Dp9WAYxSQp02JDDLrk6z18Qh
kT+vDoJc9HgiFfmI4wALt1auJ0kMbhOPna/2jvt56qvWKZyVShjklsp4BQ9t24Z6NPMgjejD3zfD
C4SP1eHqDxKtO28upBSbL+0CK/s92IwBVrqBk2WXvjqAmX6uD4ZnCnoISWiqMmm0kAk/QtEXibJw
yg39XGbVdY3Ic4KD5S1nzp39o2SLkKGf6bpzMVU2eP23MobA9ztMKBXjDWyp2tDyvedwK5Y3kUEn
Att+u6jkfIKYxBRhMp0lzENQkbwM4qmXX/o3NHYFTqfY/ucklPZB16Y2MeM99Tod0pFZHF+agLu+
Z21hZyYU7/SYniNigRXfjpIS5sr+oO4CJBZDq+mHXSIjIAPRyteWONvj1lLhHLp58l644xy6Cljp
EKrOv4vQFVPdOV4dOtkWeIkPJMNt7F8Q2h1z1jV5p3gkpaq6RjLbn2Cj0O5GK5xMXV9wBXR7KYsu
GfZUCU93OsTxm7HWVyhg845sVXTe1Wxi4i7cjIfqPF/JvNc7e/Bvi5pb8CelwBSGynBR+B5xbQPX
IukmwKnq3UjyFbE/juZxz2YDfOT+Jm46qQKkIJqVlaSSEr8rqT9X4RC4zCVXCueOJl+KtQmGEwCW
N219HDco0CkBM+xUFTguRiI4fFhcu5+IA7KWbu49m+I8q6M36M4AVyYX/E4WJQ9AEJrWD2lHO3mH
pq6zM8xZqLNZGG/jMZ4HDV76rAdvTNJjpE3DCje472CkoUKrdLXg0Eh9UBqL/wRl0Kn7BaLtUbai
Io0KZ3A+AI1VQEiZGIbFoQvV+Zl87E3gJWSqR2TZ/iAHrDurZE8znfLwtMNfUkWgvn7+IIT9MRbS
HiT3jaDdfubRCwsDXMW69ww077J3gCgoVO7wo5eSwc4K3o7dekCtCFUOXY1/JbM9yLehJD98EVkx
gbBcOHsK6JduHTP6Pn2pOWTMbwe1yu5GfneHNyFO1XiLuiH46pKBaqE5AlPBoGyTPPYJSqx67dHy
tQO/8NIfkeFgKdyIPnX3SFT9lfYOKKH9HSCZs/MIG7pIERU7a30bV8OSKhn9kCPDGHP+WuOa6Vk5
QIfeQkpvNbiqfw3wQ0lJOqRFykqLyKuoJnlSUZbTulVUAi+l0rX/pIUKLs85plJoMogDwdZ2GXme
xbPVighlPJNqGMrZ5+8x+pqei9TIpCW/Wh/pHfoL5hl73XlwDyJJlTqSn3QwIA3J3ApeR4jrc0lv
dwNMo5PRAkbxFZCwxdJaFlQf9O1rybJLnN2kpz+xypCHkidBcEtC7cRyLyS8hr+p7ZVefmws65Xa
gnUhEgn0tgGjA5pK5wj5dzU37Cv824U/rVJy8UgrtH04BsEEabatwsSvIbPBgVcHl8e1gf8e8cok
Luvb1HgOzmXE/xTyBcxuyNOrNBNTesTCVJjuA81EPaHM2i80xW+AfMDpsPkh2QitY4jvj93fAAUV
b+jCowsr68o82VzJu1WXDDJ9m4HsSlnQ5E+QmrVx957sa1/TvBOEraPHFvf4OJLXtmhSGe01KfLK
Dh7glJEtiGc920rLL+HpQxXMN2X/w2pB7zc1QH57F2+3MpMorC3baOdNihuaAkBH53pscFMvxpMv
VATUz3m96QFDrVgKPF0latP7xPKyVBkDG4eUNAA1A2ysApDf5DIf0MdpQPLelPn8OixAZiwgpGtw
BvRoMkQFrbcWjefLcDngjnq4UC3fUr6oORwcvTYF/wrHh/hO6ESJdL1fMZVoiRBdIN/nRV6iWjAw
m9JJ/aY7l17NUyBvWc0/kD2T0zEC9sXJ878aJqEzTJue+2QTA1CZpzGRdHEPu4VZeXb+IzTF4gB8
W+FERkfGZdAx5VnQvI9jB90av0h+GzM3AbOVG6mDM//xtI56oJR9W8GPTrRqScr4LgxGwDSpd+lI
i1nypc5DetTbqHN9Ci8nKrAtLZxmZNl9c8BuY5prL8wcC7hXi3iNuJfjdyKrf4UMrhovzI0yd56x
pmSHKexjo8mLCJvBG3Pl9E7ryRfQi8bApSErDha0WUxp0rxnf93xmUvXlYI1O5w9mNlwCSp3LjiX
GrdL5sKhyi4jrpPzsjBP3t/QO0qo20BLW5mlqW36gcxJ0qD9Ot3kAnDDwk5zaWbGZlcE5eOAe8XL
+oXiGCHL1h63w2A1RUAzB9s4rSkHiMuW8KtOm7MN6Myxjg/A38ke7o/wIH+Ek2vZ888xFf6tlkj1
DH2ZHzB6h/n2o79gGWfRLHl5F40K+PItut+zuxd2ITi4eXU1nggoLY/wB37RqHxb1zRhOtS456ef
A+fE2mVhsey2it2b4f7OknkaSdHxwc6P32qHccNnIiegKG7sjplTcUZB85UvsW1dpdt2wdhU3Sw8
/PkPTmvDCNEqdbxyRBwoBmmjUI8WQAfcCiQZX+LFwOoGn8qIdW+zTb3FyTwJJXiYw3jGmXWAUmEA
Vfv1LYDiIi7CsljAK3ynNnhCjMQ0JR4WRcdHMNMB6cB9uW+HPMZLXB9WzEPKDxC9sGfpeYDQEGpw
kQwxFm+u6QEH6RfE2zPRv4nsh5hbsM5byZKXUe3GyiELaZ/0riO7wUigjwc0A5JKwycgWPhSQHF2
diBFFOzcFA3FN7BByDFVDQJOpw9PrgLkxixyWpvxLtKIhfi7HlZgWa1ALMxAzFuX5XNQ0ixeSkIA
/MDwC7xWWqXXVftaGfFsB0LJcKGaOT3RFbom/cs/6uGqwHw2WBfMOJ7CFCm1vKBPOvmMDqDCplvH
f3zo1E0uR9hawMkHmMtzoTB42bDwbGyGlFeM/PKualoCjnODmg/RO1hNp2vHA9T5pjGtXsYvADPK
ZcMaZ3hjlO43atT8II7fzxyUbBvgmu7eZKmjrLB2e4XFrCRzreGvN+kUobbPQteP7nE8nuABr1KR
oq/NgunmLkbxHC+PCTWTeYLlz3kNrj63SC9jGHYIKSwzjr3tUMJlRhfVfDmjVdhIdYpDc3sBXzlI
eJByKiAObxP5DSNUFr8SYH7LtYbwIncR2OVTJGLCSEctxCq0YQ+bLYRzX90Nwr244SvkUqLc4Aud
Lrdo0Cn30NZdlbnEVy2fitzs28iTafwY9RNHG7eA7Q0E53Jusc7BRHZSg/pPbNtB3R7/f/hgC9VR
tFF8JL3nn9EYkTW/atm2vOvFzoJjg2awDoDO2JyeTWTmHMJSaT0DvH4LhBELCLkZ9VSBX+lZ9AFn
7G80XPrTltbaX70N1I+yn/0/8ReaW6TzKx7UXZEzpCNkbuSw42F5NwQGSlw6f5pSa4+X7yfZKGyH
73rLdBUNHNCxJZKUCqHsNWUCsGrLx8zzK4FJvnVD8Uq0VfMZj7PYKEIn0Lpf+kfs5iqbo/GXZzPp
yscGjleIx+YJToD4x2cTKxnGbEKlVQoUvFVqedaIOYEgZIWrTcrrQZqQD4dFBxFU6Je3yUObDN1n
jY0xke1mhRsPYz3Rrp/K1GIMKaMqxzCmzVGEAAhPhtO2o8sinC9PXplQcaaSBmkKe5Kk5gAnckyY
iMpZETfMIxSHdtfBnMcjuwd4TzoBeSUqBUEG50Kw7+QYVjXndBcTCyAi+KvwMq2nzeAt8BmcQby/
6+V7z7O9CD/parJdL34/2TDHjd2pG6qfhls6/lch/uqX/XS0Qb7qDHW/RSEAohSov3dTjwaMZHfB
yo08eUYDcmYz34yGXTxzR3sF9I9MikEEk+69EMkl0cKaIp9S0Qc0zOo41ukt+wklUIKhmNRUIjyC
2UR2rWCiLnKyH+Xl/PwvDDJyWvyb/MBw53evFPAAMVwQe+7qEe3UG38PJncervTgqDEhsQopu0RR
JHP/tLLVaW+4/QlfThBn+GYMVZ3oyQJtI/N9w/EoYO54D6dQD9tyMk2WsVfahCYYWIkav5upqgTG
J0a+hqv51XSNAnaBbmCM61oGsrgx3bNEt/wbAc374XGur1knjn9Qkxtm8KrsXWmzqU3/A2nxh5WB
LrawInpq4dy7EB5cLM+3fnIek4gYNY4j+ejGWUo0ES9Pm5MjIahL0/yCFBkZNwy0Q6/QrlKB+F5Z
SiH+UXzyf7LipPWswBqg8fDdsapltUDPyx+obTotCZM319GRXX62YFrEa6+cIzFRhRSHwXBldRcD
X06E9dfW8L6mYBCVyt6E8bjE44Fawko4Hm6+48+AZhwNPQWwdtao77G/nHT23rMFe2FiS28BnD2K
7cI1mUM7OhKIDRCmSaMqA2APMXiwvdHcsyPK6kbDCef0I+PC2jrIpIQyDbsyuTmVk9r0DqRCBUZq
IgHab1eewEmxhe7hh+fCo+NKbdshAdrT6nzM0vHM8ujslGyYas4IxY3F4nhHzxjjpUBfdogbYtFG
cj6VMtlK1E+LYTuytJCelaH4TWVLLLvgaq3CywLcTn8haJGxFLGXTZWiw2x4Ce3UmIa33+qHKF0k
awhNNgR9elfAURRtIzrmPYAGo9UEKEjbTKO7dpiZOoLeBxYoRmSxJvJP1kAOElRCLZcYEjFNrdGz
Tl2Zm8M+kj9wqdTCUZqK0b7T0sKJuoQoPlw6FBwzjg7XNNXkbYNE5SD2Zi0fVsgAP/0VRx9zXjXp
SN1fi6SM+UPESp1Sav5xRVgmju15oOjGY5ItgS7MCW5T7Ltz6XZmUKHevqgg8KBbtRPpZL33BO/b
yUwYlcWZKYTr/kx6ezwskO1d+eidE9j4AdFaSrqohydATWVsq4Z7mVuQwWPVQ4hVJNnu5parIPPo
5FHj+Ap9pnUThpWQCKd/6vezjC9aRvt6a4XK1zFLtkP43hyHQ83G8ja+K/b2RseEVYtwUsmJ72bH
QuikdJ949sMg1YZxUQwlo5GDshyVGd9gS20pwu3/VIGbl8ZbAqlCfOtup4RiX5Ss8LjV2bq897WI
67FbFdXBq88tEl68wewjNksviPRSkVQkfIrn8Nt/nbCMfVNaorWsc0HuZFQ0C4CKEWSgTbVflz6/
hnmdiWpv+ZE6t+3i+ewYneMMOxNXRw7vN6cPLpEt/UsxyAAqnucm3DZs9CgkXpV/GcYcVVxpbg2H
12SLo4RsyEhK4RSQw0m+qm5SigDLgAUVV8o/Ew0mthWb7Ai74QV2VaiHQrfeXu3L3c0ysgD8GdzJ
5AxWE5HwFIdNp5okwPVaXfgzfQZmOPk8He2j8uwXaGAqnBNMH0sYFxExbakYgqXVMjDdQNFafrT5
KzG8v4hLaWT9JqTSPLSj1b+OtClc5GWx+1nurHwikiD36ONcnyOO9baHanjmGvc0jun72SxoL1Gu
jOzyB4Mzq4n6zXkppifgV3oSjQA0k1T/XoqdIiIMdKTaq6NsmqLPi/zApmlDWcY5pxwcrOgC45uL
pyxxQV64QJyd9fROVIrDJYMs3fvmth3LZce7vc+E5bCfLRUbhJ0DR0sUsXMtGc0p3OOnNWlvZYRA
A8NNaZ1c0e8HmZMJC+P29vzSiBgpNnijCyrfUflt75zv30EzYcoi3vI7ZLvSZP+elh/e3n6zExF3
efOb3mXK76iBS17YQsw4yhgN2KqkS2Rnac1kh5JX8L5AwDa7LFjtZ+9TWJdi5HerEP1af2+9wVZW
OxpcGZBSe3IHaZMITV6AewZVzk6w5XOAmxH4fu3At76SRbqe85i8a/szSxwOBLPvlHrGCBkbB6rE
PHSadgPhay0SSyazcCg8xRRSDDiXBNXB4qF1YC2iwytGIrOqTUuT5YDG0+JVvc4UkslkYTcEQCQG
ZLyN9N6qjF0COGTU5cyzTG6kmDp1IcijU3YD+QNyINk+PmnQtnWWAXiZQhq6zi1SC/vOGszrGMm2
2ZPiyOqwgAshtO2/yqAwFyT3E9BZbo1dsArLiJgwZKbI/dNha8ejtAlCBJ5loBYPMGpkA3Q5wjge
iKQmsMKDstT/clgdf3l7XX+m6egg5Zd8+NSjmLJEWwI1AXgNVwQSgAEXz3DX2qzzg6D8zm1mqfGC
559G0Uyf+O17Diqv7ruELUr0EIVqA+ikDTU6+fv/l/HtJnXoXi8rHW5/Zcy1laR6KWZTNazSvzdv
HPrHvTGj5h1VzNFOlevE1bMcayxipKJbS6dbHRaFH0fVinCHn1eswoE/awQacs3cAXzGEq7UAS/m
/U/ykGHjowq71TXEpdVTgQXxFeDzsXf/AoR/p3M/1aftXm1x7/fbqA520c4T4wgANzcnBoXMHjT8
LvxuWwTwZhIDPvKs1+YvJjZo2cXX3pllT3GsSyLMkhZR7f1iy3g7B68KV9l1gaZPvlNPwlfDDMA1
0+Z99P+k9smzaVYxrMtp4kJ7+9FcBxgGfaYqB6rPFjxCiLRaqWRrG5CdMbKYNwMcYeaovzA8MNiE
HZVtZ3EOvIbbNRgAtT8Xzibsalj6Q+++cPtVKRRSD+sf83zm5ez0qs1Z+eH8+SNovMeU22yL87AW
P9hsQfN7lwo59pCVc6BTWbTo7zvRUC0Ail38rGUDnaReBfqCGy3zfvlSlg3DX47vifkY70li8mPH
bzj3OTDF1/5SBeOrr+XthTm3C9vM6+vDICOcWOSzn34M8AqVJo9zUQ1MrYsvE6NVE5RtOIMDVeUh
IEJLt7pFQYJ0lsGjSi9iqV+0yzWesToQOcKmZxTB5aWjMJ8CtLUKFwFpB2uLK5TQyyd6Xn9tOBrB
nIN08h44YNKqr2V8W6isEZLf+Qsc9qNPRQblRUL9NjXs5ZeixryXR16dgWRyZGXeh2+GVgEmMF/P
wM4ow3NwwmHRe5YiOTOGdzDcP70v4GJ2eBA4J9/rxL6KsNL04enEK9e5cOzZ9M2YjYawF+eEYESy
J2oLXS32PPNhwRnz3CgyA+ori1Qza35UsHva40b0crZ6sN6UZjDoj7s+HoDT0VBErZmnLnskeEwI
Pa1L5TEoE5wj2Z8Jb5dpN+6SKe/1F6j+q6dkXsQB31B0461SlS8ZZZI5p5H7WtO4RNiFa+io9tIi
A9kJ1pgUJ4/TpVIS0B5XbLPjWU2h6qm1I7d9120FikBVa9Lxq1B2CNv7sNrvMZbHtJ7xULMyOMjc
C1/QXI09SeHsLO1aBBm0JhyvNHHcBNpxjbiJ6kt58mPUCxrdPvxEOrIWBPJ712QkBsf6fEAxqBVo
wmwTxqe55z8ZotvraxCveP1d2OoLKG5Mt2z9tG6RbsJsZc6jc66N0tORbwPHJFqULaBRFijr9Q6u
mz744S6UTLdpXSELArDp0A7CtSDRXv2zpnmM4ogTaB1e1sNVdlzPy9iCTBIJlVfQ0YDvH3czVdxd
Qf7UbY/rnPcaDkbhXdJAzBUewYADYERqsI/jJjmqmf86DB4WbL8JHaHu0BjMhC1mNEMUg7FyffV/
M641q+M9UfDfHMV67wF6I85KgkkqiqBE7yQCBc3JT10ZUC5la/TZGi5pcVaY4OakqQvnI4lmJQ/C
Et/SAXZ7yzGPtxaAky1p/vaTeYYSSP7fWGEDRBof8dFAa5C/u2ObcKEhsrJGEswc5oMRRCRFlitI
uTsVjdeyqa4rSMJTDRG2BClHg0Yq+7twG98Hkpgh6NXzJnpodE8Y4N1ztAI9Os6EFmOvz152IQLo
7KZQYJxiLEESMBEQeC3JRCd8jvqaS2bdWb40VChIwoUL8V94sG0poSsd5xs/VPp4vS3S1dSEBch2
z4g+jMOvrpIXS5CGOD+shhJbGPdLhZw1rbnDLSx2tAW3XGP8EoXgVHMBqbl4EhRL8/CbwPHgdgSM
3r5obQcesXMd0B/ARmrh0UngDXP67s4KFUREw9eB9BDyO5bzQsSeK1MGeK7wr41sVA55cl9lFI98
z4O35ZelNfPdR8LlNxEDVyyFFvMMxQBJfzB7nVifBO6lbwvwVx9NTeCFMvN/QQAjoHMWTp5AtsP3
A/lZyToT5w3pIzfwcO1lTdv5FaGHiIwS1noLzqdZOzJRntpghEREWyoKpylcYS0sInH6XsU4lfam
kIGq3DQNJVKxSyj9PQ9CshqULGbufMQr+ApO7wniKxKaMhAmXIaB1WlOX8nK3j7bVMvEeLv0oEMm
kefYqu3UXTBdJFFMBkgM4ttdonUxiHHdvUlwfslAdE8hKCvgMgwWdgfc99qRvznenowfmc/lNPUV
xX2Dpjz1kK6r2i+1nwQ6gh/eUuJodOcvoMK19TYgYLcgKNj/jJ2A8P+UAKGNGAvvYGYCAfZ7ERHT
liQ/fO1UavL1Z6jZLhiy3FIc3XxtV2cjD8r0mODuP6jEgyagrbQg1DtIqG+R/0rselsN6BbZ9IP1
SHtqvPMYqgGhjqSrW8AVGbGKL/gRUn+ZG2C2LBs8A2sBvYvf6+U35sqYFp/UKb1Z0kE1CL2pqptn
iUfwjcE4KIfeUZrMrOxEig/JC/tVbxGGVzYZ6Hbnk5rheQf9ukmQQEa0KFuPWYuFZOGQ+JpuBUkN
700gaYYwrLDo4oQYOi8QsEuAAS78Ud9APryX834eXTNyDgYlH72sJc5FuTTz4LG6vnOqCuWSnBRi
B0x2kcw4fUnIy3qx8q+Tw7FIpwpaJAiRZJtZhw0mR1Lr77Fk79Z/6DG710Rdn1nbwLetn2Se+2yI
cMlSzQH+Q/arMqPr+Qme096j/d3apFWXXOUArVeH9IG4Avtgd0CnkkjyneJnnRxc/mf9jxpJD6d/
vo2S4dASNMlDC7OFvyQMLvF2gMNyJPa/N2ToptXOZgMAl2/mtzARWsc6m0nJtTjg3DdNipchSMDm
AewyyNp86qhTPieJi7F6z5oWn2D+RgM0YbmLKqS+mBDQOSip0n5OhhzWM/wgVKNPErZmGhrfQjmH
7xKkaT6tbJht3VolkpMgbZxLC+z1XFrZK6PVGEdb0UyJvz3YzhRYVvEn7U9Z7HiwjS9oguNaoTfr
Pjqh71YtVMChN4TT3OcPneR+u5J2p+usiV5tQOmGVGYlMTBO/ohiknmXhTXjSe36+Bbakr6vWFSK
0XmuZnuWI/iplPVus+4VxnMLNJP5Sh4GVAnj52w0S+wje8C/Tq0TAdCgDiyOb6V0rkp/cgP9CDyS
kG237Ih+KqXI5T7CQzwOjjvwrSEDHZySz3YcfXofOHfLASL80m24f0qQ68kL1QnE8bwuf8Ktlxy0
UFJLvNW0bGQsuTIESsiOBQDika8/f6iQZMyEassZfo0mMOYWfd33jVezb+Q7XHt+h++A0Kw51Kja
yoarypeztuNJk9X9TEMIViqRQwYKgon+myLcVMO1oESRXBG/o2gTCaliny2ntATnKVkzk2LMdPfE
men2xbuZl23EQPOY8Cyc9b7FXmoczQF4d7NvvjefGkXxmB+1t0OgTTTsvPRa9M5uGMLU/7V7Kxus
fFslQxLe88qJ5vptlODr5QW+Z4EwRvs2yETYZa6Xw7HAPul8BhLZ6Jp7If5wN68GVrg6JxWEbAK6
MeKcW0U+pV2W8fYU/nzTxLPhAfyGwS7uwchh/fGlYJzEqXygnMIVqOZHXdbnhMCffnVp27OwOs/1
t2bZv3eE77KKH/3lKmNjXU63/0R8YHGjTqDGa1Mzlse01xfoz4OWTKaOg9So8C8H6ffMK5x9ojB7
l737Bz5VpTJdZhlsvVd9iRfCFxhXxLZlJI5Yk5hycx8FZrlXH9cBC5e18V8QyUK8oMEJtnaD53cr
Uh5FHBDFJYNOCeaZcGN4VnKugJtrWZi0WVus3L2ZiOHtOe26ePpU6B8bRnMzizzl8cOaisprzfFt
jj1Q2LWOLFj1VKhRj4+ptdmq1iD1alsSKNkrhiIEHxRwCVGpe4AqPalRe4BC/TgN1mUVjyZt9iPH
jd9pSoNvlR0acDGRGXiyXv59iPGU4lEzhh6/4AAzVFQFv4zaI3WDpCPUPYI9msx4TGza5bVr1qzs
3kqvmnxQpSRh8qLQt5fRG3SHWbXeD7GGtUmaYadzMx009jVDBhzNlmaSYEOsFUvseNOWW9Q5zoDp
kZ8jPsq99K5TSMY9/6c6yXTTM+ZJoce5LSr8w6IAIwQu8POJrTkMnePgRUp6OWD0eUjJY/U93Y7Y
LRYD3ufLe/+0ss8XeL+wfvoAb+DbV5aNejN0RuUU5kPwRUife+mxF8YYaDySvxWzVh8MJXfUh/e7
epYrfvKxaBkXlHMvhO+NDn06GpLeCSHsSefy0mYwXz2M6r3+F/AIrAAFE9I6tu7jiliVFY4rujYO
PHDwIzltptwGcR3d4G04b9W1MOzXkxrddFvoW/37m6JF9p4R6hVz6Mc4lGsO+sZGq7GUyL54TfL2
wAL4etgVPVDF6ajtCadFXBwdfdB0QwxjIKzJsCRZWkfmPtm+V6SbgipckcX/6n9oAC0lerh3p0uK
yPtkF7WOGeTlPhdETE5tbiv/1sGbfOWV69NkNx/Zv3U8ypMcFg5KqfKLAXsIeubUzxYx2vKLmYIz
aAOkhD4Bmv81jsa89UJp4HoMZ6HLD36AghdU1Qv9PVHr1xsc5/xnORjQWL+AT2ThwysAa4m96Dby
mOrfH1BiHUIxT0bXbMEt/53Q2PR0QjG7f1ubirSOAhyG6U8/IZvdq8n6PPNkpxgdznl0kN88rKHy
/AkxgvjxL3M6AytW2QCmH2Ada/4i8tCJ5UdaqRJE5XcjbwvPxiuyYr51z5Z2KwFNucG3l5yQ0W4s
nxoDldHT6DQhdvZ43F5HNUWiYHwC1O8/txG5HGW+ZFqeQyncgGZQbynUfoM2+/TGzjl9RLaaFHX8
C1ZtnmpXKe2VKhVrNGoVPuEvwXMhjwlfIEqdKghqgN600it9oNJb1dDYUn866lfcfjg08QXYtADE
fHCNOag6P99mayjZNLCbfuB0yhz7TcARDRgvFr7gwkmQ+0yAQ+YbXn81HCaSyUEjZ/o5EX/0/nSZ
aQceOFSUpXbSkk2xIZO8hJxPHyxP9pSLKwjmCl9Es+RmdbzeT38FetMVqxikV+I7PdrIDDZyA+nh
05+FWB2votk5ZniqC5r9n2FoBoWEj4erT0kcQsupq2pH3WAFAdsv8RKOtgfLEUGJZJmkPM/r1csY
shRpn9UTBmixLOUejm+54neyS+eXLIoNunJ64goGeEws99sZlI80EJWdsI87JpR2mEYYGQnE1AAx
XLPGNnoMS8zflTFcGmb/b5+X/KRu8kwfUebjxyME06UJ0UmF7/wfZbsmDhs5Xk3AVj5ujRzfdE5j
uJmGB6JD30oro2F5JHryGLeVr2CShSKV2bdLG6DIc3QIrKHaT7ACO/1h18q8ofWmDJ4iBtsK/+84
+GTehk+j1z+DoyXXhDx37ukifuchQ1ciT1vJJItbmtU5udnairC5QYhi62mIXfIvnTPEJDcTg9+W
RjsYVWbvWupE40onWq+6mJxZx229lsgsX78JJtGsm3PseHaQkp+JwpGOOv/aSliYqF5sSIZqOfgI
5jFRZD57X7INvDZ9MSwzLP4ephdWi34xOwy94jQbld7Ab76I14HVTbv0KkgHYgCI7Ay/Ott3vIEU
MyQIjnMY5ubZ78qEv+vuWeG+W7tKQlpNSd2aGDGGDKETs5TP/JwqXAFRKWmy5AdGAI/yFgvSHz29
rl3w7+ndm1Uk/W27wwSvD/5uvnIpNVxogu0vBrp+gn4Cjlr0HSUjr4JRo0ZneDnxXlG6q9gsgTh8
1+y35doNIm5x4A6tyJ71j/fSO6eeytftpgXVXpYqD0d095nsJya4Hy1i300AjxblrWyV2+tTev+p
ei4oyBoWVHxOkK9mR2qhlVuQ7NCLIltp1JJAMp9sKxqr35w9RcEgIjS95Brkaq9jxNOK2IG7KO6S
Smw9mxZjSo2Qdw6zP2UTAR4gGR21GzM2GyFJWc+hlVsfSAop0Xu9S4qQd2sYvzp5ZL1tnFd4towR
VRNbOMa4GvovDiI0ODKEBhCtwY5NEjBF7/MLLZGoWsHXngx12QqiRitqwPlwUt8+c2+gUTvM+luT
RJRAybKPMxrj/Emm4VEecIG5aM1t/oPeX65XN2SBdlWa8EB1lNvLWov8kUAXO1f3Q80WrAOCnhQ3
3Opqj3eDValFk6cEVZ0xDn2fYQ5N7EbMCuZJBAEJBKjEocMgHb6VadxUYThsX2rD36KX5iA7Ec7Z
gA4j0Kcu+SBQHCAnkQ0Xco13KpOgVwfTM69GKHjDSTbnzRCrAEl0j/5FsafwTbAsP/2WSlEv6lTj
d2CMVZXZt2haVQyoztWrE4iKVa1cJqoY7NfI9HF1+MUXyneAbKgtvh+nACHKOjJ7PX1SicTkkf7Y
0tG//oNbvJLqu4E/h4zZh4Cq1urgt6OtXpaBn41wqvyCOSEW/DxgLa2z5IkUMvBYmYZcViNr7MFM
Bn6snn2Ik2q3QR+s6JBvlGNbhRY/pDaPX5h1ZsvZTyc5gOzCVxYSjP87dj5WO77Kr2u956rSzZil
d6gGxBHMGp4PWPZvv2XBh/RI6BFOUgecbs0D/BqhBYQAgjAs4ai1g7Rcp+ZVHh2gQJeyMbELx2aN
7ADyDGgiiYsJtyrWJOgNBQ5aQKEDw/3d2AaJBx3SJGVClQ8MsWBU+paJ9NI+INqby0/4Szz3DJVx
mBL+a0B3mWbBSvqNTRLu9M8zXLM7qoTcGU796r8j8cgR/dqRv3UzeYeKBod5Sdhr+VxNbkOP97h9
4ItHdQDjYJrY/GmxKuNb/gZ53A7XMewKpfFX8cQbdzscM2qJMA3Ds0GDwwHe4zN8Sl1cy2qS8jUx
R8xZoT+TJfV9b5RRaXwnnZPZR/Xaej+GXYc0uakQ2pOOtRl3/TFOBtHUX0MnfLQXFrp9hse3OvsZ
93279CyexBeQDBR05IYoxngpywvvCyqiNFUttk+P3aAv3sTKHLQjtdmoSuS/h/5maPaEqaQ+I/ZC
/JHBiuiQ1Z/OA1J9pkfaSner2ewau34bIDJ0GGW+3JsAV6TcE8qEs4HfgCBGkGT1YfzUKpr0gO2l
gJH7BlGawyBYp8JOue+elVoP56YUaYhY3GmBsXMl4tU031OyvWP91knyVgTKVyFsi0WcJRE2v5sb
eM2TIFxyypmYeTgmoMw9XcDpiC11nY6JVxIA7uilklyHIItWELi0qttNrlOu92N2Y2kHh63Y3fN7
17itVjix8Hey2Oa2Z2ripZThdfmKL+qrSjdmPWXiAt2jQEO/3rpcLY5jJTkb20IZCL0rAGUWnnlr
wbEGpoP+DsOhRhk3b/4+QhlKLgorf2LHrjd+ySiz47RvVF6H5W3hJ8CnUNL0iO0o9/JPUTHztkM0
HKr+1DzcpWqXR9ZT/a+SooNijVfvn4RecUCID/IHmtuSG/by8VZ+1U2tkSkuI0OFxJoq6D+Ee91p
sWEqaa6J5pkmLrJgo/DU2D2sN+GvWS8W9dzxIVNsGrYboQ4CjBY2cHzlX1oKm2Gq/llDLkd3+4Mr
+bjwFzoTOpnBkwt+5TpNPoP8Q2aEmLGjBCCP02WPAiZ2LBEvithaZXm05fv6dsp2K/U7div9hF5a
RY8RuIZuoDYNNAabdepYave+ntKfBosNtLittkYXdCKP7VkWlBZXaqbBhkIjykw6Wvs5fOcIp0fV
ktdjAD6Aivd3WQwAM/Wvru4dkunudmxMxHwjguF+SeeMqGVAIxuvvnFuAQP1A8MvJl/6lY7fTqTj
a/+oa+BUwkYGAaLbjvw0c8Y6BMLeYarHfydfwkxuPlxEEO/h2H2O/zbONOq0pFNm6c4Jwvj1zniK
e3gABXh85OczgA0f0OrtIhb4I81jTawm692RaLbrh6/jJDVC5yYth/gNjtSIq64yf0cWutd++39Q
DLPCL9Z/8ZPPjIFInkG+WC0I3qIe/k1r/+9zvIf3TuvoVuTc/+hxnbBjbwZPyd8FHY19ws62SeQE
LORJSRxqHKPFl1YmIlBrcVsGoHQQ6ejw26vpufAWULWK5eMxVSik/+CPa2DNsvW2fI8MNkz34aUA
4kAxNKG3ngyWqwmwMJVeu5fYeEdRhO5352XX957GBZ5v0/tLbuw4G2IAGp9GpLG4CiPldcqgr1a4
4DW9bOmXBiaHxgGZpYi+5HSjVKbNZ7PIhGrJMKrbz5m+KbI14KSrQAZAemext1EY+CsuzoKJdi/J
gENc0wTc0iN+qT3G2gMViNYBhGKMZI/Aivl47aIRXtnK+Wrq6rx0aqf7ZADAziMzBcTiJZkhuf2h
m6IHJaxQg+q3D5hVVtJhITBlVedrDeq5B3gLoThdehhBGtyRYvyiNJyhPll8P2tMWjghDKXL9ZpN
QVY7Z3E8X2ZikVh1zWCV6Ra8hFGjfaz9+ocNbyJwrQsj0UbYQ98+IxQYJqbHQdSFcJBzQ0LzfDaM
8uHcmt7dWER62MRCYrVsHwtTyV5fD/RiDWsEg3JxE/lav4TlIAQ5ds5d/bLRH2j5TdzveJr3iX7Q
r4n+tuoXnKpSjwwIgdQghvTP3QtefDKnXEttir8ksrWqAsrv+s/0UnwwpXkYTOF21QU4m6JsTx9l
tqN2xwASR/R+b0bQMi7+BXzxVOPMsXjGkAQ7dJ+gv8HD9M+uDluW3kc0ouYWrtuLlomUeCGw48ID
THV+xZR6C1DvjhDYTuEu0q2yBlg1FuD3oMDlN8Rd4CslI2NT6EiQ6VlVdB2NZVzeMBEVJlC3iPTH
aymV5vuX3TCiF7TlK73yHWhQ2+S7bEaiXG2y3dsyB7CayFJJstf2Jz7hvvpmwcDv/I/UuoVLo20A
fUYQpCJdaaiEajVmxGw+n/O3cKfrtVnMgHf2lGUOq/An3bf0shyJVSPh294r1HU70pbWwckP5/S4
uiGMKPqKGRKnEAK9GxMG14S34m+bqaOuaYVI5GJUgbObTj5SqOGm6ShVqT/Cex58dzP/qscoz+bO
XIfu7N3P1aSlSsOZNe7pUa5MgevgZ9jDRqNAVxZauFOe0AM1QhVTOjYgKjZFwnrllwTVJqJnApkA
SrmPCm2k+uxlLH04sqTuw717UTn7ZJGOcX5h8KGcxZCBFUAHULpdFa4VDqhWjGcssGe7fvTXUy/2
BYu/SVpU4MlpP8ZHYsF5kEbKyRMg1Zg1aUR8uriYfW5TTRLYNf3DC2IOZzxwZ2M8HbuNgrzL4wvg
RYNDH+RUopp8lO6c82Om6JFfzQuk2S3e6Vm1bSjtXQx8rXU+1JLxJ7RFzwn8LsBQW5bqxP8v2BO5
XkMyv0GskEai92uwLniXh3RDOqeDEneSTdLAVPhM6O9f+8jDVkWvhVj/SO1E95PCL0gGAim5KwOt
tqJ2Nr6fjMhVUSqO6lHBQVflL0D8x+12QTYuEom1hPITnIcaHv8gSAHCOHivaFytN2riXXcGPmK2
x4y0Ndcaar38pt7fskrvdUGIN0ldTHr0eWvIwoRHHt92kvyQBxMqdvx/ZCf2OOfkASJji+Ow8mN3
OOwrzkmDP6EdtePOtCrQK/nY+U8oOYMfr7oSNtH3ASbS7Hn2+lyfLePNBWL1GR6MMw7XjhUHIiMr
IqoPx6Yg4hnbxb0nW5QTDgzf5vZZLiLwrW8tT6bdUJqV/anEz3mkjAKUZYwSdD2dhW8DdqEuPZI/
1Di4TwPn7H6KjfN8gj6zShxWB7g3I6qxTVXJjMcrtzEVZLzKuJOlCxr9AxZVDI+mEBAb3mZGrcMC
Vk0GUTSVAWcgdQg+zvlFulGrF8xsCE0DSEHTLS9Ft7rpx0IlyrdmOH5ESJWHa8b4XR1RO8sCx4EI
hX4rQt8gPQ2qkcL1axByWSSruhwZmpiboAoXW66UInIfzflm+Hp5GFrJ5HnK5sRFxJ8x3frMqbFc
VeK5B9Bzkigo6xn4e0r4dtzLE8pfD93w8KN5+20w95yJC3GV0CVrRAqeUtvyQFiPS/vrn+7WtDfT
y8L/JWHo0XCcBzBbGej1WVfs3PAq1vfuhg9HxRh+10N+8T8Je+LsCHTgeA/QaZkI5ZNbdVsYhSN4
4MTtmLuNg9D+cmVqqb8eoECYsMvGDwwYEPgX8a500junh+c4v4dQglqTaMBQsRrZf+va3j3LJ0Dx
XZ7qofGQCUtWIQhhAtwFPYTvN/emjcl4t+rPHf87y+ShTE558G3NEGqQv/ytMI1lYeDqQAzZEhlj
uU3cKJeRTq9dM6zlRc7O0c55xSajDk0GNKsVaVtlR9Q0utZiZQzIG4dvX/KYSoJCtCIXSHnBBfV4
dK72qbndHf+lkN5bP+88Ue7czBeWKQgccge/1s2EOpjAFy9uQySaQFjJSsCjPFb/6EEmZoDLO+L9
wch5LUbTVLvoAUC3KNnFr4mi42kieeidq3Gf/d1Z6vgblP94tEdj2AgarAbAzNPo5Iojkd2GGHO/
e41T+SNc7ZjBFrBDAobJ1zG9M56wCRKkWioC8JZllfTHrqSu02ciNJb4R9GrIhWAp9z5uAk9LXHe
BgE3kbdaxTvYYssb+Jiw7mNGpN+3/UQw37TMBlaqmihtzCQIloP98eHUvOjhQqxSim+0IuOogCZW
5YAwCrZYYyUOOwAjkJmOODnjvkEQ84qNTvnNkHNSCko1fRJ/NdRBcIkC1a5XAn53gs5bD8jjgxNM
6hGB3hqo6YAiJh6wDdm3gl12K5VPvX0LC63p2NcyS87NTxlPHZgNfm7m3gdokuMe8qS6e73awaU4
M0HGWmnW2oURis3ufY12MyM25DQFaM0mjEperqwb0qYmf6VqkUN1K7TJce4cpNAXO1/5ioqecD/H
2ZG8I5pWb36bYgT/GqWwxOi4Oq24UTJi/v6R/ev2xii1B7MyN9tBYvr67hfXTEg9+J9s+JMlouH3
6T5rk0hPGPLTwHX3TlXttH60947FcNIVj8y+lSiIpoT+XZS9Vn6ZGAaMIVDDsznYtX01cHu8KWlS
XfQsnwJNAfXZTmtiO9oKLCCC1ma6S5FxJQ6C4e2xp8nGcrWWv9NPWpgAUCcwgNF4CLLig38UAeO0
am1nh55Uavp7VUJLjy6q6B4+IYgN5KMmEQmLGvKctCHDD9koWJZGak08jsBfGT44SGGQTfTf2y5H
dUDvIYni4AfYfpeujIjQf8mFYhWB6dHj7iHfdui70BXhmsfTp05a0SACjo1KXSU9mekHBhfQU72D
f1Qh8rC14CKJp5XmhcJjL4Wga/5kF6BjfSuO+9fWFLiYgQN9ThhKnO7ReHIey8XLTx2/DJlZtoeO
ADRFtZZ6c0x5J/IaYCDFFaDZsSFjtVVq/yaKkGqZ/iLiHMgmHVWeZ23zeaOZxcUatiIhPOo8AEN2
g70dUpPtE7YCAt//pqFF65oh3HGwkg12Ww75MxRMhM7aJ5pVc6gJNOFUKQ0zFQKV74EkjbvriFO0
RNrfr7xM8kSV9OV901bpyfmw8a4grANbmlMcmuZEiih8vOf+nJZKh9+B3OdMyUmqXz7fm352rKkT
M3n1RnMtjgaAb6CwbTyQ5QkmAqG2reJnzRb+/zrYr18UdA+mMy9CYF+TD83Vb10s3S6Vaw2IlViX
C6flgf4alMiyPcjW6fPUb1qM+VTBUgRX2312jVBy16BL40uJupBhhILw6ajLXhbVwBPBvQvVleQ7
X0v4UNvtNCNEAiWR2Mh4Hjbc57foEarITYoh8Slyn7A+JSd9sXiJAzLBSNCSC+mskrowzaHXVkCY
nMDo2Yog5XICSycfRwKnC3glVYiVAApzfEe8W+zPOwslt28MqY36divRcHpJw82lETgnw2JqcN0D
+gHEgxdOY5Rdp7SE0JajcVTDxn60AEMmt3kHmWp29Owz0l/VLs1rZiHsQPTjvHqtsbpcO5QZpGxi
foyfPWOSoZ8FvMGli5Nkb8+MXsJzxXJmUFYeivLwcE/Od0QnbY0F8DWPx+b8RCoWN1V8xECD8UXS
xZ3ElxcUrXOqa4UxusKZw3psrE5N7/TvfyV8n6Zse2BsQhqTs+hgL5m+HHJRl3bXB0tUZxGPQrdB
a5Kh2L3LDGzGfwEJQQUGzkHnynt9G+5UWqfQoqXnYOckbOsxNAqBrb2EEKSRW6T3F28UIGn/QGDQ
DcXIL+DE/qTkV0Kr/b8rtedEnOerT/7RqD3/yd2C0bPr7VnnsJhAaxnnF/ZJAcWPesWPJUVoTOqE
ldFCMvj7zPhYwOQSXsFgZZ7KINAFJPebP5UhLcvwGMZfJV/nbCH3MHNi2RSoZenRXEVXUiHI1CII
Z9GyIOo5z2PwLzeIZmNWkfKc8AzE/lYPaw7jN+izrYNJzBSEWsVBwHX7NiuNrCQUkYRnM+7WfjIz
fqw/NCFmk4KSGcurI4hHOBiIvrCuB8UA5OQj19BOFCRnmO5qT/Nn6Cx8f7/GyO3muH4qSwRwmURD
EG4n0Sl66zzXcWOoRHiikCdMY3U4yldYBnJlXwpDHe1PVflYggaA8xp6WDLiugcKJR5XpANuusSj
D2YMi8/HrjHLJ1Qjna7t83L7VB/wOsxjqr+eq0e3OLiuRGHqjPH2uBA50r0QP7m9NOe9nh+4hgIO
5Hof+3hisQvVSn386tlPphfKKe2Md2bvXTPIEeWsxFkjTK9prbHoGV5m87OiYrus2VKuxNl7Gl3D
eR5xqPIAkItZ8CEWfBSW+zLeUAcoK5klivBZBF8HH/zPeSNthiLtea3wwJxFvykLKLpkNq8qV7PP
JRIbK+FhfRawfWmNbqlhz3Q3pRwmgMY39ZCZ4I5pa8zGrCHfWNdWrYvYEtMBJUN387h46uXVJQ+n
4pGHamwS6WVs3jF3vjFBLRjWhTaCixta10oXFanWSv+3nr7DBE0lITpl0BF+uCWkDy2tdUGIH/kr
5G3nqWYQkX+82iv1DQJygBBiEZpl69JSrsCO6iQKs+uEo7tH/HOpESuJKlpZcH5P4U8dAGmwwPcD
r5SAr+c5dmI99dIMIkL3L+deE5Nin+BRQxK5jXAXskaaRfqo5mJYoXubeEDM9CHGahB11qd5Qj0u
3euBUxiWDgvIduaLtlYBgdFRl7bUL1JVJuceoUNUxa9xqnbTOxjtvZGcrgDltdP6dW1/VYydHhcs
HU+imd3VF/JpBo9SY8t956YkEXRD/xpuNGd5KzF5V4/Eqz3us3S5lTmXeXAGOk/6X5zuqxskpMjk
UjU5hfuN4ee3WL3ptAicij49K9cixkrNCrCQvPePVge2L+1Hrgzx7gc2Y8iKUSjI95m+Bx+Vbgqw
yMdBQt9xI25CXvy2Mf5wc91qbDyjaWrJkxig0m6hqHnVrpiJU/61k6lr9dBV6wPuDyVJrsG3QcPq
aaJMvjAA0xDx1YDEWj5f1j98Ye1P+HPD2YVaB3WMyF2VLGWu326dzBoPAO+EsaCYbsmZtm0ZqgYA
FcmEmMFATmPS9QpWO/A16kupVtBUVp1JMXlHfV0sYcnYaJtHIA5jmnBVRUrTdLBaLPPAWuobP6Zc
CvbiHVYFwhcKaXXB2L06SgeWNvdIowHfQrBA9eXRXpR9g2khrErfILrknAQdlxrQTrAa9/Lj+0JV
ECgjENO2eZSpvDpwmjjhO4MTAtM8ChOC2IOkkTHr64nlO7647kmjebQq7k9LGb6UaIX6YP/3Ysr6
dDUG/A6MrZwTkuVnL8DUBqG/Ronj07Zjv/4DKRYgW9HmzSG7Kgw1uMYoovO4VAY4eeDzHrQT3bzp
idyaB4DlolEwdfhhQYbqFw7+9O2j1ZN4U3O/e/gZlbo3t1yMiLhxA1cNmt328k6yj903Snk581DS
X6bPtB9nuTABcf+lrddG7pqUx6wpTv8AGTqpQl20u/zpWjTKH5oMgLfUqROdN1H8oo5Ga+s2Otg/
8mUCReMDVsg6edyA7JvZ/PKxk6Co/O0dNGZ2LaXqApnwWVvPwmTyXugdrEmju+oM8Wt2lai1Sl+v
yGLbah0NljiivJs8BZSaiOSdMfW5sQsM3iJr76Kf/hL3ZfBXRWwGfhTeOKaXGO51l5DPO5gtIxmi
d+LHnwxwTppFW+bb/5oL7senT8lDowy46f0U5SrsKhEa/yC9tJZuZFQjWCbnHppsHbjO+aMy/mlL
Lo5D7l5SaPq6XVK7u5fIYc9oQvED4do1ON9HQFNfp14l1xkw4KlKGDWJyELbDW6Ol/qnr35Oe91T
/HT0DBV8RaMHDPkLZyFsaZSDtGl6d1OIfcKzpx0HcMJ8i6Ii/R8mPchDOA68FxQ6RT//bBj3Ayus
4rG/mpWIGSnk/ib2fvK8vEABLrPRNVB7VjWWLHBP0BFkV+I+JHWjmWG3mBwaHZuLtnYcXmsMxms4
KIc8LsbBpqdy8ThlQk0nRZP0I/KEfhIuzj8lmcFiQDiAa7B1JrcNfcVPGi9F4Z4PI0mRr7l05lxy
vHFvboPmiP0PlZtcKgAzSImfiY87AP45lcMV9i5xg+j9fFemaLBO+o1ofIgVZIUoiN4s2B41VSLl
i5gxOaL0QY7YxiQzVolFPnPVBmKF/hBY+oFWUAN/hpk3rrt0qNIa6uDLjsE4kAu87ebDa+tz3iJI
vwoA5iRWI9FQBpmSKetJQmgS4X9+Ev6rpYmPfPyzY0VPHcjKjhB++0ycDqHXIxUumdQ8QqaF1UKx
uz5wOEDeQsizv0rHBikM/rN9Bt83Q97x1WEQ9uS9btzsY5mY/n0mBrUSfHVDHUM5ViLozzQ/fzmG
Fdb07xMqIbZbzI3mlTntHfK5JT9QCjwmjp0PCK5sKI7ySe2m2/PI51jo1SpYjZQvqClRh6oXienm
Ym0hyxSw9a42H4fpfmGVPWT6ADwKrQnp9lEWFZDkijp2KGFAyqozitxXXo66FI8lgpGHGFMqC3jg
gBGTbcHksivrhpdWQijZPCdNBSd+6Q9SqLcHoJCDQGGquNd1FV0+IGJ4/4BtBUFYKNvm3YOiNeEk
uyb4moVFny2WfSYZs8pP0p9UbGC2Hpn9ETAJT2FsAieiyqPZhNXCJ07CCZVWAflaD3ooxyZB9zv4
NLlij0ZFJv7kjia0zr4D3JRvSRr1g3Di0dTHhBe1XE0XcJAPVDlLRvQddlDqLeg/Lf1PIdf4lJcb
oefj5VTqpBmc0wm6Qnr030UiZx8RZQDR1QBbS3QKjFpXbeN0jfqDQTECyoBoS0O4aZEaZ1TROzGs
3lXXg8reYGb1Z9Dvyqqz68Eobe1a8qEDsQMNOn+pSsnThk0botY2UiNSH8p0KAW1JnT+wyxyCvy3
aF85rAHaHHYLAV+ZHsm+9hWzi0TxhOdmT7lCkgPEDt1Lifol4JJEPG6vhWf8Me7tIR/vyQYgHvxC
0g3DSXm2JU6c8JkPvjQymSrsDzUpO9CnxiEzduHEl8+M8v6zcgm+L5U4Wbb4V5DEAiiYqWO6ZXkW
7Z5cm6KdnqNxZZHEVwbOb5q2atyuAA8ZqLmYJp6Tf4usA7tnc+iY1DsEASkh7RksfXkroxkZZvQK
5pyedNDR1GyOOG/4+QV4bqesgi7JuIY6r3+DuJeMUNcHFUGPNBefRCoGg38+xyzn6vlVIuvvlhCv
jAqNsQBCAFzLEDVG6p+XS+VsAMEYSD1cIpG8cYmZsDqC8BH22AtUDitzu9qd2owHvtADuh394okY
s4uE9Ysdm07STjrSMVOIWqnb9g7/rTkJhQvpLlwWMdhZ753fcNetRfv6D4nwEVO1o2tvWBfdsNAk
Iy/OmqVwmMMswU1Sc1CaJpDbqJqfjxKqkGrGtgBwdcylbjhYBw7CgAdpd2TH95oLxl8oFW73kjD7
BP6zs2ffWLcFyRIlOr39ozNBnBpjZEZ9zQ5Xzvl3K8SOBxdr67f+qgpxN5PM50DuuW1jyDTWK5P1
4+S8cfbaxwdxL6MvEcI3gwPyYpMeHL5AdbDCMzhFkCGXapvTCnGyFn8jKKMIdo2b45FRSy5I94TY
egltUxA9vpOGSuDdhMiJb8UXWbTukeV71jOyQfTmYvBa98vaQztkwbjnibgSHphZ3I70tFpwtYB/
3ogbuufKuriTPwq1kyGaZHom7UPH4tk+BJBPFfBVv7aCVqn7aCb3odcf96nStelcyJu6fUQ9meux
0A8jNAZLogGUdaraJo5gY4Hq7tbLKef1hZ50rceRtpyNy2tulMI2t4vPy/mwoInOCN/dIPuS5eyp
zi9nh6ABJ24Zp+x8Bes/1yK8zkzqrMIy9mUHp8puDj8zRbK+AmuMgKQtpxC3+L8mL2MrQVLpH7zh
st/NZPyofvqfkhfqFExUYJMNRKVt4KQTyu93a1A/IoktNWUV/8RGnqH15Qtl1WIX2/ob96/CSdXz
idiUXGjKl5nO9hE9xyxrBq2EmYbqKkB/vMk1BB4V2kSywEpMMZxp/NrAtk6tX7qekLuTbEbYjHlL
qHSKdLDZQPi0/DLrn8AjtivtWldb2rAtouNxGWA6oRDwzlnZbwg1UTAcSRiI5HG8IES52RWkRGSs
Gv+8WnW2D6kPt7HGzHE+OFPGwnz5QmB21k4mpOUTq1z21WUrsHb5lweMZnFFQ5YxdJkQ2Rg0Ywzb
NzWcf/DJQ/WcuxXYn6IqQZQ61KsRegOiu25RrLvlTMCw31Sy+e+o7VphXNHbu2RmReNw64QfmmXq
ws3PrzAf+YUMuN6c5irhXz1sJHwzoXZAf3akQV1/aNYyT4WjMojDq2QFy8/eKqAEDhh0maPQ98MW
5uNg2NCK4Njy2Zibl1JLabXOevW/cgXcZWTnpVb6Mr/LBNgiJrnvSNqJ4fnw+4GQtbPM9RGkFvGW
V9dWYkQZvybmbk4ahYZCLVbZ0JRDJHqpWB20CVImR2r1CFbkn0YlOK+t0GJNexj3CJcxAeYNvX3c
01K/2EsR+1kHEVAOnqWgmKtaUepjku+lL+xOz5aQlETwWVVhvxlG8KMx4pwvZD9HHNFokPJkfVUB
zNUQloyY41KGzhHaxaq8Fweyc8KDJ0uO9I21sooZMHT3uhYXgIx/TPDLavU8nHpBUF3y3azLYJ3q
VrQkIcAIHAbsbe6PSii/kgLit1g7TSFShz+bbC/Lmgoy9JPs983bh5P6jHAmm5yAaZxZS6LV7VdN
4VrmxDtRi053GbI/qUIOB8ynEhp/CM+FapsXDwKMhleZQvBi2Lnb/X74Rf/9OiWRb3n0YPjoZ++Y
2Bi+iDfA6vtTuKHl/4OeIjmFaZ9SQ53eKV9vK5bSErQzoYnOiYMz3iqvpfJ3+sW7mv3KFKWDK/C6
VHtSZga8N0bVHn4p8jKqeGtPi+wgMr7J6B6v0TroCmHacM977CyRqXd3BaQS3n0s6H7AHXEHimy+
U8vrKRIwpmsqFWSdcPosJw4WG2tAQD2I95ZatyApkA0cGUOTOwXymJ1S6FWdtU0x+UaA3wDbK6ri
QilsFMiQ15n2hZF+JOQq4QJvNvvXXbH8WvuaLAgyaidITYzV59pz5DZ+g2nUtHNtHSkn63+j3zRQ
5Q/WvqDJDW29LqfMIuPVzoMlaATePds5K8WyBffqzRLVEQyUpnTTNTJyt6A13Hd8GBPABbrLxjx1
tAgkQW1ntrdshDMCUeY2j7MAlGlcG7CyOvDWnFAo501qyBK7qta1k4LROFiDUO77XB1GJlzW3T9i
S9N1LpXYke5crzOdiChu9IstnpOoxsD8pk56Qx1py7T6Ncq/bY1o+PRjpSpNbgV7mTbJUN/DSrEV
gXCy2hDA7Gqw08XPEc6Og/8PhM77vx7L75cB5VijQo4mRC6CfENN4sQIff9BL/84SgUXYMGgGiYc
U/7LODxJrG6DeAjeJJ9OfuEr9Xv+PelFKL7j2fLNSELuPFzO4Xxl5G0IeMjcq1VQM6VzNtctShSQ
oRHLlgrAQmX1gK0ZnTrTYP2kPR8bNee8GPDm5phAs6dJaGp1gLQoxtjuiFBM7i8UgTnrKh4ZX2C8
Ypv2DWuzc5leZhEMnlbCbwhkUstoz/iOkhBCUjpbE1goa1PqdNoKKO0kkMUA2InBlwaqkXf/Hp4z
kko/wLQ7G7C39GJAuCRWa9vAJbcIeZWUtW6wm1MwZ97SO/K1OqT+W33IGazBGAl8ck/mmFVR4k0q
mCoDqKuPFxlxIWURn4AKm6dtD/rR3VbbBYJqYXHfhOTgFqj8jZ+tmTvu97Yq4OtOvjKST15bVIaL
SC+6xk9jrLuYMHfTL3L7X8YDjhbmGbTIRdriLOqtyVgKizFY8QI6b/345Sjv4xDXKTuG/v09BAzR
k2355HrE+fif2sdOVdsitRXnYFBYHG6wL6ldb68pfhiLMDOys2tq6FrsbzUV5yJpiZDxeHWcH3cI
qKfyJRitQEzqusJFdSBvbKe8hGdT90CD0GmGjP0hvDCUrfoMWcnHbJb0g1BfWh3Kv6NTdjmmZ0my
q/zOQv1nxVF35piCDVigg+sDev1/yY8v69dTaUfyBlHRSV3CPxMHJOJPQy7yJmn1xh+HvNEcPZZd
D5LAib7Ix3T3TDt9wlfHBTJSINEBJ01fpaN+qkg6UNCpSTeKEO8OorT5b3RaGT1OkfugKArCliSb
6bbBoGCcU1K5EkPAXJEhI3BUQtOhju2FE9yBYRo/XOfyV/XiBVy37Kpb297H0UE1kfwuhbe2jFm9
lQB6ctwRfbVHWW9rhn7py7bfpW8ysVLvhJ3zICzr6pbdgFbzsjUuH+kb99hDX2lbK2j0n9Onr7Lw
ACwXL0JlLj/q7CX7XlEawmwIA/+UbEHCArKybdBhf3VjI9gPklJhNYzd+aLuyZE08RCbJhavsDuL
Rrr68NgVAdya8168lwe2QcU74C3SGrDJymdJRFw0vWSMgVeT0vP3xfSHNHHxDdCDmtsqkFmURH3u
FJhdvZ138KfzxlXGIShdF0wMoi4ScDC+lW7GKD9vfUNeS2CfLftJbLxOlSoq9rn5NuE1Vfqfu5d7
/B01TyDGQytZqVF3izbXglvKZUNRb2YikCHzaEJzr7K2g3OIXhbhcb5DbBB5+Dlf95jUzPAJlET2
EXNxgJWUi9+DsEwuiKTbsULamRJpAge3tJzSofqmegr5SuT+v4rQVt9Lqd6YEzznvLg4De14c6NH
cqMDNC19veH8pGuhFX/j0dqtJapr57Ravp5+3C5YNj/dbCHy0SmXYjwPjVEoToli8NcQ5737DOzm
J02z0fHJ5IGHzuhaelA7lTerqUEKs+kmEee7giowh1XLIRNaTu2jHIVhbuzmv554eaGhcViAJGdG
NvF5AvbKOT4JGiCKql+K1z52GTpDMow+lag33h0lUY/9/weKlkeZlur7vkj7qrRubiMCTTEnOkzh
XSnl3I3RLVPogF4fxmehNqnKRZhySDJDgtdapKhi7opcHFChBQeEOz09vMzeuIMwdR3ZsHHXlgZC
QxLyV0NS9/gusnGJ8+edo9Jma3eXMMsodsnTrH+4+jx3lU5YJFS+hram/nxCmt1JOYLMhqVFkMDe
t2KeD6bAMgL2Hcc0S9Cxp8nR7XXg0SLby1cGLQ82pOIuRlrjqtRJoGbTOAbNAl6WfSiSv2UxicOn
oYNQMK4zOkBeTFg+BzwMxsvi4OwDMJRxS06I2ebaEEoo4TWMGNbQ5ANoZeu9GzvXZ+jyFK+wUnZR
bik6CNVodOzHsj0xf8QmLKTXpB01RSfNMHoGEdcNJkjXo3Zz7Y5CXzofq+TsnrfSD1NLtpE3K+Ex
kqqW9YhfIErfYKMFGNwFfyrNTMABOc12bjoh7ggVZoR+1NemUiZjvPZX8fSyEWgso+kQh6xBRX/P
MJtZ8VvQqYaOP+bbYxvdtSZR17VQboZgRDSEE2lCx6vjlVs/WzK6Va/bWdjjMBdxA0xrPNrCEICV
Hef8Oi7eHZ+M1DKbFyBqMo+V5/SI0W+S9hJz0SsvKA8nsU6ydu9i0E6HcnOpRqFRwjyrD9nbdl8z
XlUIgG/8s2qG/kEb1zy4Tg0TmjFne6mhbop53GCU5OfameATipZ2vg2et+yO7AafsbfNh5cPH46H
G1kLo19XFmfhLQHyQVzaG1oaXLdtOarvy5e5e7yiHDqdDxuvnTSQXrxOVpse4x5UCYbvB/+yLn/w
iUx2Q6RVV2ewfvNqfmaWlJtG1ZfOwzn6miT2GvMgpY030lAe0xMK9p8T0Xsz1SonLwizT4aPSr4t
VmXGhHu437TxsoYT2fr5Q9UKLzLLG+7+BL7gkXfSAKntW3JYVzY6ye2s4jB/0V2q2u3m+kCwfban
sz5f09e9sjRDXDb9LU6/d1JVDKCRIcmTKpmnF7d0/o/PBIyv0t8miE24HGH6xpTdlAmVrJFEmVIC
y45/Zxrg1sRy/Y+JU5f1zSDgHPf6aCPecbmzi7pp5wGH2oZIT0Sbj1y68M6T9n/I1cRdRz86s1bS
XI7HSUY70Jb/5DS37L4Syi2iRc+/B4U2uJtbn0//bvyM+N5siAmfxFZJzbqW+qFN3XmMIIEPr8YN
YHsVzHU/nTYG0YYJ/qlFsiQa2G2J5ODxQtp6HMFKjmzqgoPlQ8HXDt7mpHbPXlc43916+lniAqsi
+P0LWsMRggpvFs15ZEGdD+RQcaXWfd79JN69aFiUlNhAXwFAkhsaip7b/MNSRb8w/x4XqfA1wTIP
piiPhTQXKNPhHTRUBHVpXRqhmMExvx4LqMgC9h5CL0ev4LoM4AhuDXLSOAM0nt5C08HYlemnfcOg
u8/7gzaZvqK1XC1FN2oYmdvbrWVUV1KgXXiSYEzTWLvCymx9B/lRIffnkAoK4f9B8Im+CSL5LwMm
TAgAo9KPJUf7qF0fq9hpH0bB/K7ilxHlgKtT9JBl09UW6nXWrFZA+EraTxgAmKeBNtof0OAfFDFC
orzdhOR7pPEOc5t2jD0YxIgASwhGE8WzXvl+QR3OPzNulNOVPlGFEociMkw9iXBKokWM1TGDDq3X
oQciN8NhSkYgyGANi4p86yRKafJxICCIbbq80VBisJaD4ZL4pXWrezsDydhELzfN0Wy7CAOpjXvD
Bvb9ZHWxMvARd/ytPJ93DV0qv9joAIGprUabycBRMImSAA7rQtGmFy47/wIu7WX3137Oh3qLw6pN
DwAiccaI/ldQNdl4A7LrLqci7DoiHWoBMweKWgbRVkMXM/wjr8LyEc1OlJltOx+aaAQdRjsST0j6
BZFFwlei+oKGQnQoJVpqQ6ktgp3qSUbOx+mhnLEBh7mI71+1xUVcD7vBWyOFB0cly3hh1ZATrPNV
JFrMRiDhJ241LL52ZWtedB1X9W6bcqgoYoT5cVy1CZRjziFxIgPLKvb+Tr1Upq8dReMTp25uNh09
/yCnKBOnC6PtVkcvsgUQz2icqc01vUkP3DnVfOyYy2GOUwX5xPe1GJh1r0BLrdbgiARK1k00BeV3
kHqJO77hxbBXffKVpv87Li34XeHpyw2nqGvWQHLrrfvnrwC71WUJHdgbVDUxKsXiRbfvaqFC5kz4
8nO83vNZ1WUk7/mrZmqnMQBKDQOfZYJ2bzhp/dsDKmdouFnhV/UWqP1lHZNTQvv7JmmXyNF9w/n7
Vw23EAOCitoxLybt2Kpe26GtSrQfplv0z2ZRPUjVjyXKdE3LGYQARDK3YVZnXPVp1dPlgJWqtJMH
mrbt3+Tj/uwfRObVREfzmkfE4qpG6+lf0yGj09MAW16015dxMFo7Z7AnDg/PEZz8MiqsKg/VCf8n
n0bl7nsQKuJwMxML1+emPQjvSEFAXAApqDnkflmAKEpqGQ30ZXP6NQDfW3lzUwpY7NM+/nKzk9It
YtJ29UGvJzDkbCn9vZY/NOvMAqhp32Z0uDKFbBWq17hyA63UUgzW7oJ98JDCb6gy3XgDYN8oOQAW
bL1mwfwcyJdqEbg6RCLHjai+efE6607qBWrCkkZP0Eu2bIDavCfAFr4xeyO99DZAHdyrMjnjYgax
neKSIQutQbL3zQ9JIG/3C234zBzsUr37Dk/Zf9c/1+h5uSfbLy/jqSGEsB624p6u4+j6KVsOs3jG
HOB6Zf4bHStMk/GSCyqGifXsbxz4tlZ7Ck/HWlVyPtF7+0zU4rED2rIGWD3fGU0hgEaTmkFV3Wir
9QPSUiE46jRmTNAwiSpsb9j1aPQsv2Ok7Td1KD93wAvKOLE6S9On2YZZ2WlnAPRNXUZID/q5xyJB
HC/7yOQnNg6ryKMycXpTvlLvsDVKEzLGAop3I3fEnhl3BrP41+IGvqle+gqrISY5QPmdTK84Arid
S24NulayCkPYRwm3ILQIbEAVFFjIQ2Vz+pvAlGG0zBZmNJlXeUwjvGOnDBcCE7TtGC4ll+ATIK/6
mJuKrMaDbmKaJyq0eG1ngWZXV5DhH0jzz3NRYo8MpVTQBhA7i1nyw5ONHsOH8j9l4/DGMaXK0pS1
t4tEG1JW5HUEliQZv8rGJq9b5MZKRDoa0Hrmx1kYKLthMq422CW9DiPa8K/Lb/8+6nUEC94hFqyz
oPCl4xM0J0zhGnqYsd3g6Cl4cbHhVyyfkdPu3KamVrl6OwsKzuxqGgz/eZvIRAoCqPe66GU/c79d
DY58FhQ2qgh7gDdJRrf7+gdvWk412bUjDoz8REammDgAdD8Vi6A1J236i0EumhNgEs0gC+UVMgqS
Ch7kamz9x2nZqVbuFY3SIxzJP9Mly5dGHHc0jJyRhl8aggITJWLGylI3Hk+TI5w3OevYJVXB16i4
xGu9zLU6bTxmzT7bEbfNkmptrXvaHMQcZHzNd0JpnkxzPizxFrfOaKe0M1bTs/gzV7x9R/MSBYBC
R/drSQ5LC98mKLwvgOMp3e4EWrAyX9POA0pWf4YSVduiCNenTo1GBFXrKPLeIV5uMelHcWEm48my
1tDk0exvXRd+yT29vmOTD02PKpjPqssKRghFaeER3e5q22N1m05wylyfLvXbM6NJsRMK0K4iGAC5
2IgdB7VZ0/HGNvR2f8K0wlA2ZbPsV/P/yl40HxFjwW3WjyJS29o36VoYIR6l6Gije7MBy7SzYuF2
wwNNaqWkXUjXqY4xwb+FY5gM8I1ddCVwmDGH/X3UFw6A8fh/d7BI7JOVVOUjaCAhb7WdD82DTRZi
gw1ZhK06Hd8mA7zB0EjURdOSEj7i3sFl0jNaOo/saesRdvWCcQlCbUc12Z+IcD8p0VTfkhcx7GC4
hsiujz0/usnMY9V0+6vY37mscceUyv7o5jXsOrw3PkDx+SV4BIdwjLxe0taI0uT1asYodraxuQMF
4U+u9szdgqXEQhlWbRP/XIebBalt37Nv4fGEk6iIgYjkNhX56l5B6hUY/zioCZC87gYiGn3CuPyA
frDVWGHy/YLAspGrc5qfeTSexkNzZCc/n40YhtRe1GQ8mK7wfTFDBgAgmWkMPP/Bl7sk1tc9bLmi
GesC5KSU3TcJEUZz9EAvhLy9Y1Bk/ve6ejvEjSsyGTqsX5CiqtcHqUDK8Qcu/dGdO0Tiea+WTBO+
/hieczsR2VVhTOwIHZABEtPJsfjAq4c2rDjdb+3r6Wt0kEoXOgoXWikZQ45qDk9aBnP9x3Uxio5e
e8WpGlm5D1k+z3p4BJ1JClIrjPVtN2RgVLx/8JU68LwQoWXBdMCIasOp7i+SfDIkFieyJkMXps+H
d9I2ZnY9vRlARbRSP5/9/YkGf6ZTd0URUrVDqpQn5/nx3CC3ZcHWOMGN5+omXMUIGFGWorHj8xDq
NYn/khwS4SIgaIZFOXFfKnTdFWARqzO+CSH6X23CjlHvKlTPjHWfzlVy6enXts/FGn2WlVsBr9ti
vvNRhpfpJambWpnKr++LCQib9ZhkDisGsunAttId1Z1FYVTgTCNrfrbxNUcRRge7iMZP+byxNzTY
8i69dvnlNBaAISuK3FGDWhwfWD1NPL6+UmZ6zmStn60B6DH/d4Ogb1rT1Rq9HrFFjhIX2dzyoWiz
+sP6KAic6UncsbiqEC4pWip2kQhwAe0AaDhjgspOROjxJ5d+Gdo7Dh5WSk7c8kfpy8yKlufZNozL
yCm1q6naJ4z/o8HJ6R8Es2vXGbP2XZxl0u7y/8RLuwXJjcWw87v4iB/Vu0929HYtTD8pO2mnl8U5
WRWeBo3ps9SIrHK2c64gBUxt6JityWxwLF+Y8byNzVUV88cdKskoEj4UyEg7tm2VNHpcGBKa3qfs
KeaaQH/WWY8ITqixRTw43nBVYQk9MtC7FjqgkbW/pEaV57Gk96nuBM7ruTPo5HmcU4KrelRVAJFX
BUBkknA8bkLi9zE+xmBCk1k6Bz5ukT9+90hPZL0u7CD+6m50Lwqrndn+PsQztJEpPQoM5vEF5Kh9
wVc7AlCf3p15EotHMHlC/srj/FDnF9vlQW8EWeXZnLzJ7m6tcAQtxB3aYrztXGSuzK8Ezp5MrOZ5
neziiry2P4kvTPZzPwhDIcQNVAiOXQJbMulT7afxHXIPL8rUNznyytG3QRniAWYEuBGO9vRnx9jO
p8+dr4po07RDFBx0bfAF0DLlgck6jIjlgpWQiOr+BM69Pv5dbIn+1jNGyeRJzh6cvVfGeEdCWO08
fhK2+mErXfJH5Lk7dHO0NM/jNkW+4GkbclJL5GcqpofT55AuOQb7ediBwabJrmm4Y6DnYFsUSvw3
cpIhE7Q6l4qYI1JQMoL2BlqbD1kT+HZhbkQMmtM97J0HRtj1IU/lv9vPAYbYIq1zM9pEqbGL+70v
HH48N62/H0R/Ax1elFP8iy8zSd1rjm9NBuHT2/0tB8pF9Y+dAJkRVf2//X3THJi16kTlnIImhS7a
rYBEED37FX8wB9lUzzDjt8KFHDo8e+3J+QFe3k7gM+ushJh/CHICrfzpN5kUKofC0qn8NpO1YV2Q
UJITsnhkV3hDHRZAhMJPBtjg7Og9mmDzqEDEdwJjdVKqg1b2Mv+q6vHUslPWNSmOKxeq4G/2sSs6
rue83SebJH2Ni2AtewjI+RjdmIYOHRBYByBSO+FcPl7oN3wWNB7LJHDo0XxlNzilYSvfuH9S39ey
ISOACjxZ91LR0QB6ovAExP1/fIt8kETzfjz0Ldl4xDxEHnticZWDYyLa57O8f9zKIvW1v0ZyO8LO
nT4cE7qjjRbSE36QxBen/4xGrvbyPL8Qp6j6p0LAhd0gHuc9zCmGEViGHlSWE3i51geq0NFjq0Sb
s/1i2RjItU9j6QDuRTx1AmQq3tPEYKASckmSRWsGD+Ou5oVhQoWfHHPMe5wxuYmsK1EBI/tiPZMk
MGV9vycCbxmUVDEdbwL2c2tUIL9NwIncX22hNku0YYwiHtVFUaEED1WlRnBateUXnBp8Cc7uYmEk
BOcd+XtADcAZhO/qBmxQl6aocvocEG7/g/plMIOWZRGI7lpRvfIMMOdZoalufv5RmEB24HaKdDbQ
gzo2ujMCkTuSr4y46fu8n12BuPnTCLMLUu9fg3YtiLkhEmCvcXQfIEGlntB+MFggzt+mD+3sNOhy
VFbp+JQl3cLWosKFsigq+5rvrgmBu4RkeVL/5LwVv2HdQce6NdU7Ystv5IUs7I8OJISZjg76WZDi
GDo7FFo8xuVWuoH/D7KjtSX7vaLhjvEcH49daMWdZeUlyt92qMz6W+xXDrS+NyJKDCr6g5ALk+6A
PuOmtXBSThPWLo3XGBBba7160f+bSS5k4sa2qj2tThtXYRZHmto3lNwQfabHl78PebWLxL2/5MaD
Jjkn3DnqXllOIVu3J9/nXt8sy4UUVbqYrnXDtWyGdsNVxwZXdZRjHmWY8lNRMeVkOOdcxzQ1yeL+
h6Ijj9QxXaMZXY+eb756LvVj92q5AkS6JT0NjOj8eE2MilX5kpxGMQgE9CVknldcrva4rSocOkbX
iy0rHfQR6HBKJDWA4t9WWNpIB3G84qsIHHM3zBSol05H9DHJMK08uqHPIrvxmtpnxsVh18a4WhC5
2koHOSBkSdDtOOTcVrSOmX1oQkMAhI27KO4mdDvSJYcJwaiM24Txf6cmL6TLGU2m/Nsgdvl74IAy
bgsTEl7SHgTwXl1h/zr1RKn0zpxCmqFn/0B6HcfwJV5osNrP7mGwN2Z/0v8kAp+Mr+D1LRkGzOtF
KS4l1KcdfGXXEBqtH5bcnKwB9lzvJbvgr5yBCeF4aJfVHimiaWogGYXeqasrUwqp2KHmqkkxoyTo
Iyd8hG1zDjI5R8L4cYFj1FKrpg5o/22SDKx94Kt604sGKnuBPYJXrUA3IR6p7Yw+3ka+EbC49F/s
FMJlXW6veazyD5B2SfEfi4ynxhKcpQaWe0tNoN+LKSeFUcqHAWvfjkSS9Iw5vP4HLyKdD6KfhMxa
XJIp/TiTX+NcNhBHOeYRKIiKaXYOIkmY5kFn1R8juQwHwNj6/1UnseSb2Nqw8hwj+Lg32Q+2FR9K
imPGeNFbJ5tOEqWjFNWGepb42iGWZkoQ/IqfV/eOGwI47WaCqszhWdR09I/EvTgbD8lhwYMSoivM
qO347RG4ixpwecYwUjSoW+eN62dhxdv3PlEik0Dc5iRE3IvpGyM9rgL0S7R9J+1CcoWmCJ0BB8N/
QfzQdotnlAkA4Cmua+D/jo3kn5QzRjksuwmV1i2sld2YowmXqTbR8xFLWTZssjj4LO7InxO5Jj0E
l2gK5bxlTgyXcpGH6YhieOhTtwouRNduCRPf1+LYuovl3EMy3XhHO/yLW3bWtxkmFIVMJfRedVsj
vP/yZQinRjuO3teRNOUwfgRBnNKbkT+kvZ9fs7KGy/Xbmso3gRv5X9p51c/OQh8I8wQe121IyjZA
q93cgGURqNCEMj2IBvxdR7/Z046LFYi99j+akUnuG2XY0CXZqQRCVz5YYfYMy1R5SfiCMqC/BvhI
7DoeMGvAhGotIztjOYbuNW89d1nm08L1AhylKvrs7CJyy6e1mjpLRTYOgLbRRB9OKpMiR5sKwZGF
ihUAnUnDJfl2LemvoRuzXqeGm8Jv0sgXqnQ7Czr2vkwHqALvR8GF0FSvMoM1Y8/2tMul4tZ7t3IS
+Fq+k9XOSHtyM1BQzeBVEtontuT2qHmRKuatafnq/hFbWI+wtO9n+gMS9Vcbvx3zyftmDCn95E5n
l6Ktkt7fZwhWS2QWXnJxxu9tSYyksAV4N8mgYsMKfC80FfFKCTd4nlspVotaAwElXk00AwAdRBHG
SdchZq8UoklXlnYpduwNOEVox1lnklxStGSCZdPiqGQhCbzoAZusWlCLxRrlduQHqrCYIldw3oO0
O2uw5yxnE9q4IB/gYI8K6mSzybe9MJnb9WNun2YN/jENqZonH+XYPs1vN4/uWUW3zkc3m1XIwId7
7ZGO+EwmL8Oee4EToEznZeHr0fac/SsmHobFirCL/iF741gPWfo0Hg2ALd9AjBC14/iZ9i1GwJOu
uc1V4Vy+e93Uzh/+2Tyl2ZWQ7iNTrzBkF4h5La8shL4/cQ9gzOvvZAHkHHufe65kBkoDzEhIH9pU
of0XG5ndRskvDL6ED9rds96ISmJy0rfmOCOJowoutt/PP2GGO41d93hphqDKJUpFUd7ECThRc+QC
cpegabZDigwd+vdyetLSxMbZSXa8J5ecxapDfAwJ3sItwvgohbYqiWW/bBuhxGBfY7Qbhg903Y0f
+QBiZ1+/4rWGAUUvwqpblGotSi5GVhZZbI7C2cGv+pw4q3DIlM45aJMUKaFfGhaGOwepZ1VXxq2X
dMfcZkNNlC38GyVG/lhWNW3i49J6kKVuqBxkA+QOl9HkV/I69QXvO/qYGZUrWCWU98TNXOSTTVaq
vG7aodS7nESKIwlwJdHyLzg65TffUfVx8QSdh4/CXRi3fkhi2OftL/kiSZS/4tv8UJofJTNEDOn0
UM+nbYV0i4TO013X4nMrPoA4eUthrm53zTxGm7mijeB+JP+VKKnNMrPU2Sk5Mr4YinXLQxECrQVv
XN1D62LcBlth2jTJvt7pg4NllK1notXWDBS0cRrkdZ6u+5er1xzvYgn1Cv0zyoANhzr4mCp5kLrK
Pfx7D1WmuUmiIrda0TtIqngJ7GzD6geQoocLxBNjnel4wEUkNt1/bzlvhzrp8/wjEnDhSBxvnkXA
Ag9dZp274Vytg93JdyI5OFiUDLXQmf12aCKEuwptIpJkYVio4+9vi9t1yN+9SsakqEb05VISdZrQ
VcfvKE/ef+p++NAuVqLIA2E08JFK8hnXroy6vQ+kYbYpG5eCcuTjZ3lwFxmxjA+4xGXPM0EFdv5Y
LO1/Q0+5pJDDcOGIZmWIN03BE/XGDDrFYVVpBB1BgbR7SM7IddXNlsQVx5ZTB2D4AMNpaHgJTWgS
8k+U7XWGb6smzVg5M4NHUZtIid+RevJ82aWOPW4AlaMMWOvUDXIIKWOUwXiPh18rDrbBrNVS7MyY
siRdPzDdIYLL6Tm9b/XbfF9FPru/6XSa4SNywe/O6paWhMv1ZBMkYQ27HWLwmNB22pOJCxI/lWI9
DJEan46CzdjQYXSVlzPtcE4EO017TMBSMjhCHMO4Aor6rmY2myAyg/H/Jaae+L9YyDVRk5NEdyou
b/2SuaJ8AYzV+dNKL5COCW45/y7/+iq+I/Qp/MY61ANzhd5BbuJPGXATm7xkSRqMwLQ0vWFAxFw4
2zHlwHcl2RZWaBqg8Ve1Yq+F+lG+2mi5BMADHm3oGIQJVgwDubmHrBPTrPQR+DhxaOw65+sdfbZz
5BHdEYvx8pywoTHwKgQ+JO914PpWYH7rBbhRN3NezAiDq4h8W/qO6EPdczBbD1p26gftweCzFg3K
LOopCExRgD2rNhkrnNeiZzl+++WRsU0JiPeVbybgZu00qA5ls61Xf6UMASUsBUXGkqzO89RDeNrP
Xgj5729g7eusrgn9qAbTk5oLH73kllzBE3cLfu0bTWRnlda12UZlL7JwH57/yn69cEP5oBHk9YlY
SG8pZ53NX+G0zA8InY3XhzYd+NMVwJ3ONEMt9WlNxdY04sV7OhuFyZyfXdXDphlFVya60/pVLbHH
np6F+Re09tHSulZvL3495JiXhgHhKowW4PgFljmR1PR0YfO/JTANgFIm2JRF2bqxHcfWkndMyrxI
XyhtdW482ycThysMPbW6qArGNg56QwcsHkZV372enmGiGPSsP1x1bAyslBBFKRSnn7hqtrO7i0le
JaTVTsNifbXUC9PnFGbN3GVrrX1Od6PTkCxbSLT9PGHeSe7lgz2i1oxdgOANUP/GXrGk9NMca6L/
tET9jCKl7kWsifYVhKLg8QImkYBnR8Z7hYjJ3GhPoakxWDB6GNaZ9lvAVU1t85/9BlN3SY+Ct8Ul
gtiphWscPnZ+ZtqHcoEuLyy7jiQun558Ax4Z++VYEBSso3yeXqk1zHos0T4nfaQdeqX26WM9zmRz
0AG31RvTRsjL8MBfXMshAnRPzDhq0yVoBc9DNKHrk94mfHGUROIKZhG6iPkZiNU05a0neEnwJncG
jIioarWQNzdPnlXstdovZUCkHcrcU6W3IU8DO5Sx9rtdmJnq+pHX3GL3xFWuWpz86DV2ubYr0Zvv
NMV+91px3WKsyWqg6SLnJUc7hLXxt2FSWR/aDKMQmAQ+/pIbY+ypaDwwfuFmCUAhscH006TiEbfQ
2ES3+t4Dx9rCgz11DF00cA17+vgLhachXdUlQThaLlaciim3lCvBTXS9nHv5HpZYuaI2kmD6NHcM
7ndR0VTIEXn5CpM3TryNvQACwicGBlO/CekUi2CRirLNgT8jiwuEWd7t48pUOjkH9keXeMWHdc1S
AEmziwg4vh1sRacQyHeYvd5Y9BAbZ797QPjIrc8Ro/alWUHePNKmLg6KqzZh9XKfblvIJGe82zkX
UJ0O7acLgREj7Tk9nt7+cb5LOmbc51vWHmrWtX4iNnK9HTd9eO0B2rJNws+FQPCj9WSsnN4Uakck
sz9v+bgf0NyL9jSsHOUANsHpy2mV2jydkgaCBrNOuvEys6V/0nQYIRbLUoam5mfDV3trHRPgGvaB
2rV3dsR3YaBWMhTgSl0kal1nQPwT9Kzq/IosQxDdCkvgWx56wQjUy1QWhDWHhz4UBX9zZ9tNP+pP
szRBDEsYQWhcP0eqQ0Tl43ytr42NbZftw//5aAz5Z1p9PRUUZDaXCAWxAsI+X/jebhwaEal65kCK
TjuUU3yevZPjUox52oXqU9tAuPQ4NBpnUI40xZ32m4djKdqREz+jTf0fOHDyk2piEJdKoN7lJYp4
s46LywqDrqf3A2L+OOPxi0XasqhJWBd8fsSbocivxoWl/h0mo+FSYKbJzKNxRkFQVobhFjjNFFXd
V1La2RKNkiGpKZuO1737g7axKv6zTQj6MtLX94AbhXfH8y4A6rd4ianvIBnkiR05sOEMvMkFs9H4
yS+i6vt/DQnN6gv07ZIfX+0a9NAU50nExHfQrTegLe9UK7Z24PuEZCzs+0skDVk+eJw8sNxHg/+3
HzJq+ESzXnDXzFBeHSPXrP8SEwfq/wwirdwlsNz4P4SYdSCMuGT4hrLCsRNFsf7hzqAGT1mfmn51
vPhN69l+ulDCvTVy3ipm/ryl8eH7HjJhJTa+ZZlMEaqnvBuPTu7iuqRvxg20WY+ezCu+XGvHtgdL
N+nwWd9SkHkL7lKFjO67Jhq/jp6jk5Wi3uxriQ5wvzWTRGanLwzeuRpWPnMJagCeSGMGi8oN0gMm
1Z2svLynLVcAdT1BzpC0qqtfiyOFeOcUlqWVpYZad7SQqc9Wj09A34OnjDM86zM8S3ZN1RXIp4n7
6ge4MoqYtNwUxn7tHIOUS/Bra2PwpXivVENAudtQqsrW6sCBQAEq9lO2zXqkCbhtpUdMHox3S8aE
z3spZVNwBycyhZisrM73b9gtXjEA1pXsxnkEByILtxoFxg2jFCiZ6Qd39cYmrg5geh7GJre2n2le
hANkv8ZNjWFs0OOH0rxVpPD6KFfElYo+LmB7VPMiKnJEuOR4HdbrmJg91cHZiA4VD/6qB1vtHH8H
G9YWdgEG+V3Hiiep7Vw9XHCv57NMykSqcQNX8+SRCeEub1firxBwbwdL/xVmZhZgT1yr1PkgGsM+
6ZdJ4roStdMLvCRK6b8nkhA5/2OF2wERc6+KyPQAGtbcAJX0UPuU7jhHW11A2OiojJ4k7qifvcro
NK5ynPUoXVMyzZfUf2ppY8KIV3XIpe8rfk9NroiDqSYuqOqdFTkE73XJwHXLZF8KNrXREfUHhEvE
Co4H5PNSPCZTA0HaQhAOfQyaWXYVTWz5huh4RYjX572BD1fWrJtw4dGeUqxGo4t8fV60sFWT0OOq
coJSCetjkoEQjq73duSNX2kDdH9uthRnXgebW7axY7tV2EWkqIGM4xBQQH8T+fGWJNkyLXgEayS0
fQ2Kfz2xeYnr6u93CoKIbFFvERue0vX1DyvRutlNL1NcA+K1TA7zYb4Q1e3Nv3oMy/o2CTVEQX0u
1zqIUptLgdoFtFt7VOvwbEDjVHSapuyD1Ki5Ju+8wQeGqbGnruCSCC7ZiLsqEIKeN3W8k7S34/qR
4Fi+guS/erbeOlyxbkkRABlpio2ViTL7T4JqbvY0jyWYc3KiFaBPlLLXFudhp2XIZqkki5gqz4CI
p6i5LjiRqyh9C4sfakS8qurMFva6M5Hjo9+btJkYbjXVWSQ0ISTmF0Af0I/JLwdavZ3T1mYcV0Fy
WCOnxmOTEuYMTafTVPoykIYcwMj4jDi1yl/Q28aKGdjU6+gcodMuI8UwSL2DufTDKlZZgNaYFdAp
AJmKI09CsCOxxNbiZE5q892ISzv32SXDtleujdqXw4AEPzd+oLj4AVo9ZuXpY8JFHb0cpEL0GJGF
TbBJSCBoF62iRct/S6fP1LKw5SYXOaHW5PSV/b+TmpJBcLQsQZBZfcOQ0rn+uAhI1tVkqBGgO91P
5aaa73lg4qVKMtVtIgzT8hiNyxrAZsLQZlKyyii2UcebFVNIajOeMCZG/MSM5C/AsTAo1bF32dXB
3cOmvbSjVYbVQToAaL9eICxnsyuFvMaJMwE2i/TzefK13rIM/xe8tcxNBdOGNeaUh/LSXAXVKt40
5CvxEyri3g94NP5R3gqj3DjHFjYNKleiJxbUweTNCQsa2VSE5JwVRcxiypVKpEgWciOb23duhJOv
70a4L+H2YXBzV4Yg4yfOg60xweBQrSD4KCxnoDG8i5AzSvOeAZGzkEb7EFqJ3+QlLBegH+zOkv9V
Zod7zABPPuGZ5xpzcr5hW9LXe4qG8o6GUZgqs4eQpqjicYUBhtqo9RYaQfKMiw0KAokT8uGUpzkV
yijVOrV0VgtoJ39HQu8Za3oQ5G5aQI4qNhlNuh0yMdIW8F3GWWqKq6qm74NX01hBeJ+6cmoXnxzg
IITdYdCBOLPxzMNJYp6nr35mCCgPQqNRwXvfXIxEoa7alYpr/pU1tB2zREc1VGND7mUryQWlmH3X
fuhzjClWguPIKV7Jiw1WcjDUxokY6J5hdrs5wMFqHl34kh1CzcF/O2MToa+R1Ss1AhiZFGxfjJ/o
1pRg1RWk0JYS5N2mkjvy42mOaUYFBTR8Cr4Fox5sCfN8nx2kqb4IL7p4Ic1F0ynz/aw5CrcFQdQH
zgBaSw9AW0ynkRnuLPhWwXQWfYwhAkhAs8Wf/6L1TX7g8Me02aGOw1IqV0AFOp3lH2HsWXPLqrjL
7rJa0dI1MjcM0wrFoeyEHP646MmaLhmh94BaRInln5Ju2x/FQdOTf3uN61hpV00UeFrT7wibmHWO
KeJVf0jkJ5z+sfOHMrfnxhAQwZdgmsVLz3v5t9kNJYJZbrgaZs0IR23G2n4JmTBC2rZR3j+uUbLm
CFJ1FxG4W4icStGk8lgTS5IvuioBWRecJsTbH9Fv4V+h+kaOj3k6tr/NhBb82QPxJk2hxx7/JUId
mxCh5Irnta9nNQEnkFMSgpdNUoSO8gorxQs3THYioA2XSw/r0IzHfUpsP3OjKhx0csb5yk/Xdq8q
p2e6xIL+dsRHEWLCseWlCFGfNK7sQZuguiu6tytp1bQY1bh7Lyr+eNiyUzWZyPmBKJNljzDN4kpE
GwmoH943Nf8HnubPHeQNG7nsn7U0Jc7+qQRmM0WT2t30oZWuZpJkmer8xo9uOt7vU2GRFMW01slo
1tAkoxjq5Qcrb9ea5zEpe2nLQa6+cXjF0XhbJEgcUUsMQ1u1S0TDdetOoI+2SveRhvS4qDFFcVzZ
rNmM8RwqwE28/UD6F8meVixBlB4B2GHTS9RJfrzbAUwZ8T6nTERiT4OSWPYKwS3X9x3wqGQpmMAw
i1Syy9w22C4oOqd8zDlTWTT/PG4nllA65G1Gbvs5HZYesSAhqEK4rg2jd4YNEA9kCm49nYhvduMf
fbpKwwMehM8oYpFSEVmV77HiPYzlXLJQX0qy0VXoKt5Tj7VNTAs5J7P5lcmSkDH1RUtU7v/LxjCW
AkhfGLp96zR3QByRYqwjAY6JZv1KeYe1894UkcT/qhJur89KOoJYt3/ZB0oe8fnmEhKegmFxX27M
sbpaAJKmp7AQwfoApJW+6EicXg7YpT+BXi+f5QyQxUhyPkweYjkukLVQTHZFzM9Ls0SdH0fg02Kd
vlraNiX6IbRtqnkaLg1YhHDgMHIVVrRr0CFAbxN2mn8TNAdY24wwt0Zz1xxzC7/Yzrawj6KqMjiB
wbywerX3PdJKVhOzjxhgOxv7+RTBZH7tvfWVPoklDmaCn4zOJPCFyLM6aYcpgsHT+dmDOwPy5Vjo
+lV4mmamKFnhh/aFL43BhiiAyBNlObNC6bLZZtt/8X+2ggLW41Cqb5L3NA46Ay/h1hinHnMyTBtU
99E5VqGcpWIlpZK/2fZncoFsm0ds1fLJEO+4Z7h9ippLcTQfO8LUMxPoimm5jsGKzAoG2FBxp4cv
Oo5RrEt1XOAfgllJzgBaSlbHoFie8PNKmXwtA/8GYizGvz0EJpbj0dm0GOMaTMg3zqjAbGhk78/k
DchkKWafUWqOdiheCi+0pMfcajB2NyNOwOp/6ltVkAMLSP9GcZhiqmTEy/ICaYbwEMpQMS4pWn4A
DSvlUJwBTvn5PZQ5RGQB0TWmMSRknqHjBT+jSsf+uOP/VaNtULiDavfF2W44bh0TQHbgsBBb4v5a
+KcvTaaDcP0ZkI6qhIfFSD71yhYjMc6j5/jR3MSgH805y5uQllnX/yttOB01YBFL7w7+xXUajN9p
ZlNVRn8L4LV2hZyclFTdCMo0/6ISCWhEKchjIP3JxpKNlhZzJA44GvGDGsSNZMaphq+A1j+9E/QZ
D/hfZeMO+VTwXfTJb3+pAEjivTBDlkDB+HYKeckxjGgD3T4MTRPjgvrMakgEGaYX7z3EvyChtn59
8+slqET0JP+pK/ebGziLjKmyQ58cBBbzcUiXHRmh5LfzL+ECxOoUJii7mgySWZVxvbxIHvh1oKYY
X8j0d0ucq/K/FOLbdgZz10fujC1h7iq+GbAALESfiyoFCl8eyw8U9tBQmqd0pG5Cmo1d1WQ7BZhd
tdRud9J8vjGhjx6wElmcSHk1IVAzp1nJoYSatF5Tk9n9+Dh9FdZIA1XMrwrrdQJ/zpv7UVqabF6O
/IEPmtSZk6kVL6ZCz5/YzJDtKMhTPaKV6pA2JeBRK4DZxWjOXQXS4f5JyImOpyT/nnhvdKSou4A0
nWW4suPlH96vi8jgnsrQxztd+E8HU/bV273xMJsG7ORwPN1hvC7nLCMD2FDmj1mWhdpPDjQBQ9Pt
JTFSbqRk6ttEvMD6Fk1UB0XOnEwwbpJKWYUHFmi8K8e1HXJC8iW1gNdQlp/KiRt0RhKUn284hsgS
sfPC/eINw+2lswRzdLi4sXzjnlfZ1pGmhlJsoMsEn4mG03T8mSkmN9oxMPOqeWjair5QdlwIkeh/
gJ7iOTGX7uvKW1ocLmVkC2YNYyBIALvnKNKew8qSZQJvwNkhDE9CwKP8O5Dxpn4cTUplK8dClj63
Kh1BbL0cCm0+XkdiddcQ87zOlWldaIlR7VNKCYe7B6m3Vm+JSLZOsiDlOMQAIqlsBTVPci467b7V
Qhh3STIv0CjW8MsqVQYZECnCWaWNMOHO2sRU4tzlyXqhvOneHdFmYcMloWZ9THS2q/RDskxXHf8E
w/GICco5LxaMWyDZ4jIKOPy7tg6zAHK6APEw6+HdbsRviW3tQVesYGwq58CgrAS6Uu3FQPGUjwdE
mcIUXa+zVO6gqnA/NHaI96nWgaT2VtHTPwCFgWtAa2Dowdrcflt5UhqzNqB1tYo50hCvqe26lWWY
gjvgx6N/bOHByqRThtUWt77xH2ma0Su7MWNw9QE1hWNXwzDSrXeTcZksaCgZQWpBAXFG1TYP9XJ7
uU2tW2yh2qt81kEt3fEkaN3BtFIEfBYJlBYjaueRxxGt4FGz6eD6KsSEBwdD0PpqLQGSvBbBF89p
as/TvqGUoxecsSLjK9Qx7UoObZ6y4j4bQefjJeCqbn8VyIPArKI0h0D/L3s/2Ze4yNVCd6FBkQv+
6xiTkMpj0F/C2tXhgfRO6Mb/lnAqBcA9M541XwhmFY8ayo5+1tPrE082uIzz88bvAsThS3bjl9cF
Enj4/+aufzEqkQWopH7yBNMgEdIuiyrV9BZfDQKD1Iw8SAg1Kq1mUSdVIxypOZ0thdSyTnc8FAfr
wNzQ4RaLfxVU082XB0UrwLBkHREGL1lA5f6hcrm0619MgCT8BiMF19pE+o45Qg0OAHUyNLXYjgA+
yHc1Rdmiht5uk1pi9a6qzbBzr+O3MYaWB9SK8RPXJGXbZPN5VDmsW8vT1kcuycBx7NSmO7u9UAO2
P/wVTB4Py+Sg1B0I54NMtEiBQCG7J0ARdxPcY3NbuvUDOI3lElRhYf9x60QgEVkqxBclFxfRhC6W
yk1lfvaylFuaF7RqH3EgrNr88jae/PmBEmbhKcFfQzLh/JUi38ctYaaHgrIR+DhHazOGUt8YF5mh
zmGEciR1M9AxLWhVqE8HxVdhxRhPHTJf8VOprZcCo36ds80M7YEQ6+jtHOJ1WyeSJ0V8PYFs6B3z
PSF+dL4ctJbyPdbxoWr710lRvqJ13wFJMDf1QNwe2edFk7h+gz9LQDV3Pwo/SnwhpM2KENsBR5VL
ib4+n2ur9pZ0tnQbgkcpB/EjTFZ3fNOWQH4THQ943VljvqJ0iaXDg10wxI9vd6tjJ6rl0tAgjRpO
PYBH3p3o+xHRRNh6rjvIimViiEp30ZEW6IpvxIap28WtdDfW9PH9s/k/F3cuZmi+rb0sQs/nRL/4
yzu/2bYx3wSnqmS6lIpwyLXaa/lvWlI32J5uurQvKy0So6vCRuyugKS+Hvq99DQAjgi6MnVE8N0V
JvkwfoZC5GNNjj4oD/6+Wq+FMizr3bbtkd+MxL8ErZ8DqW8sZ9rWvYK18AObYM2smXoGxMVIWM6P
bfRYMqFs6D1eK5mF0r1i+cqUE6fFG8EDhYvwZXe/B1En4C3Mr9Nls/5JjSHw0b2Z4/R4rRXRIDn1
CaDeKxhcctqe5CBBWvm7qpIR+5beLqeaI7V72+EVkZ+AWLvaP6j79TM9J3STLCsks3YaWcVpNR0N
q6RhSHGlRpKyhOuaKt/fP8+22N1P7xBo1b63i2SS46vEyKJFPo7lw3O7QbTNrihfUfphrlQuwNI1
QbfCB75nady0B3htpNafq9AZ9jcVjX9qO6iGR5JPe59T6bybLeZvgi5+MT/k/P8eHkpKkKHYECKO
vK/rxrDg2LRveKdl8VX1ZC3JgBWZ8wIb4aYmZyiAOe3nN6dHjk5U/jujQCcUOGBhbCakhbUw1UAy
O0bJ+j0EJ/VEMlmHaxp5UeUnDg1oQKZ1Q7XjHFoGJ+9OJwbjqOlJXQTfxkiUaCmmk7yWW4p1eqhW
RawlPaOZcxleVrvN6Qqe4cUWMQzItgh6p2SlpYV9PwKlz/Io9gQA2cdLZk/E0vdSPYL6Ofvu8slZ
etNJEfYdV2HjKN/TGBk8mST6mWtUfS0+vuJzjgsCaD14Lka7XtBOFEBnbkXQDKjBYvxuLZCKVW21
Dw3nZ4hjpkXL7DJSUwGovM+qOdCSMo7DMsyfrHuptITUp2IpjDHKnJJF+1WqxA4uesKxxJ8pA4+V
RbLSx5vkSkw0rt2s1cwIjod2TWiG7bVntQ2ShZfoaCyVB2Itdz6/LLfGxG9IHy8LhOSxa4Evo1XN
5cGZtQc99XxcXEp0jB9/Rk8o59fATUoG8V9ZV1X6PS+/HXeXQFQ62QGmlucXFNAOFRgWueLchhE7
kZM9ipsiGEqH/4Yjszwn/d+FkbqpjXzn6MMF+5LWBmPhviv2TGUy33ky3GQRoyT/rp/baqtmyffW
KZ89gCUJDIHSP9LlVGHC2/Ctz7WOUplXyZEbMYOGD3kadhfddrKyA6jMpD584tiy6MI/2YcucTD8
GtDzqN6OB6uA0lU9m/+iBGP4TciJnsdXqiHrEFFimknSBRb5hyaZ+7230X6upD3yYma+x4/d8yRE
By+AK/2WCjjWso99eB6ftXc1v9I7/xs4pghUi9LlMmjshw35m7JfvT79bxcWtFYICkQ0uQLvaT1Y
ga/ltBcHVpZRhxG3vKlX1Z4nYTylWmTVTa3oB3ZlEGXC76W+oMQpKUBkWsrkS2SQlSwcuP0zPvEn
zdq7nNCwS8i6uZ9lSg2oUk8LrZX9m/guCScup3fyUraLJHbBEpY2+t5TvISqAI3aAGh9UF2VoUUR
l1K9m4bC2Q2djGKm0oyyKCSBWgGRp7qoTkF0fGQ8a5f+q/9oN5qpoB/8kUGnHcb52LpGSXfyu9py
L3Zj+FPbQZ7pR5zKklU3CgXSbgUhNgN3/mfWacQy/7hvLOLGjdh+ZXLf0pInt2xd+QQ1W4CWYMBP
tOwHt/ttmdUa93JtY2BFhjKJQr8WzZfZwHFseDvo/U4j/J1eQ++J13WYg6hBxhQwrVpak9sC6iFj
jDyGNR9JRk69H447eI4V3cMMlmSLu7sMY8T3E3plu5objVIUqVwfJK2rWmbgZUHZucAcuLzn9ntO
xFJLW2WvHQ+WiSUtUVQIfywmxVzQuT3pR4DK2ggUQtYlzYut+Ku5sZ9wTENcw9OENQnz6iAEwkeM
QkcpUMuawG4b5LK+2z9FZrB2BqPi86BvPM9o0Boi+EuISmM56n45LDS1NYKoCKbLo/2iqTlCpYU3
uorBQvzyZ4YSRSPTEwdXaw1gHhRwTjKH5dOz1bjHORUlX9ADu/QQezg3Tr5l/a0YeiIfd3scPLVm
BNxw9hAyYHaPUqltmRmkRIHoME2s673ufiUvJGjZ8Msrf0ORoyrUHqPawJ13ts6eY1nxDGRVUscY
V2bHoP10/bmra6cjVZtW7cgNAI11Nl8tt4L+AY7tip4vIbmrcON8z83xcp5Zhq4HsEk4nbi73Fud
54BcMrM7fw2PSO+NNQDu7U+/NjKrn5y3+RYBJVsG6UQYDVnTl3DdoehlJdao0idreAI8vwEf5xIn
ss6cKBv6wDtICyTJPleeLpuA98xuw9xwhwo6X7UyaAAOkjZ2/Da5HsgEYeH7r8ennoSvIPzx6rGj
c/+Q5ZQjXjE8QPbdtQ7tF9BRXr6b/baPWXAGKDri2qZ494G63wP4lPU1YBdXpvD2Vg75RLbCd/3S
5GABBBHoXylbzA2cE6Y4lgd2fa561bWqovSp4/61ymEM67SK5yXaOUWzFjjI+EpkDlirhItJpXV9
p9eAtPuY2PQ9t1nB9G+cMuf8AyDtxioQrVr7WoyK+9mWmtoPxeyIU2VvUWLG3lLgTDpFIh5dS5sG
sxDjtr1qnoCsNO7u21wWQdRdMoEJ2O8Qz4/UFw/UoT69Mo8akSVtS/LewASUulvTXEa+vndXKYD2
goRL8rnNQ+/VxKmd/mcCIjjj4JOrF9AlsIGoUNvqmzB5qP4XSs9O8jWN3fwiU0It9j7pJHnU91Fb
5l/FkzxgGY7tspFKlZMpxb2y8ZsrHcEVNALtZimkoEHKJG+KzMDo/Pzsx25Cuaa8Zipd2TZ4Nv3C
7ojuPLBWVYrbRhzCzOgAsmzsreJyM9AgtRGi7XTvzRaPikttg/0kiM4HEZhpUH4oNJmQyyhFBY5e
6D5/Q2dq8m4GZoQiKUw2Y8dlawt7yLTBdC5VwCob1UKIHYjgQwJo6qaOZYToFcNpr5J050fRUEgK
8dipvAKeDSRqlP37fgFd2QC7XSXXm9CFfnxDGYFVgUlx/PvwNepheyXTiT/KRjzxhc/0SsdHYw90
uDJTDdp+GUkrnkbNJvMUBuMyv2nwOel6qPWfmW+2/SUsGksT0kLw9q7gDDcLvV/D/2DieX+9Pbml
2l/4NWRJtCa8LsjB3WLpGs7iSTf1lR2Bu1MZtS1xehdCXzBxgTV2b+Yh+8vPCWjH1JRnYkKfrwMj
nZ7+kxwOCdc4yd0ms5YRF0tmRx20Se7iRDef/nvWra5YIb5zXYJi2glQfwdZCuYC/QkfQyzKSY6t
EoZ5JurCMkDNJYZNQpFUuQtDQeWNNEmi5T9UGDouhjXSff25kM3m2s6fUdPkWc9gmu9mT0liMhJX
2rdzy4XLyxw/iaEl+rF7meOetpwTX9MF7KH0bbtDzwC38m17W5Jc4GII/bfO1Meng3Bgub43DDj5
EuBLAE+WIKxYRUnWioDLtcIyInLnalFstCb6caWhiduVrjnAwvAQ5QnCPnXKxhQanukNXkJXDmYy
gP1YPZEgbTkWTmmY4Ot6D8RoYPd1q8YNtgOJwUG5lGwYfbCOsyt7UQsGLsOPThXz4RgrErLcns8q
viT5BEGoG2+kQdR0/JbnaN2k10xXBFU2R0zFJ51LCd9L5msRy4XtVFvQp7ecOa6lASdiCLRkaK9S
pslhUA2I5eR4gMTxP8LZ78d+MTEny3I4CGrbaXbibwy96wb2VC4WNTdPbZQUTrkoj9KkT/725tYd
wmIYGmw2cDOps71zJXUX1veukFYReZKidshNBS1TSDLYPuV/FRuLI0fYQtyBHGqERWeJ26202/qH
JprSeh97+mqj7Wh4XJe3vS+sMr968tRq7GHjo/irIDUBJcudCq14Emt5JMbEJR3yOlPvxRikFhN1
bwiO9Al30r79VnBLzjLDcAGsC0Ht5cPP72N5kHx21pu/8KV1f2TDaqyIL304MWAkBQq4fYK3fERY
LdVWHZbaRWthY5AmBP0X3IDLSJ8DSMcI8PFD74CBsyl6tJHu+orEbXEykFTBJUgbgz64/Q3QQuYR
qxZkloRO5ivAGxSBRdxsQlna7HTCV0lVToF3/vVH9flBJ4Ut5RIEGZAd7NT5KLcgxSwCv3OGXk/j
WniGaklFm5GpJPjnWi+b3wLMst0rMrumH6ajFlvSQUnZDshaXZvJ4xZTyDrqGkbt7jAuZHjCIW3B
Gc2cBvG9pxl/s18r9W28be8ETJKH+nl+rdOqRI4w4BX79T1bj2Oi1XU3onko8FuCmGSW9kvnJGwX
rPxqL0fElvAVzGwXGVTCNPt0Kby8ZhhmA3uya/ikXk82zJRL0oSlFygJBNYmHqqqSDEJjdBwtwdF
CZD5B8Z7dvmncYcCnVVeRgJWZpNszbQDNMdWted9Cf8J26eaObd/mhOOBXrTbgckD5ZfUJAo2fIs
hgxs42lS4dc8Nr+MRjFw2A5S5u4qzdmnOzM94JqsJ+V7NAvq2+rKU7QGEyi7IhEgK/RMxYPI4Pd7
+gm7wiE3zBPLVrF0/PpCwXGlWPQMD+lyEqXqRk7Y4YDmssOfIuFINd6BlXVZ5sA0osmoCrdRDbtb
96pDpj6cH0GngntyHa6Gd2i8PJwcG2hRGxvIlVOTFs/2RHAsa/wrU4Pp5LnJCMqnzBEIr+4yQXSa
tlfTdJea+KpAm2jCwK4xe+wJIs8PxbvaPjnz6KqA3wQokERtTJMgXtBDzMm+k/3x4RlfR3MO4r1q
3htkrFK2BmixqgCU67UtqE9c5okd6U6//d4Qo6DnV3herYxY7mBKwAPycUyC8FK3Sa0+m9xyAjY0
qTFLLV4394Dh1pwjQk8xhaub5vqMyOZGJS9jDfQadopGMkQ8nIz+yVKIt+QhbdzU1j152ZbDNaBw
U1Hy/pnXMAzGWGoSB+K9xuyKMtdLedIzU1onBPlVS4JryQcQu2wNdwxt0GZ3lqwstGKdcs4JO9ls
ypXHSuBv4sr/F4BH0PVANnsPSydJSRNULr9D7heW2IcHtnhMmM7UvbZJDba5jhCKb7crIpyWzLy3
8r3hvsovhQEVuZKhcraUu22d/I/mBUtWvfYCdz0XcYVSajPybKAC0L2PNtY/yvp7pd72/uFcJDcv
wKApwSznpQUPH1U+VBZQGo2Uc1AnqVV71qhVzhsNzQSMGeOqX8qtZtNZSXRVnoRRG9q3NNiAApPo
wxFZ+iEXOW4Hrmcj4Y+YMWJTcj2vM+EZPyd4hpDo/6zUZCZjQKiD7/CjPzByNkwd5dRsRLUgB5ZP
ZxqBdtvxAtTEoQongmt1fwXt1CZeWwEzQAli5zRDLJPuwzWaKgsE1Rk6Sw+zCE90u1JWyxFwt13y
iH0Kcv0HqzCSaS0dz08GVTNg3kuuYmwK+icCoyZG4Aclo7KyZFtJrdmn9lEWfU1Nq2bC4Par0fNd
Sq8S53aDl/KchXq3QHTg+E4wHUrMJ1y0pdFFZ1ojm8fqn7MmYQmz8YMIKVVcR+qqOKpa6f41pAgk
S+ptbEFcPqzhYC+JwaMMCFnZQLO3+4UDUD/VqoEIMQomF7rL8pysp96T2SwM1+3S6t5ziK5B0dXD
4eZ1D4eHkFqPNpMrqYNFco4cTH7Jrt4DJQA9OH29JNK35cXgCzM4omQeJQ1q7Cd2q7goUMoYxYA7
w3IlLcwQy9Ild4M+Gc5VdNfss9oz6s70o623WiQIjedoq3F3ViLvVzlLesIP67c6VvS6HuIgwzTv
lIjedc09iC2wvjsfh68mCOXEgZcPkWjOKv250nIZSK7NtL469C+5A+YDroTMIfJGruGGbze9btWX
ar7gccKMaouyy1hfbunTUKj8SeiQE2eLBAQB5INEYFqlcukbk0HVz0Lyr/8Ww8IKaKEoAmhmkt3S
lfCm0tQTXJxnOKYgAZXx2yIiXVz7aroYxogYHFZawLKwW+CBan88m8vqFHAwyTL6LCzpbBYH6XIz
So0jMDZmxBC4kZfBgfHuHBtX9EQvtSRQLkp4bY3MMmG1eR77ciIMBD/DrPPFqgS52pnXCC7ARzL1
aQB46pY9thVmqGcZWSFNtfGX4EvM/qt4d0V8E6wWLZ2DZgLpSqM1zsR5AapojEVrljxll3GqkT84
PS6aly4V6m8i3sWlfH0BjK70RA0g8Ra0Shl3fknXB+E+phX1B2wTkOjRQREH+XAWpnLX8F6Dmf2Y
cIH3H68AkW467KjMMqo6Wk2ZR19eZgDN9w3PvWCzXjz9VDt980uudyDmFw4KSPxh7bbyM3D6V8In
ymIseZSsQl/yUpEbkyEgrHapl4mFUUgM2GnzGO5N3rtV7Fn652vFeMQKQjOr3+GcbalYvMu7H3pa
UI59Lvi1Eip0hrfEvVjcdIOO23mzFP+bg6O6GyCKeTVDWzHFsqIQ8M9VRaxwgDxYSRGxcqR+IvU2
ugPdV2YUzaqQGUXUlUsp+JjpORgCeIR/xpzvt1sWOHFUwRt/NzY1Moip3ocWKGWU7dOR26YW5b5d
1Sxsp8AoGnGPxcAB0gecyIShqKxMrbV1ux1nSUHVopRLEwmBLlNDg2s8UjK27ZYNorNcknVdigVD
DmRkYU9GFLqwNmkDJho9mbAyjsU/tBxSySjWBeQO39U1Q0S+Y7V80IM3SybbgfgRoH4Ze9j0YS18
ioau4VhdQ5b67x6UP33tPW1g19chBA0l4RA01k18euZTtJRn7SQvAJoMpybckjjGOeZu64S3rq+j
pKgPScFhPn68u3Iuw5tlofguCFhtjnvazP52CanY+4W/C7OuENQWx8P5cmCZ7KTq/3auMF7hrlu7
GEhAErIQczSH6ft+z9cLhLF4rXReYWfXHYrRt9v6tFVoKsslwnHxCTfekz5FbQnfm1EtQ6sdN6OA
BehRxAZdx1yJwVnFLaf48dhfeBJ8KBITHwKIG6fQI9ToX1FFVIzHq4PQ0HASHitRBC8sxMpUyD5i
f3CwxjVltnUwYAhcp7PL9tWK5lnp9YWPqtm1GnSTkQtMuYC6S5kZJ0CrLwDDasr5hY6MVU6LSWcs
WaIllz/wBUjNeZ+ennWXxJVffIr97T76VBkJT4tXa+5N4imniJ6ZXw6Na+b7aPJj02J2UvU0ZrFc
H0txIU0wYBFTtaJYCVqyWNDLttH7Pgh5t5pBKXVAKDbG4pt3z06mdRrvtuJRk7eJs1S/XYFYlFqe
iPXA0jTSUT1rFZLuLYZsIwujXbqdtnlph9BtSkJrf3YR1NUFRYeO1Li/x8dTbcu3YyIDKS+EFjcN
wtocb42Ok4Eyb9rDGjbErG1lvhpvIHabCKuiKq6sGxX5g7+vb1yyhz8rMXDmbvlhtOXYs6IBYInv
sRHDQ71FhBpLeU+mW1My8XTJHQoEvmmEPGyf0blG5lJ1IQeN5ud2Xetce8/Q5wgSYrvzCR1284Hs
1wOfLl9jv9EfOYBkWTE2HaJrdmHLd0PW9mNm1y3xDccfhEWskB6AlvauGFk9ERYV4nHn0nLb0nub
sbR4/OeFOUKfG/m4aSltvBqqITe9aHRSUNasuZ/aQVZSnbDiBlQGVuXshPlGjunoQrr7DwAIlK0C
/qRadtuIrR/ZoxIwFGSCPz7/rx9/xwXTTogTdL9OFkykDeziYyBEgAJC2EJ+8qO3H5s9/3Kbc4Ua
g4/Lkk3eJj0rf8w3Q3Q+DbKZwhymcmrZlWR56kHThBy1YNAQzh9Zb2SE0r8YdhhXwoZkE7AZHeo2
aiqawYLTo8thd6X/LF672NRzZLCQtBNyzAvT0IRkoEX/DOZ6tEMnCUDpv3JGOu9nd3hdDgqt099G
yCJhIbCXeSMrSzLMMxsBCIWT0/NSW9GTNEI71bbWUh+3h+dnqPeI/e1I5CDoD45h23CZ0WM0KdYW
NOdHf+iHixrF+LX8yWcOMJ49ver0tUdk/DaQKSaIniO+v6lgbBdNfr1SOCx1iNHiTqI/d4GIqqJq
rB6zV+KDegGoCCJbRCuHJEfsOT929huvrOGtTXQMdIUI2TM+I/yBqDRBvIjjlK4Qd+75XgaZaRwH
i/1iKzByEOq5sR+CuBnFjriA4hl3doq56zcQW4YDnSZM6fMZh9//JX+UTvm1rfNS/aN+XyyLa69b
b+/Lo5crPSMsUp704LN0Bhor/14Rhp7TZHx169Vy56g3/Igy22ACEeW1esPXiGs2dAfoGHTlOsWq
tmY8T0qSZ+iMzn0Okx2N9tksSI9/1DcmSvjMlLFOMngk9WHYfrSwakbjB166gdbnQwe/TeLGoWI7
60ImdJXC5vq85tfLnBL46vBb4ffnRftNtqDf9RA7KamrC/xgwx5IUe/y8xUi9ygYc/jJOyVmfKer
84HB7iguXwitFDYB/QbZZCSD+yX7ExBkJzv5AyCu5EgOZky5ARRciGe5WenISIqxBshJ7ZyyXKcn
Tk0Z2lo/WF3nlBJu5c+0ofP1180BE/t5ZzrwstMjsQrydUtDGSLgIzNp8SM8vm4EXO4SFE51I+bP
FDL0XSG5TmY/RLWa4ywqKsv6r2cGo5YQX5lHnfqFS07HrAX6p4UO/xfmnBOeVijL6ux82VPcZ+DG
LjcYUEadpKZ0K7d2pIhwWoH2aeIXO0T+9pm2i9AA+3ZxTJElRbh8mqIo1ZGyxpCyLWTP8lk/CYt2
7QTmaRo40zOyzNjXjHxEHlq3nu+TBjNPaoR1mCJaPJfCYC5zyrWsH0Yo34pPiwp1zCcPg0IeYFfq
WY7t4IpgW8x4fB0czThB+24WvKzFoonfLjLoELYxInQItQuwer9C0dweUwy3T2IGLcBdOOeGodR4
1XHQek10yahvcRDe7tKcnGKpmrjKeqSOgmPQ59nVNQG5g/X8ld4kwJHmszuPA1sd+WBtKj1C8UM1
5oM7xh4AZ889qcku73C9QUnvr9McTX0oYDXaOX/NwfM9fFE17SdWMqx1YAIS6kNcmBAPnzUHvIq9
TWtDC0E3lM4yrDHPGIcKmIz5fhrPHfqzdVKHCYggxwWM2AILx9C07yHkAwex4D4k1oNMroHmW87h
tu9c6EpJq1pZj4NTOZELXsIsUNK49qyNxDAMShZWXMWgpPu4N9Rid+nTJ756HSt+mi5Xpk/o2FRF
qdeAned4+K5mcwG7R1ybCE9HZM0f7cRt1VFfcXM81QmhZQA29Sc4TzxlKm6gMmW+pMPPCiKcnvrW
HOT8UpLWOGbD7EiPEBqX/mVNn2aJ/cQRYAt04rAxtjzEAEbFtUGcnJ2m+5BRrM7UW6+qHN31eRqg
pMyO0u/Ku6Tk6xYZ8K7+ahqtSJTrNJNDjJiJpK5ELcwSZSvJoHI/Z7P0z731XGOjpSzOdajsWUJD
eLiTXTjP5UD8z1bSbSSrp83bE+khO/NUTHjxXM2ovZbs4NbuYnHViCgOTGWwoxhkBM47j80REvGg
ccOP7xT06rsF23Zxn5qV5xf9j3k7W0D1h959/0cXlTiywoJaEPZWe6RNdDR91Dy1my51uUx8e8oD
CrA14+WMIyUV57ZKWyqvk+WoAMmSnAXPY+tUyYAmNLg/hycEau2oFHg4aE8wxrfVEtm5+XaTujFH
2ptRjmCDNb9GUCNxWozE/hb26s13yxluv2JpymhCeqvyo8I+7nwJ5diwgquYtedEaL5FcPFJu315
G3sVQjV+PKFixeapgh4ml4R2AwUDZe0klVGVcG2X+gxbu/E6BlF36H9FjXBXKgD+v+k4sAHl3SwP
IHTCje5U48faVLaFiVgcLhCeNbKlR/8mRqErcNYDte4Mkm6uCbgSc92g9xLFN5Zlqj3Zx5/G9z+N
/YrV51M0q9uAIeUexpht/eQGgBuy5ww3Hl14V/RionBnpD6YCxrntOpDOjAglq9eai2OTW6Uvv4M
T6bmyDThCokQoSQRXZ7/HY6WNh/SX6wJ2aEais4RWI9WZXOw46RXnqMyJO6DRfRiDhXm5/DrX2yL
EeoeQMxYtaDPbaV3ifVVZ3IipaO/eiezhWjsjTZvrtORCe37cN6SscRSdILamNqv8cQntgwDXR1k
Zy710xJzWGCNSJGZBqOKJBsvgTEI4h8OGkyAlrsbA74uLQP2n+3dJD1Xg7JtXDgZ6oTKdSGljtki
/MmdacdzErmrEOyPJOFFmX8veld0dgflEk9+8c2wmiuu2wa2NtVWY1/Ad1vF6Z7jRzjKTf2/7I0R
42zJEqR6EkPBv32hjoolSB1cN1rh0uDiBvAtcaNz6Hwx7ZVrKa4vlxtFKPkmqtdARvPzp6xtheTy
hcwh17WbpGz9AR18ntEwcSGoXbFDeuz2Az9+Q03nZB9MbosNujlB32PlffgUwUClhUxQbGkJhHOk
fq4t7870hPOFtkOgPVFOMhZqUOGLiTs3laXcznt5wkgJL6vQ87CqQcyEScU62ub5jDY7h6jSLVIT
Dl53xCbHGp7joX15ke6pYY2c6hpfp5RlbIHfG7QCmtrzqm6aDAO3b113AJBscUIbp4m0AMekFmcA
HmsHRStC2lYVgDuDqljf7cI+oycL5oEmP5ccA9Wmj1Be1mtzwa0WaQPYy72vZdikoluXOgmFinZc
F/HWWRpJAy1dCELeNF0ggxkbthbDcFo0MmRYd7fhYi5YhPqs3YEbfRMEKQBa1b5gJ/84EjdwYWRx
xvdIcGszbWRDTyRGs2QC380L9qeICyvi9zDC8ZOGIXrlycnNLEZise6XcYvq1zREgkrvJGT8xQh0
pKaYi/SdTIGShZfBCo37h3xL1FiJO36sXtBcDQiMVwo4liKLL+2UWvwUWh1wsX3tzLerw20UBEhW
hcZJo9tAthZeKC5RODv9Mn+YFo8UZlPR5G5jyr34+0x7860q+GccMXl3YLObYArmvkGtylVWtmk6
BTfoNmb3KkIm061gpQmkMarOcMKtjKxC2Metx97hHEmQ8X5AB1TevFEeVmxeslrQmnVP1RA7hIXG
whYxpDZKXB3uLP2p2hxiJsBNFiUiScz3mxFISMp6umVPBrJeYSeIjZVTzGdifqEbbE6qzxxJELEM
36oksKC6m+fL1YtSa9v1Z/CeEYZwsGoL323qquKmDkWntVYQWlfMD2N+ypo7I+odN1v/Tj7oOgNu
ZU6eny1+QYIV1L59YWoJwlkobuRfaHaRUEZPq2wXvSEHEZG+E2vhhamwldoLPOjuCQ1R+5rP+Ckl
oZVCNHAGbXTblk2oqw70Lsit3p/KKVPdnwtY+oDIKeqgkf//toWddwJzJpXrv8EMigAejq7egqjA
NvHcGDA9EfmEDsmbCk49qo6ucYKtlB3k2zUvGhWj6G6TosTSohJJWeCMU4z8S5ZnkOj+pVT44j19
4JT22qUXR3VOI2DYbQ3/8tptvXO8AMZQZ1PHWIqtNLS+s323z1xdxxbXZzJOPlDWBGRhJg7vA9Xy
2fzqt+YhunC4YhKsFkSi2Q5xsLmuEdmwSHmLf0aP6j22WieEfB+OjCpnJsYTJGyorjWQNbqDqfhb
642pPs5ALeeLlX7gxSiIammH5D2CLSkJKIZ7lW9tejVlAUOz999mitNNDBbW1v9/4kCe4uZo/1Vh
4ztBe6RMNI0dBE2zzLTIGxeFXedi5NQPpgNbIIb0XM5hzuK2dBI1pJzYvPbCTzkpjK82c8Y4/S8l
ntY++Y6W3m7TD3lqzLLeJX3sShBDAfcEuBeq5yvSpUIotisvZldX+jzQcDSODBhLFmMjYUzg3L0h
ihQf6Kx3VnZ+Yg2KrWq+To3l8AVyOS1jkRvEbexSusjd/accAG5hJYZsRpZWZml6GO5MqzCKjnpy
XBBgLy7gPCECSFU8gr3uqiUnlBMQaMm6VQOlHd+fXrJI9pxrRRPksuDHTBXbIgTNI+/Z33ADoOzw
51GNwLM04LrAghwr+USz5iyswtqYtzRYYYiL1K2rb5A7o2/e7/9BO7eU3RlKWSThLkJ/bVw2OJ31
PwMlcdwY8rZ0gi4sh74T2ph+80/bXbvjS4nJ10S/2qrqz6ZpNTbKFSoYiqAj7u5MQ3ljECJQTSCM
V9wQZgrjaiRxFfND9CHj3yj6aVWVk54M2I2OhplHz2R102jol1u/10DU9dd9X8IYW2Se0ORs3Ez0
8wG4goNpVUnh1YI572i0YvBwCiZvSCWrIIqXrbDsH659jmS1AKSzp+GWDMSq2Q1hmQSxpdlaoPJ3
XZHqT7XF9cpRkjELX+AIsg7LBrmOyITsO3FlfFuUZTx/axXA9DcDm1rvW38wrk0h8c+0A9c9gHPJ
mhdnkFhaK9VnstmkLZM6Ri9KmjCbwwBhjvGopALboaUf13GuJnAR2WUt566C7CbFWDYbKT57MhVX
znz2VCH0At6NAIAmlxjChb65HMvMXI0wYRjy8VOs20zP6OQ3fDZJJb9R8o7RqnQfpTkMZlAKQmPV
PMvLRUu7Wuw0iMEJDEh3kB1wiQDAMGb8U+j5yBLzIopByb9QPQmc76DdduLLGrnSvClfKoHcqlx4
xJNUOCwgGKQzJ+pCOHC3ru4uE3fT+HvesGjT25qdTwIbA9treRE+3cqpl/IVkXx2JXsLPmLJ12ut
9Hmxr0dUofTfir0BOtw0JysTcIKDRDWOc8VOIqc00MmVrySeolxdXI/ZYb2LpAmmS+2moiE8ljiI
u0aNpahzZ8MY6caSCcpVJhY9uimdvDNpV478HDPvMok5g9dOVZerCumh4c8D8bbTH5UyMYTWT8ag
H9psNJck8YVvduafNZyoEbpA8nBl4TPQJ14tA3wYT+lEHXO2bGVA0PiUrTFsy1D8staC19AEpaFx
JpGi2jDBI3V1pQbq6ULYn+QNGvJG0gZxThLgQnqJtLHaAZO93E8b+zUtr91PzRD90uqJavUDzFm/
lDD8SIKsVm/pjS5hwzUxoQInqX+zySG4TrkL95Tnq57VwRlIrRg2u0AzSj/qy4a5z5DPu6KsoDjl
oe2kOuvldkOJjlQJiB1LNO/VzrUQ+YFuBWA//XZDJjvEGXtjbeYKOQEEcfA8e2iaLwoiIZNMq7wC
EKD+b8NBnK2RJfaJwTVDQ/Auq9ua+bGYKB0xRpCa3xRJc8Gn5xYo5zKiAU0PnWmsWTivrsNzsqd7
8IaqMxL6txBWnH1XMmvfWRiuUi8kt2wXhSjgwupWkzB/i2giy/8HP3nmjtM6koBykICb3OpIMogt
qZ1w/c3Xq+BE/TKyEzEE2jaIbcaO3tlYovvbZgf1WZmPFI+DDh6stBAdWmEKYphlMJpHQFPAqBpC
YqtViXlCbptt5odNW3T0MV1AA2xMTUsdoGDKGvmaKfAXD14wBzm5VCmvVmqhdLIlVPXIzs+lDkXd
dEdb4WPg1sAt9xK+uDJmSzgaTQWLKDktK+MCsOy1Y2U0Q2ncRqkWl3RPJrQQ9hveblkQeZScgiGq
YxeTnptCQRMF9Qo1tUGb+JQy4nUprhtvuJC5frXNn3D1T9/hRYL3AzkHOJGYZCX8Fj1xOw+Z2MHF
/Q5LGPiYHDpN7qcBKIsFtA1jkNk/dXRUOsykWAhz6Itm96wGDEMtnWu++d0NZWoV+Ea03wzUF2wx
lXgU7HGyIwjJ4CFJIssQIRDln0KXqkpuYZha0K/z4X1uwcamjXc7py4Ry57o1q0uETuNIwfJHyqx
Y0GEBJTzUDwE47SCOAvzDRwIdnbHjIVjB5sSV5eF2ZXLjE0RNH3SuCX4IhUuiqjnNG5jRmN8uLsD
3wAFokhKFpDRmQRqgJRWnWmhViD0z3Y65lCvqRg4wD6D6C+Hnl6L/9Z5NbzvL+urndwkBvUYaccb
8zngeMHicPTnQkjYuruTXMjx5YdZcmHb3Dw0Y66nXhJVLfVrRcnynWD39LipRv12T8orXwHqeD9C
hsRDBmpfr3l7rHqsEvUXlg7AFiPgw8YqajVQssgmK+AKRdf6hQtGRxX1LY7QJz8Z5kJHkpNPOtbl
o1x44J4dhGa4J2d/ySfKai5mJ49qbmQGlNIQ2G0TDHlKSDhjT7x3CjcnZgNSrGXl1/LTDuDTTEUc
9+88OnVBZowG25ZKlXJXInc4YjcEZ6Pr7GJBM6zyxlVJf7xq9mUbHbBS/7LZXkF3EWD7uURWmq5J
x4J6NHOXdqJbdy39Bnhx3WfMj1PyuHl/OOSfCZrZRVMYsAuq6MAHxL0gPHQfW6zRxgHZtAM4Mru/
5LLazR517LUhO2SCpk6eGwWqeZ9tUtTU8BeNhTCaxkUqkNtbUlrsDm6HHX/JMMdIu3uZTSrwcqdh
nEiPcr1Pu+QRKlNtAeMJi/LZLag0g2f4lec9hPqcU99yy1dwUpv0QChhxKuCm7RSwBQgRwu6l8gv
OKEy1xRon3a1X19jJke0TG1CoODDmDQsn6K7T7RBXaPKxmMDzJeanel4s+xY+Lq5FFbZIWNsZWAd
D/6IC+dTMJ5lbNZnpTQTlIfdvLkm6eK5hvD5CbyxIzWT23dXGi5Y4xCR9f9MluXSzAmOoz2W8DK2
DNvOUNtF/gS2jj+/mOvQ3l1noN0kVmQoO6sMHvQzZB4JL5tisjbB/bSSIrA3XcuAYATCKMDiFB/8
6uMh5tKwRJ9Cnz3GM2mhSCQ/krXxECEZdM4Yk+J1a14RdejwWB5Ge6ytjYk5NIZsUrSmizcmi3JM
gKItNNbSJ9W1v/tI7ce5JVCuQNRJVqAnl+6nTqzg6ntxnkBg9/7RAfWWhq0aANd+b5LsvhD2vs3d
NWeRs47QTXfd82bMa1qO9ZcufQ0VpPVx9NIPFQlbL30xS3uyvetMkDlZRyhb8uo68u6O5Y83SttZ
aIyy2gD0Rmm66lVgMpqz+ADsIQiYXTFie91rFBzwHTwY12bx7YlMnXRgtb9LZcRKPhSmkY+gwtH7
suUqC2CmgQdvDfI5NSMpaG2Ys3+zXF43NSb4HltVlN2AkTukDr8vv1tHeJAgQu1vFpPTNsbzEjY/
+XNRgaCqfCLKtWZZZKgYS0vqycgkAau9OKEH7JcMhlz/AQKI0dg3dMif65atw6DlpY2DfR3Z5dGA
1cjg8GicGDZTrSc3EUtPrKrNWx6RZG5Da+89fBUJ4FMZPP9qztlpGGIkZFSCWxbAi44P9Gn/GL61
9Vf1INocPd0NVGCuMFp83p+yUV2b0YgZZEHl3d1dKZ1iBlv7aXcQHVx80QvmjQz6q/pg50NzO2Mv
kL/9n9nJbuTGEUUAnwgPVsHJHK4bAfKqE6N1JFUu/qt8L4TMy2UW1kd+5jZFOIBU8GH64ioBAY1z
wTWUpYgXYYiChjokXDUnkumaHYDsT7DA9W9Pz1mQFp8g/mPVhYMtEDjboZpHdTnmaWHpzB5YUyja
NfgFl/yna9f4Pa/WsiQCx4RFgAyXl2dQMr3R/VUdWG1xxQCUZSOHcHEmyV40P8INse5w8qUHnUKX
h8y0GFtexwkWbxZlwa4BdxBA7J3IgH9tu/GplKvNK+24Y1tbI5R6PoHESvbUGfN4out1Wk5MD9ud
rCGS7Crs/CLW16ZQZt2rFlfVcPB+dloivdhzT3ExHM6dZs9JFzUkgBAi1mLlrAkDPgMQRDd+yD+L
QmF8zEKo7AS1ZlcTsS838eIj22PzwKDG4sdCn+SPsHcre7t5+tDboDpq8RZvFxWnGY8vYsKht9Sb
LA7c+dw1fJ8PhjkJoLXQ0zxtmiO0xj8mQ4OMBBV3ROzTTFjA7kuAIhnsA0Gd7PeDsXXjIErgDtV6
kcYViFgO+V5z+rUmeq8eR724cfDZteragrrpDxmYW8v03n63WfPOWjRJfuQNRkFGdXoBmnNzoUI9
6juCCjNuPnMurZcX164YgDax3+92vOUfNMezIpuh8JQkTPHdhLKYi7cB7Mo7TKpXFKdVEAndJncQ
PvtOjPTOrlUvj1eQLHTcv2WkOpKyMFxPXnMcnNaQqoNE5Us+kwzaZswdhnpxMIo7WCu2vOQWpSbQ
wh4nnyUXqno7X5eghMBYO71NdMeHGgRnNycerJYba7EMpPauzPtq4p/6F+nm8tsWlrj5oAR5oCsL
4CUXTQkLEGtwvC90/DzU/gVHIcGUC6tQNRZSCR3h4SxbqXUpgz9YJ+j2dR4dkU+euJ9L/FbKK+zK
2mgyoNJUCuakIPV3SfnAQh+42FC/B5UU9Q0Ckp5vcNuq+eA+uyeleWLMsxDxX3ieTJbx/hSFGX5t
Hm2d5a5c66zwuGGr8xMDw4h95LPsTX7GfjgLtdsJO1Cf0pf3qPuU+QSLGER2p9YZanKpGZtNpGU4
geKeUhHhPDq/33My+j5f05j6OG2lMBwaMWyAD+UJscAP0q1MtzY2eprDbK1gDHnMIBkMsuUagtj6
gpMsjI4J0Oa9/l5//H2vx1Zc7HEawN0tzJ38dxoDHwU+OSiRXaR1pdqLPQganUx/YRZ0oDP6++xO
LGrl6tEV7MknX6/6rpNQncZ49bik0p7/6GcGi5vfxni/7Cne0EFvOK5go6r3LdJfklhaY7mgxH9B
0odKCDJMiYUJ2Chy7ZCzLKdn+JoUEC7k+OTJa2QY4aID6TwKhBRnivml2bFC7aoq9HpFfVHiqwD4
L/t8dv1rOIm4lm0sgNtgze0AW8EMh2fu4C93XraKlTEwLZhcl+94uNgujSbya6NJ0nI8g2XvyaZc
81ltwwUp/CCsMXAMBdlpPpdg56XF86Wj0QAB/2McvrzKxQHifeq8wmMDMXork/iJDd6Q7NyqdNac
TOfxeFOht+fJSDk9bbCg/YtKgRE0v1Fv++crdnBCTfqJFYEadr8Zm2cXQF/vEaA+ZCg2yeyWItvD
5uVfUwLf48HyDnhA0tzyxUA1SliAHrTjKc2kaGYOmLWjYIu/ijjpZMeNb+9xThCpOPOU+h2depSi
jx1Ia+j4EmQEUDA0qZurLNA5Oyi4+qkLkponVTsZALKd6Om+yWgIsjmDEq4c/uzNPQ1j+UScBG8x
LrR8yhe8gupkGcjvyRVWvQ6WD84vmMybnEc6hOFCX0weZxr2uwSbr//VSVylvTGaKYUStho9Oml3
MNkvN/iJ4yV7Z6xXmpBjw3jbpMdTvxdNhYRCdom7YFOAtsMuxjVtbZYLsqLiNy6h7h3452GYFa5O
ufFliOuXmfmByjTEY/T/DSbwKy1Kwc63K1kz5Mfr+mE4HCIvFFfobfIUXxjJVNNE/W4FN8udderE
fEG/Tx0A5seM0h6faHi5xXQDTePH6lYPESyGfiaEMLDNzJPUZLFds/TCXhGDS2EaQQJl2UJIJSKT
8yzV60ccOc5+Q4vmlUyGKqkPtfD9+iMVOwIKxx+GjVow/SeUMRT7VzOla86I4xxpXeF3nKBP8v0s
dUoUEjst+Y/fQsUK4YvfJo+mU/V1lPP6BRk2+5Omn712Mu8TCEtnRCvjJbQsCo3XhUmrip435N95
jZvPI3CPhqZw/GSqRUIFR2e17b3M3x6iKFNJH0MPhcgFFGb50K8t1mGSseHIR0MLNQBRLnt8pUE8
Ft5fLOEFvXzuCaVLqj09e9zjvyYrcVeMHgO2RjHghbK4l/leHe5fmWV3mLDKw3d7X35g3KAerItS
OioQefX+uln/FLbYqBIeJPS72ojl1Si+UA1WwPo6fTn5CDLBkgi3ObT3JK6yOFgrd+IuzoX9TcwF
BSxPVDXCcBTV8i97RmsTb+J5H2rS0wrS7gDunX9EpcEDiaCFMBst4eZWrIXhAyFxdFFxsjZ/hSo+
3fn8pF1u0Yepv0TOWtuGLvNxkNBjYq0dNGr9FFTKpjQM7vzvgNb6HwBe95IccaLTQPHA5a6saj99
4SyjaqWDVuZ8+6m2ByqJ/fBKE1dqsEHRfmxGhat1vWXuKAB921mQ64mC74dpfbAd+S+4WAWZdJeL
VIciyfF1oYl8ffynp6uuwcetNYzijD24pbdJmCo/Vf/+jpIGf03GPOxkEZX9AuZBVeJMZMosai0n
3x8FkJKgxhPiZBHA4lNVk2hQXoH9+ePobKjkivryaPjnbj56LFwY14yR3uNlpjHaOEWcmMS1+TCU
zukcQW2RM+P8JXTzAqt+pWzoIPSDB4xeowkmWmTP2Q6tjIzhsW06RdNblCx06H7y7Vpjn1ZSVDdY
8dRSjHzTrPGk4hrpxUx+RKK83fRoPEw1YLQ30TojudoDeJzE1wC5oqaF4F67/9eaHlac5vRJzPc8
VP5TJg3zJojvXt8wxM1nIRJXiOwu1Z/Dhp2Crhiv4mnjD+g1xQPTDyegfsePHG2K3Zb8RKlGHJps
o7SvqFhYzdsfLS68SyD8avY8+zTtibjN8GXZmqw8suRjXRPXau/SNIl1E2G2u/i6VXhNaVv+P5ac
onMKDjKJKrGNLiZfDiIAb4jsyEpk1+J94TKJzpsuF4OLgIV6p9whY5mda24ezKdqbmChZCO9HtxT
znvig74dfWC30SP4jzqcRN0S6uMmP5f2pfNYEJ8C2eEwzQvPTPNYloay9YEM2nUzqQMeYan0lE2W
CxOT/7CAG+OYzfcGfqZj0ZKXKdASDk9Ntd8JjrmnbkF9Y6D94C9c4Kl0t++hYJtIgTr7Cs0BJi2l
UEQOOOcnK/0TIhS9j8XYZ5Rpi8dqFt5XLDff+VuY236rkBx7RaCjxW0Ig1K+6S9nB4rQqxoiMa6O
7E9QJ351VQzSKu/aXtw2dB9UKqiGCTC/eeOT5NzBo0l8ghQx4F7vcUivKH81mKOdG/GbqWfyfFXu
9IrSK2wdupt+SirZ8tjFzvQ73o3BaEQNvtTtsFTBUa04avwkANQesZ46V1rsJYEe8+wu7lc+DZdJ
NgYLzE5B7Kmb4UZ7SRP395Iu6I1+bXOedRmFIVqYgZJy9bmuAK3oMdNNFiw6yLyaiQVBqJerAOBw
M8LsUancNlRqvNC5DwjXLkNSISnz1kri4UPC0v6r1CWggqoX0MCq82q1atJL81LCGbQxyp/abJAH
c3Yz76Xh235nEirYaAJIibn/q4WpL45yZexmiCegWPISWSeQKS4aAwbA/moSdgSg3GiU4Hk3WeKz
IQxDwBkdu0ndhSbsNGyFbbWYds1sUjW4+FJU7yMyJdydOLKHBLDfQr3+C/HzAKZHydw6t2aimo78
wUY+9VsqRrBhROtegc4retDdrU3eA+1eGWjBo6xTG+Cyb4j/IceZ+SyzjLgemQ9/SjqSyDBD7+2W
kUw20LII7pnVMtF7JMjE9vW/NxVx8XplPLf6dgzai8q5jse3xMcB7G2zuKjbqZ5DVVhtNIjjhE4V
KK6ywCeUxnouK1coqs5CyzwCXoKfItm3/jTwmyWZ/kGJRqxikzQTI7SOlET84MyKYf/SfPIS/xK/
keVvmtEzOXchYkuYJd+zCFJAcBmNMNNO2IWTqJBobZ8qQsJ1Hsx6Ji5gms5fuWhZadOF/9O9gLp4
uwYmEQDi/52bIOQEzrmVBbfBtwLM3TyWp6vDGE3f9Ko84vrbi6F4XcoOxLah5NLMmQ9LvBgj0Kf2
f9uOdr83qL0otMJP/bVrY+PcPWdVpVNxGOqHnKZK1KqZqTBLrP4nQnQOCYtEP/3AzwT73gjqRQaS
1evYVJlIy7sldcqotPonthk+y/hNnclPYgEAihTM4OOx7XJp2ckrrbCgTjlLb7OGMOJIc+zsFjz3
1fB0RyD/wUz5h9DUSqprzxeLBbY7iNf1Ec3Bl/X9lOIPQx7IHAdIb909oQBS65JhjeiN8m+jyjK2
scJv4o4GRlqHB2/jWOEB/GNV0gcJLGEO4XpTqnYH9honwWK6gD5bSZefGHC6kijI1mc4yS18LvAK
MH4QunAcPzWwLrfADgJUXG/TzVokq9PK0HONTiqEjg6WKhTsdORPlPC+LB/TDBA5I83Ra2t2NmGU
e/lv1NIOHKidDuezZnMmySbj1zFzDI0sHRmLAxmo1nfT3WQGHN/eHMI60RUcKNb/Xtyi7apQZMR6
I51pcXHNn0xSvHyX0hxsJtHPuTYj2iy5b867VzQ4xVj1+AnP6ga8auXbOAXQ4ZV9ob8Rme00t+DJ
2CPmP1oX9vwxOmU9djULIq8TLScfrRkxm4+/YahRJv8+TqJFd2GsSy02D91iNdF76ZWJQKpHyRkE
ceVV/q9pYuYnuzzmpLIwBjcvm2Aerq+Ct89mJ7O4p1KmarxAM3yRy0Vjx4DNym+t1CTFtA9N90Xj
yFIWiU6SC7ozU6mrSowlvElkT+F0LI1zaujKRnlaMwFRZBkKu5rJi2uPhQ4lHj4h84cmUxvzjEA2
hxtrbvNJOiZZ3ZhlxSjtR0ZKTfvmR0MP8aEpK2oxFE+GGyCAJz4k+AW48B9cNOpiGN4Efs1lF2e5
6K7dyGY+WWH0K1sHKLY/PADuROXrvi3zFl+bjZ5k09C9hW1JRWentWJ90PH6BvKV6fjFQLDsIhx+
a7yGFK1nl6mKaBoMr4b927KXAhxfCkYu/mU0fA6kI1irNfL4sF8w4Hq1EQLrxRYo8otajteMOt/o
AENhvRWiR+ufrM4bWtBO06hjPgVLVgOCP5xd1/gOZGsi71QMzCMGYN/r7SDRez0e5j2e4opT5Qf2
7hLC5EoozesI/ZVqFItNo1Pnl2x+yX17JSOr36xstl2t22UkeQdIeZo7r7s1WC/T2WPVULsX5DFu
2S4xXg0aSKUhQULE042IhqputVa00eONhmB6cbTRWCZvwoqslJ/SijkP95xeJW8x10MHT3H9RuoG
CIR7iPMnvfohct8TioTOBxVW1E8QXECae9RspHmM68KmlucKpK/le1NhNorHSZZjzDDOY3HTXKbd
tm0Lhdn0g5RbKV+ZKGFTZ4cgnebXON2zbWL+xwmRAexAKICMPt9VaT5Q8yRKhvt+iTm8ekEguGgh
5ulhvadZiaKktHxwVBGSaw8l6Eyalv7q7dIHQ89UQOrQk3PMGL6rmCuwj+bn/RUSBl1pJ2ZHBo76
KBhnZllTSnfV45lC+DV45ntltBGctKzv3YA0TCehKz0q1dqafddAenpZxexHDGwIpRq6oqtC3Q4b
VYlL0udzCBlHk79r41+AFe/2a2VaV+iQj/EbVqYJD267GZ8dlaeRMxnJkDhI8K6PjekuFmqSg2dr
hBrlwtpC+sGD+8I7xuXrmPCqKwWKbHB3ATV7vsM45Mur03yYUYkFmVYdlPrQocbuD/kNjdfSa41d
6WNdRs7DfeQ5FBA4qVje7+ZcR9wMykqMfwjrkwd5mVvFJOy3Pi+a3p2zSEcpGMhepzAP0w4m+HWe
Gm0/qqFtZlkZUjNsp4DQZPwsGCmMXu1Uw2vdbFllUh+fv787PNqLWYeEWANvoxjB3ZSxLSxruRnU
WQZ9BJ+Qr90l7U5n1wm8yUssFzwNWif4qqYRJa7eZa+hh9Z1H4LXEpWGF1WvwfiKBPw3i/Houil0
Tl6ooYUcXByXPXQ6T+k3sQIBX9Cce27PbJ5P+UgZuXBAflkWKkcMthFm2rnNLZnYxZwmAz4czqU8
6XbZDoKFDqDlQB2HwhHWWFQmF/sk3eMrd5TPwWyzVkE+aMbjtiQks717jUpavEHWf0N9dpKsmjBy
8O292bLq0nXD4CWaXaWXQXtwiMXyhGWA+HYHeFTQ3TMyS1HFLcsWK3WFBA2ezd6rE3cE24Flh0sr
Ro0lt1/Y210cjGd+lSIdyJNOMuOgQOkPJsmlujcPiL3EDgKct1s0OP5c5tba/hZaJeN19UevhsBL
3CofL5sqAOVAr40EkQBi9TgCnz/qHxKX3xryBBQtwU3eyZvYHByMmkiYSyN93vyT/kHtBOE7NAvl
iE7mL5Fjf4xProzKy+toEqNbe877VjQnX1vnsnWN+vWRI8WTNJnUv9WJK3J8aUuS+Qw8P3eGrJy9
kKiaXPHre7u8wQ1WRuGescZ2Q6KIqILE0fKvZACqyqBhMNigdBqmGp0MZNT2mN1pv15Ib6WopZVm
PyJmL5eLxm9vNTIqEDOo/rQfaCKn+bStpMVF6ZK7E6dw4jrpc6w4o1Xrmkdn7ZuXttmBCebadx+8
HOatbD/Ygxi/qXYritAvv9fkbUOzpBH4TU9vEJ+MIX1pnkhfbBMx08fftL19bObbk2v4gEkvQp/F
k+4xL8XzY/zwBxNWkAhE4iQNxZXk9YY0l5/Gej5F+yG5XQgYnEnHr0XUCsdoVN8XP4/fHrMLKPTr
9QvbJ7phgUN1lUH+HjreNcED7zBYMDS1lWNuOX2AI93cLtr5jbfIReRTP1HZ/X3FcuVP6/h7LitI
oNht695K353hJr7O0rHHmB3Y6wUmIkUNK60DMU9JRK516mb14uFT5v90FAeLA0kmvxxjZhRtgDoq
wOiC5gJyZaqqPMmezzqpWuk6AGw5xl2sRSyiMK/u2tz5hXi0wtKWhfwq49vcC3GuHrZtKhzlfDHV
agUPNGy6+5YSp2VSG2J8izGBOGIh+nNBkIuylGCFt2UlXxNZkhZJxQKHUR0SfzuXbQ6SyMVfrWD2
kTCg/o6ccMZ2n0JEXapdJConaL1wXfwRP6/WSQQZZzDBHuCnQrSmp+kHxHhiKjyFY+yMcofMcH2E
eh4agKb2K3e9a5KqikOX+lXJKhEUlz6LKFICz0Pkp8UgexPUU1TYErz+bc9YEHkK5888BLU0gAH4
LsOyvumP4pyPrHltKDQUzZRHNQZdwNhUepybf3R+zujayMrO+FzxZ46rolEkfowmLFz3mIxzhnNk
MwWqNUte06m9avWQUBuLggiXLNUXrJ7qNKiOpZ9cygiF/kABmm/BQv5Vaz4Hdi36eMlc+kBVtJoS
fJTIP2LcOu/fV9aQJnO2FoTXBUnhKgn7sd3v8tIQTaL7wVbDdgbEjVeM/63q620DrlAEYM9lenbj
Yh+AUG9CImG/G9Cm8FewZQHfWQGXPKD69OUsu1v8HYYH01OraWqBAIFt2ThXFibLdUl4BiDs9JCU
/GPTEnqv+T/71dPGMkVbHAJvlrpUFjdWAqsKEPlCziHtQHhuQzFesBNYuxLWN2w9+fKZHOPrvDOP
SbAiXFX8N0Aq6jB1NPXOjD0Dtk/yM5PQsZI01ArAP/90/qvBf8o0j6Bs6LXdyyLOvgBStXOaiVwE
3Avcfy+zYpIU9bvrDe4IrUzE2EZzeGeEL9tc4+bLkDB4D3c0gL0idPNlqXoQ88U+6i4/Eg3SJSxt
TZioRO8IfJN6UH+wBriBLelKbjow9qCmx2yXVwhzEMKNtF8T/WP5jOda6TQzpPbSqSC/Rp0QcAxJ
roYAy7kvyGJLhEOGFYv1tzQDbKbxIO7uBKpJG+Y2FI2i14cLRUJJHV6z4HTqaAP8uiGDDV0dOXYR
7MeVMXdnbszbQ4ufT2ImkZBVrEA9o0wN/EDTPG3g7jP4n3PX8GDLIZctCThidCIE8o3lVhpsdgi7
UGPo0GdAhc8EiONKOOcOBv6ABtDgMe8lUtdsnLi9XMpDlGSWKnf6VHWxNxU2SEDu+EdemmszOTtM
nQ2d/F15nErFhmpQemqKhl2C/mb7nhhQTLpSXmsM6fRgwmVkuSxo9p8gRunXSyLeonv8qEy3mI1u
A8jxZbalsitugaSGYtyuahiL3mcjEf9e74lbmwE7gX8YIcURjq+ZUbnmXNWyx+T7Ml1VEFZCqn73
gRhb37wHMKVSA2zzB4P/gA1S2DNfMRH4qYz6T+3qsjxfSH4SY1qV32TYbxRC8/84hDzTjOhkPbfU
C/V0Rbla2yig+QOasZGAr41L+3BK6M/oKynDbpOilh07yx/uZTLUV670Ah6VvSOYI5kInOU1S5X+
fQKsSDGW75B7MsHmCiL40DJDtRpFCTwvRdUKVSj7EY6xTPemeiA4CSLWVt7S6nL7VNvTuJsLjstj
3wK2yPTk1E2EpnOgKIEyPyQij6qMO/87RtiM2a39id2BxOzggYrcg4yu7yBhzMgrFKTCORAmbKzp
1T3zyCIhBj4GklMAPVlEaTsRXJ7Q+6Fn8XcX03wxR9Z8Chq/dZO010sPlko5UZhIndsJMfoSOuge
2DA2zK8eSNr62ZWgp6SpSCUYThsbF1D+CswfXkuWecQ84oot6bjEAfCkVYMC27cMH88LSY/xVdGi
KF2wyF8dgCVJDrW5uoFGoOKTDSkko0IKOCxaExOp2R+RQpMpVxReZP5g2lv51v7E6rw5b7oX45N7
eGz49pcFggJTEwVTbLfwFFL0ojuo0qb3kogWHNUiaUj+FHE+RlzlsObggKcPEsv8K+rYN/NLnUH6
lLLHq0VOkyi7mtShOU+6XrSMdkltQ87rVFTJEj5/WlLbjUK++P7T2D1T3oslvNrpCMnyQ2o/txcV
IaGFFUhs99md3ag6T+9/x6oQ1k61G2HvmP3zILiI4VHEVzxDo2BeyS26FLeG3YCOq9TeQRB+eKPL
o40UzmR10e+f4mAnCOQTaEuC5tA8xrWiJ/3FLuqtcyNJS27fYqfMjx3RWw0qyyPpOSbpMH+j0FU2
/hicSR4CgCBz/T7bfqvbXfkxh5UQEHV6NWjZJAkXsWxrc6/XhgAaMVOtKiKZYKuNheXuqL/GjeXb
K63AS856X/IJujVSb9Nf5eokdks8ZiLH7wZCS9uQgzAgjUiR8Ble5+uYFGsH7Zlm+FlnWO522BsT
9r7RQbNW18mSQNs2/Aeld+v8a2gadwCEOBt2iylk32REvTB+HnBTsimWPR1g+bVRKQJ7akLG1U5D
o63u919xmbA6W7SkOzJcgd0TICitXtaVS8z+PmHYZ2G22ZG4qkRIqYaVqzHGcsULgKRyIoiDP1yQ
RFMj+GW+z7HGmLM/laz3WNBDSz6JoYfRyewJAnCkm0MAzAplXy8jAieV2MEyUCDTCppZO7RCNNBs
KJTs4pr/7jdhwaGiOvCuhquwQPt25lYDMH0E/4lJVcFAyNbIhnyvTHubVNUGwZa1MLaAFdH26LZz
lZjB1J9fuRq7LND4XMC0Df+cvJflXa7Vqxm6KOtCnAprKPIpPbYf6iGqTCKY6d17ODjyNMTgoVMP
u+b1+uSwcV7wY65uzi4abi9FHKjFWd297C0enSdkfHtNGZvy0IhahMDHZWgGmvyrlUIn+P0DVpzk
wWkzfwsdBe3pP++Tme0Z7L3eHj2m/zlssAYzKaTctIs4YXUOekWH0rOQp8KutnpUaqll7hbrsIkz
nKvFIxZ+Y6PNYGuqPATLd3khm39CVybd5wSIkqgvrIYl/33+/899z/JyGWZyNMGOL94rqzYlnh85
03ZmI+lnWA/LjF6FgbVh3bWDsz61wj5AHHVHc9PUE7NnQ3VkMpVotr5luK2Rdm9OhaG47KiQDa1N
uo8twHZMcR6T7DVwPWee3SCdYFNidysjRMlV5tBRc5/OXUnzNCigKv2NSeBIbpwMc90ummsR1A/6
n0CQ1OPyCCoQ7qWUZZbIKoXoPh3HUtHeRc0CVJ0a/AfsvAqbwKB/IKXf9S4qT+K6QOD4cY3e2HAu
vz5jgVxZf+Z/UTDknbqhUr4JvCyl+DZGl6cernl8C2lqqJSNuPPskP6p5Xjegs4H2P5WF1T8P4bl
h17LAlwG0/gXYvfC6RiUcWNRL1Y1XRaRnxDMcckQMWGKKvm8QL/PAOKr3Aul8T2ZcN0OqZtByT9s
UTx45t1SQNJyq/AwioJkJwpGdq91f7bfbbp9NMikoHVgri4eXd3GEeo4nvnjMdZVobMzYbSyMM71
Zx6ONdHtYB1aDaiTOGaTxFqwt+TiMogqEdE3NjyrDwMrFVS4s+BnaeSj+dXGciFyucu27w4J+R3/
gDYy4POUCVArjzsxCKqJhAPf92K3coDOpZ5TaVGft8rgOp65thYDdKD67jR2UsumVQzd/N7nsy7n
kY+WvzmjMvQPT8j0kAwKs3YoyGqkhz9/rV1ZC0RgRYZt33/AiKLWE++JmKa+4nMPplFYHpbiE4+m
oDEMCgVpbCd0t01ZKPbKWxQFAgcJAqsx8xOT8g4uI0RSJyLqnm3j8/RAInM1l32XeiIPAmQQH3e2
gGqgsRUW6l63hT3br9OfqUfQEJFFE94pfTNfUw2SY46FwQni+SUU+1m37hTh/wZIxKELhSzykVdZ
ClKoaoZbZX0eVgO/Y/4pgmgfh2UgeV8pd7iasF++mUT+HoU6KljQW0geDLHCvGqcXaLecRpLAFce
XX+CafuxJaC9ETWzvvVMzszsAOefssMXjYPAVjOz6u3ZPXYXb1DpMH4wWfybI4Z1F7e9GMAdMu/X
xlpeF6/c5MfBKrg4Woo0rQQWhL7Erz2BASySJ3SoauqSPpCcWqyEdCSY0dvF+PExP1GbiU1tG1w6
fttraf1/22X1LEjnaCM3d+bO1GQEthon5LM6PUN6aSkxXKaFAnjyESZ4zR6GfpB4kLOyAYfnLLKS
E0cstAO8v93NoLwEGjBbfWWQlkZSLQa6cP+YTSAT78zGRATue1BpP14au9F5skxt0KyiVHLyVYMQ
GOhqyPN5Zud9CdW/bEFwgmNCf8/LlmZL8H3sBdfNxyWF6GmbPSUuCqzf5Tjfy6yTsuNx5Bhmzefg
GrW+KQlJjyIG9evYOeGBUvpSt9Fo0mChDll463P/XTTaNLtsnHeSao7j74fJV7TfMCEVIrtQLIpk
PbPqrBxUFs51FtIYM7dSDA/xywtVxTdqqYLFXMZ0fkTvtIJBQU9urVLnpWaAp0Y9iDLIoWG1afC9
epRcq5ADz4988WGUM44436qgMNY21jIafP8uvOGsB/H1S5TydIi58G0YlJHhUrgs31EM/0kJnSjm
WwJD6b9KyALQDo4XKllWoh6QrnqjEEyDcLjYHIU3MprBTOtwXGCXDzmmAWZL4j5hgqbSkqjS1w/n
uqWBj4lXOj4FtcGeYETeD8Ua7M1g/pxyoau3kAiURWs6i6Z1fJ3C7YECBNGCyXWh2DR8+D0u0EVe
0eeAl9rCQJNWBr5y0w6R5ZW3wH/IfyHfb8MFNTfRTv3PmuliZ/9MYVzqc8ylXtL3uJjqsy6IRjkP
ffuIu0ZEjbyOHeDwOP4XCOiHj9uxoPbdlBIGjvjAyaVDl+ORMntL6Upy6ElpFawzCd7LDW5IgUtx
KVugukPxpawgPCTNMPzV+vDDnQXW7JUjYI2sZ5hPHbTEswYRD5LZW+w3yt+5peQCK495H7oQsfHb
nK1lEvo7y942L6vlvC1D+GahuOL/JScNE40/BN5L8J8jwkOivRPPzyOqcqk0vOW0aazLT9eRSKZR
bzqUnyabr/ZjyfshT07aQgEHkZ1eRV42kmNbydVsjnw5X8w0ELX/9blkmWUU3CBu8tVYaaNeK9Gg
SPRZNyzwV6tqXA5u+z+h7cNi13zvdvM2WW/9T/SeIj0GJSonmoZmPRZWq7mckDHkbrj10wNNGXhF
VyaDL3yXTsVwcFwgeQUdqLG3v/XMtj2ziOyeZP439yrwpL4/ubDxj1ZtgFajnWeNll8b5sIfkoMO
qpHl5/oeAYcHyG7CVAT5RLW8/V0dz0Xt4qlnIGPuzvluEHlNrCEpX6j+/GX2FkfunGEsaQnEBDzZ
QwbCnYtbOa/aSpgMazvrL2pFX1ERoOg87UqrjmRDuG74d0AsjmW7cWpS3EuvigCRvdOocC6Bhkn6
4tfVSiJX74xdL6DeG3XiGrlGXfGIufl+ozTJeh1yS6tJ2hYFxiMk0d9Ex8wa5H6XQOlHYHAC3eux
/j2qY39F/jqUtloPwD5bLTW1pL/geiWdmk4h+QNcuv05p26/xxj1AoaymR3E9X8rnOVmYEASBUbA
qjHr5beOgVJU9HgEEZimE28838PpXvFQIp2K30onssn66YVSB49pcvEei4AMvgHEpnZPUFYh5BBv
9yYaQI8+5SfuuTW7Zas1WWmbKUWowBVjBYCrd4937jn7NnnKKZ89KbDEggo3JfktxdfbqkaIGgid
iW3ENJiFiKfHXj5f2RbzuTWFT3QDzTigCpLLc550W+sy/EmsElyV+5D0IvpzOixfIGWltpkfgu6Z
onsWytVDNLK5i3J9PJKadYEqz7rgp4ZUDR8fBoJd98sHgwzM+THDI3TPEX3ExmLfdCaFTJG9Orrr
XPozWg6vc3tt1JvW3YRRAFX1OlXWdkNFUDC/+2hDuWcNlpNsTbviycV6BbaWlnchZ21j7WPZzdi5
weL0wsUArxHnELYVVcdZjOk69mQCgz6RhaWpyAwHwE8qPHB1X8MItw9yJ1oXqz+KaT7azNr/hB30
bsp6wFPCF0hJqKvrwVCTOXyvKjVahIwht/OZfUq/HhBLKgG7zdyzuTw6XKzvAy8nU2prw8LGbNc5
C6VBB9kkQO5pY8UvfWC13C+wv04u2XHXDWU7EFjMAhjJhQXYrc9XzfVUvgmggHEFjc4P5KoE/vcn
FNfPxtWcwghVPnAdyPsgsUTeiRaHa+q8cQIlZSwjW1hJoF3riJY7lDQDcojR7lU9i3dLjc9D5gpO
s571oYxBajncb2b7UJ6cIatZqDRI+GJk4EDj7RzSbVoOjvurY5g9IImPLFtvvzadbCdbgp/3uhfC
UMkQ4jHj/QYEsEPrh6nZQwnZXjOyHzl8ZsSxmXVRWfePaCj1pAZUL+Ou8wzGJvK4c1maZvOQixYh
IalsylhneeaLWCDj6KKpmlqNSvJXF5xruZY3ub4XzWfcnqRX8cCzL18VVGtwPkpzOxYRWMuCZQz+
8uO747cIfFCoqINwbV+zZ91wwzJFRLxGgBLdlUIWdC4mtxKaw+bEyORdc56o6cxQUBTb+ixCAMrO
Og4ymjXetai+1DeDnMZWIFq9LomD0yw2gBh8j1q4hPQofijkXd5x8fobcMF9M0/IMe4lIOKVqt9L
omKEAfImBPgra9aamRT+15Ol5QI3Crbgx8KhOIxPR+FQIUXZV83kjnXeBlgl/GZkCQCyRo7whbcM
7AT3MyBn1TS6/02uPSsmcOhLN7wRQ+Wq+Ut705X2ItbeLNWzzMEtNUXX4D7Zh+xNtWHit8GCAPtE
UKh9wS7DxL51yZElOJDsf00Ib6mjI4922D0ilAMVWVXKGEc3SGEGvVivM+ePz4NrboB2rW0U2ZuY
kJdtnz9Uu5nQONz2Gu87JIOpYLkNyZEGMvExg9JZjTP/d7Pmh91WNtZGF1B9NpOK7jUi9FIZbCQ5
Mlv3QFOZeZvKDjvxhvGUqnOmymLWdc+ZcIZlOdEH16iLV3lYuPmJ0Foth3zak68PglpXZsxXzcrE
HnYrSX5xn6k+/1IwHWoiby6Qns89zT1J6kQGt4rh+vyg+r3/zMQ55bxZUVUCL/vo86+kjp4khojd
eUW07CeO1HHUSnK+8Tbi74fEs1M6SPtg9ivW9s6gC8nxKHbOrigTkOqcPTfwiG1VLOEJgv0mjdu6
FKjC2c8bY0DiR2wjAb6FsUj4FEvhn2Qym5lj//5PIO7xOUHH+BdPDYVjXCKZXZuJLjYlZgLyHdG4
WJNZ/6+40uXwlTsqivMvOmwIGeBAfuKawvZ3fBF7WRj3XjSK7CSB0hmqsk9hsjsbVT+qmO3gTIKi
GPp+YQ3os1nEhXZYvB7flnGNJUUqu005I3huumxkkWsF8D0XXMYHbzOuri+rpgZUkJbW7fqBRK4t
sTw1O6adVFNTLSAraxXtU7VN6Tgz1aMpddw/3YQcfEetBG3xyhpTbDw6vyFHw82kmN5kcqz3W13X
yTKKMNY3E7PD/DsLBiHMc+RGJsi6wdphuzd7Pe5qJCWNW1Qp0WoMrXjQxaN0bmXVD0TXzMa3822S
NgsePFrLUEG6Y2xu7Hkh9XBtAsU3wWGM0qnbypGQDhqXA0TOGxTC2tYhGkNXG/mJ0KCqhPC09PZ2
CuWszN927eZ4+R68MZ+5n+WdHpSGlakFVazku7kdZo5yhi6SBGbKTEkdnoUcCmKDPg1QqaNFDw3I
n6U0bwmT6zQydGUrmKLWQ+4tH3sBCIO2ffXD+jg5FSTCzbV6FamVC8Ck52nGMCkfKmy8MPuzk09h
JfihQJiJ59ewB6i9pMWAFfWlTUEaTuTlF1AC2nE2EJg1cTc4GkzOFfyKzt5WiQqXW2oiA9az3pNf
HFaLhESWWB7nSGGexWP48dQa1qegZfW5qWe7y7BkRKfDYqXkY9Fg1us6qaRhK4kn65ZaOAAUJWjU
UMXEcA0H2SWeoRPdt+vYTU3u4WwY7RbQjSx2WBXHJormDC6912A4+wLjOuz3Pc31boPe64LP9LCw
8ITbgM5YxAv5kV39oiS7qzHdL/yZCzi7KIV59rhU4n+F9K1EhOdBzh5Dcf2cucUIBWUf/oQM13ab
T2t8StYOU4VyszHpdUtBRrC9qPug7OG+hHzFT+pvheX/BfiQXtmkeC+H9B1mMuzzdXarDGFB8rQj
oxrAxX/hDPOxuwRfTGhdX0zRsCdCOz11do0lHCkjmGTUXL1b06/uLY6sdVV3yIrpHEn8Sozafue1
e1eE9FhC82qNH6+G/q6a1cf+Bbn09FgpUsksNSlrWRwz7Yu79H1gAA8C2XWzMZEvHe0JAIWAwFPI
kJTt12H9u4fVFMG7R24TYQ3MwicwJ5rQPsGiQhuhw7VQI5ADJUYUqJ0t4PQ2CoY786w/3fu1+eOj
S2t/usj55u4KsFTMGKDSDs/UwTIcPo+3mEvvxKAtC6e+S3A9TCUUbpoChHcApJo4gFIT+NwRYtpt
5KXt8R4YzI534FAn5eTQPEMKJhWmCnryfWkFVdjIVMHX/Xkoapkpy9vRpS6nORjL5nl6PP+qWz0h
2Rc9L5hrEYJpe4y7nbAmEU1nNjAo/ZzCaggzoGIs6YQazZFmAOQTd4h7uZzm4NFVdeueVFbMhO3t
4uRWOwYB1ORqKkMVq+qYssN/QZqtolv/6BStsl7HTp9PuaQvneOWdMU68qDwtsB4wPrVyVYMO38y
ygdzHlE1sJTJMy8FwW1GcgmhJdw95P4AOZP3ONyC07OojK4HuV+DyGIoJrR5LzkazNQTOjc3Dq3n
0TXvu0mIs4vqp01vPPzSYUFI5Sd+N76buVtKmveecNR7BY0PdX2ZJCmPXLj+6krBewDkvJIs4DNn
QMgyBf0y7CAkhrFl4Q3UFg0twfMWWSqseMOsBOwxjApa5MCRIZP40lzL4J/8896lGNYo3xDgdPt8
9KoRlMQWZKL1P+sqvbwgUxqFW9Y1Vl6gZUjJvp2esFsxIRzdEwTxtbzkntuZfY0GuIe3DQJtpTIT
lsSCOZ/JVIXyAMIwbHqFhdecYTLpZrKxVo9PcOFgC0IAu/6LwGzwUs2B5LdOkwnL68d9m6Rbts6T
MQRWPRS6gbcJBOI9GIHeIRxNQjYsG2wqxZUtG4/AWcrfG3lGvIkfzAjD8b3Nv9xuFtlLkdTbLAno
2ko0HUp6zrDdhbbMJqNry9z99pukbUMNaonsJFZrOQJnKawN70OJd3KVV3AdOO7TYCjDAT/Fjyze
F7UaVOE6YtjSqPSd/lFI7OCawveFc9xzB/D65r+6NbPSx58e5YQrvx3kKXYH7pMvsIBQPmKLn7IP
mNUIr8wANmTUKEfXoQCfwH50n6BYruZMU3DkuUa3Aothd8sp6i5kwaWsiy8r/w14GPloCO6FEVqy
zOt+Xd7yWIEk1PFCdAgqpNuIBxZdo9zUt9wGcoj3F2gAy+1ApfAmKY8clhW+UdKo4d12eHcTH4be
6rmuHVT+AFwczqRzuoc2ZI8po6hQpWxsZU6ng1fjhgmcglk4LIhf/np4mtA9WGN974OmPVjkeXia
AXT5JN9YhuViyyK/rkouM1ubvG+afUbxfZgw0oxkYJ78SxkszLHaCPo+OTcvuq9cQXGtfZ3Vl9WF
dV7ucuxGJedgcc0napZ8plhZ0oKw/6KSKxCRw1Ecxa+zDgboIpcM+bflXvwRf+EX5x+FW4EMlthE
b/TFzt2MRSR2Uz9s2jqysqrCG1vVMp3WkF+uwGQFyptGwxDEYviz1hny53+A4xx/8uLzPHt6AmiW
IqJr3dWH5nMCANc55UtkpNkxZVtKvP31+dW5/xCPihaYRXHWesuAYDgrbDsxiUMbKMdHbg+Gwzju
bgJU2lUdi/qRi8YHJyfhwJMFd+2ZdLIg0sUsfthWMW3+rxF/2Iw8saiBcbMJBc/XUTUFpxULDbxX
XiZixxKCDB8ok1ANU7oPcRE+TmsSQi365u270YxU/b6dFScK/YYgY4PwDWbpxPSY41YZTgYHHFVr
EEhv1EWiKc6g/9J7ax4tJxGfBUTgoqH/vqrb0uAVor5nRQijfTjWYUy+TLiXSbCeVqIoBvn2horm
XPOMz7h7oQEETqFnAAndRM4jMomqWJehG1czcp6SXCN9v7nzTxGfLD6yd3DZWgMlSjdPbyeHEo86
CX2IXmAlcITB5/wXFkYmJyhtys6o6eDRhglKA/KUwaOmLUKXvDlK64O0u61Nu2vg0O4BB0jlf4AT
YBTFjw2lhAQfhOxofpz8LMNxlVKyqvSXCL6V+tFXCZ/4yOTbRozJOKkzh/exBUM99qQeSXrCIz4j
TCrW5kKEPWfYSqo/ILj5nOIXyQO4KkxQTBBlxqw2xW9MGwvRLa2bV2xLjb0A1eknnAXDrH8jyWPP
Fx7/fJgMO4vFn2i9Omsrg+Sc82xxjpdt5AUkugKdwubmdhzgn47fOmBBYp7AJAh73CdeZfklojH/
WsV2lcGorq/cLeLTfqv8gGoqda+ax9mKpWcbBQICJiS+g2t5u73xaW2CeOThwcaDZicP/+qmKfnn
UzgRKVg68OBAfkc+YgWb/qu60vwKij26xB/wNsic4Qtqz4VdvHZSsfRaQvHcWdjD5/CXzv91BRj8
Pzw8+BFtGqlWJrxvjD/vX0SSM+rjM7tlQOIgAwyxuZuQYGLOyJC8Zz0iWDT5uLBW9w5pfzH0XmW/
UUZw7gXGolk1E90KAsaa3fqYB8H9vEMtR6xneP5hXdrO4B87kvd8KnspM3hXTm1fUyP9/2JGF7XW
iys0ogxEi1CtMW0vsvh0TXcVw2jP3MpxGQPqARQ5Oev1QrbVmy7K0iYVxz0OXUjsTk4jIfEJkuuD
F0FsEsgI9Fe7iXB8zaZUdA4s0caC4tsfYmZS+FKCYUI/Ksu63RDAvcrAJtncs9jrog0AC38o6m+a
/PwQfip5OI3jXT+SfctLrcsZWMWAlyqztrkM74eZDdptLKZo+4i4AEiy9hN8OdiVBOYVIzA5wP2U
GvAtTNXXA9tgAVaUur41pqN1kSruDlX2H/LfJLebcULpdCJIeTTozQhm42K2abjQ6m/sZDs/HP8D
TTGfDYq3rI+0jh+i6rue9XSwxHIQkRvBfsOFkOZ6ytuaaJO8PN0kr8VNc5FposXK7gIDZzZgxzgN
XKwVA/TmHsRBjjTan+ctCw7OLPRK1TTDDx4ljLOwhLx/UAUAaL3deoPwLB8kpMjjlOcZuOIcbYLj
NoeYuCGLOsV2x6OBTt8cajlrl0c/P86O9JqFGHpFGbjUfsxDvnk8pMa0yrCSoeRLlXsg5fAZ9ebU
3cEfpin0akM2kLpUOQPbasIF23lKGIyFz6GK8m8n2xZtW59IX57dk4mj6O7DPcnYJICe0zKvSQeQ
y47/HcISM1SSFCqOuT6Wg41jYYLoa06Ltokdwb9AQdJT7l2H2Q/nxjREjmIIMWHGc2hx9mMQKdMc
piTASt2i7aLhIw9ukpzrqagIZhIfe4JyHjvUIx1ZW0F9M2MLxqnubEsANKnbaT7+cajtsWEGLXdB
GV2LDwDGi+6ZPHB8t1cdmzpHypl50N1RUHhD+kUUeTCc4rGXA4pha9F7z5efZnm+6ZbmAMZRE02O
R6q7AAiT/IUvPyZQ6HYe/vf2uA+ZLKy8OWWxCJWgHfersusIxhkjC6pYeipUKSYnpqKz8sZe2bo8
E8uAOWC4O7ro6QVCt+c6OTobEiTlsN8pv+EFRzSWhm9IQTqWFcvrJ+OYHZvYrTEmNJFElImuFngN
cQcpu9A1+DhJcmq6VZLA4NuTAQEaIkcJt9ySUcIBbTkJvusSqb02c7tTOCpf1j1zgXqYAuByi3j7
JPEbWu44RtLmZgUTAAQWjR4IXDb6d5kZrE47EW+4t4TT9YqvayKyK0MC0HHGzVlicJ8TSE5wWTGA
DjZbUVaJQmvvRLVL+lxc0kjYoiw6jiEU66FBee4K2hdCV+l0hO8H+VlMmPPZXJznIHc3a/tWFZhA
ptPhGQvYBUDPtEKkOyCkKO0J6BihJk9Tl0MgSWPB5liJL8CuZ4wxLHXEmRRVYuNELPf92a1K+uhs
OkHojyzVFgkd3LXxIm/85upcXiXfpqhpzHfeI0u3XAKFgiq7/Mx2A9ayRdWH7A4KN0O5zeUlFiRa
vpkcVyhPJjdWzvgoitFVKb8xIHGimceZlAGjskcIa/rvnDfz5WrCBp5jTAaill6eJcrLgGrNo5ev
c2mni7NPpikc2yfgBdU94BdpC3J0n/XY4DdM49Eu0N/thhgCMEtbIavFeI6luNCXONyqWe+0dzLd
Ur4rdOL5o9UNUEAAtGqRdUHCsDqcdcTai8NcfvecjKV/Dw3ycMHlH/Kt3bAcJt3kZY3w3efvI6a7
HoxCc2HiqYi1I1p9zODo1bInf7SKiJAAdKJTnzoFvIa4vWE5J0z4alFnQQeu0WUmmHZ71QdR78Qj
hBPbESrZbmB1uQkY6ZAAXAjlS9NCRF+MtQAMtphIivd+tmOWCWc5s4B0NkdrjePtQNAVQaAJShN8
tQnmPVGo0yZ3Dvk0/ZG+l7fp8jJ04Y9XMUIZmVLU1dQN9QZ7ZPwX2bMvduremoWZacOvJqIHMTU+
HmOIp01TNTaI2JmzmRndVxzrvwIUqwminrOTaoXUlpWQrXfWpsPzpsj+Bn8Oo8aG8O1YUiNBzgmK
33u7CgfmysHFAKDS1MCPCZY6fz/A6szTnLNu7gnScVv4eUImGp5s+XNDAeF7SwinlIfG9it7j6BN
1Co0D9ZH5bEAsOfWuk/MgTx1dhj7rtfHkqRTOlg0U9GuTBRFW1/KKSTToPjHIkomZML66aVWCRWf
xiNnYgfwAxTSbmhSHaWSSBzxDFWbILTKQLX42leRAau8A7JU9H0n4vVbN0jcF4UInnZrDrFOEDST
la62I+HKjbdSenxdiTK29YxEwexW1B/1/B3cJuSY5eP2EOHu4lyCSXQ2nGORXIjJEMNuoxi13nEE
fMNe1GHIH2cCW6yBGzhy7BcLVu1N8242qifNwsz5ylzkhpQHJi+DwKQl568xy25+p30jnpbNy2NQ
HEQEW+72rU35E79WyGktOnthr4bpVwelTyhbfHWgfksQMXNBEXju6mv/IaKwu8WI+grOLTCXpvkb
DTMo4DPzda5SAa8hJQFMeDk3jMSMubhJMAmEY7FARYMnJ6Zt8dTX4r6y6zDBjfSByPmWDUQ1yd6C
Ilwt5fZjDWLQWvKu5WdZxrIKsCQtBK/TxArAAZzy0zfEZ7XiJ5lLeub+HMmGaf5c+/+wkzuf+u17
5d9bvlfbYVM/aEy+EoPML09skOYMACXQkDdslv0XyzyulV1x/40sfXAvkAz3Y3F8X6pK1C0q6JZv
5XlBPvuINDAz/xuoj89QLllKWS9oq6RmvBE0GDGysDDqQzlkqti7SgorQ7LvoItfWBsV4jeRZpbo
G5ePs7p659O9SwhXsf06R2DRmata4hbA4rZ6BClWNhJQMeWtzr7WUj1axQBDvC1w+dFDhTkx7PZc
tfcsYNnofaf4g1sKvnkHrPWxgHdtFJhkjD2zNP3EU0IVBcVdD/yCZcINrRR5gnaK3VX5SXCbK7s4
wqkutaXIs0BG/leWM1aqe2NpHmlhUxrVWOBAGTRPUwzgeFmxU5QSqbHn8XGCClI56rflPfgnOuuM
HunQWNCeYGLesIJ6FFNsZt9CUhipKFNRcpzKINy1qAt8+1ttxKFyzdNsKDI6gj6dpia9DeCAvKx/
MBh9uSsVeeuudr5/RyS0ngVMiTWyTMMTUua/2XQjikFOdAlz4jBn2jMM4u/ypkOUmS4wmSXaiw5b
/lrMzDJz0iw5yWfEsiXKUVyjn54ft5VwrWpTp1sa8GqHAWCmLOKtVhW0l46dyuwTQH32g0D1e3pj
HUIy39o+igRh11aCPreVGbnD+xRQdgAjShCqYZik3BmXy4RhzKjMBj260smOUvo1SnFvmtVfvN3o
RoGeSkg31efhfwpY/G3+afBSdhTlvS0rGRjImRSoPJrfORtfaMSaEhedHlOVifzfyl25LtP/75YO
M/VKLeI7GPbamGT9j47EUl9twxHQkugS9Q2Cvy1MIkzG7h41FoaJuYzI3wMemc8jPBXG2BcZlnQs
UwQs4OpQ91zy1DGKYNDPXI/eF4k+CdfTa+SWTN/aTgaXmX2TEfGjqmDoHnAV+x15E/TBR2p3xIZ+
+H8I5XStvZDrGfTHK4sAF/5LcT4GWNWECP9wgOTj76chruWBp0jfXsdteNu97G1XHlbghtncbGu/
4HwVThmHIBx+CmgpxRyHMswWUus9yJfkd8SIWBntj5EIYor0gsH6TN9zA8Zy2b5ULK0sJr18yA42
YHwMDVd+0f4CR8L1BMbdIleU3+TTbnCd+2OskXyrPiDa71lSVOJzvhWB98mnwAzgSogajXVjq/fi
xJu9yDv4WPzdQUyanDDzsSPK7BegaAO878C0TN3LBfqXnzf6c8NWZYVj8y6/hfErCgEwHYi/suw9
lMdhOfxyS8jNKLvJfmUw2HyJWyWWTGcX+d+jUPTsjeyhLswznokdRsWZoxptDGmXiEsqIQo0sJMt
nz6bxtaqlRlurhjeB/iEBwzeC9iIiDnlNdhgMI5WlOHFng6s4KF6//+0wqULURD3eDcYNCeseAqh
WF7EAc50llcvRewhDJCzdZH7G0pZxGooho/eV3A90NKpUDOdGW/UE5i3uh8dcdlVYOBNTbNXf9UP
7bf8yCZ2ZRuAS+Q3NCj4mqmbAKzhLOit7omYH/Eu4aTqyCSeInSPWKLVaiuKklaJkMEMlaAB0hri
vROy+JIkW6C5CU4GtMvdQY3XocRZF92tlCPxF8t9r3rQdRLGV6QCiU6GMgmejkkPpcewFLNeUK/F
fKJqZ1sYPxt7+dQ6/A1op9Gdo/Ef1zMXgSJjgNVgBU+27/Hv0jsngAvdDuVmNt+um3WvDJef3s6Z
jJoyuzZi+pVdK6B7tiQNZcIu/PthAxrTbe1uoJ/G/Qln2WiGUBkI6mqD5muNb23f77mXtb5EwOEq
bJdrlBC9gWvRm/bbZBkb19bZNnQ6gkttCUk647pdgs2Zvzl6T9bCqo4h2GU1JM0XAp0PhB/oY6Aq
JWeudb/celbkk4ADRPAfbGU8v4Lwzx3xTjytw0mWHgPsS05qwTgHy9J8iKA9SKp8UyV37PkhMpwm
ToeFqbB/HTd+nPiNwCzjvc56ZJ+Oq0Np5+mWElWV0uCtb4LdZG/ihB0xeCqqEBPc2Bq40M/zEdCK
VJkXsrjZ4bmWfnnkZ1MGibcN4cayp2yYTw62IZcwB9des00FtYfWAk0M2TejroYqiiuZYPhSCMOh
smxOHzKyFSCxyGNMdTuae9BOUiZCztgI/SeCNfkZ0f+Xr/zNc9dlB7G4gWq9rgSr+m2xwXThMTDH
GpqS65XFcEA29nffe82ftOB8EQCQtDV/WMGJtkTvIRv4mqcbGp3FuybMZ0nrJN7KbwZ0vZUEXc/B
YDKe9xXm7EfFTo9yoI7esagagUJJaKW80MxufWFSam6jkl14VT34Exk54Kc+inpUE9NIl6gNH+Nw
6Reg4BlHd8ASvjz3Eo2g+pG5ZNxGRXTzq+D/0i7QOqPvnBHonpmbHFaEvcADwinr2+WxztKz5I6z
Dwv2GXQeTBQllvh7iYGtM7UDsaMzW0ZoVXB6Xleo0xGIvLfWl1MLVUD8fbQ6wjpqavhyhHVWHPET
q3UP+4KelNbaj/WnWN3Ne/vrk/b7aSSKsvKMyH4YrVi98BJUF0mu8vqArvrRuoy0rcNI5yPcgZa5
hnm5M/Z0W2hLrtHLmfCZgBzKhtISbceDzZVbjTR2mpR1zzbD1m0K3ck8rcOVGRDHP4MRnE9wIz9G
flYZVRVVdR/wIR5JbgtQmCeH7ZgytJpRn42FF/SDW9/1b2+IKZTSaaBqmNh5/035bmhbO9/kaXuO
ltE7qtybXgZdYtvLbHjUf/ueUkcd4Rd3dnlWSXLA3Unn5SBLuj6YnP5I1KWo+baWs9pil+cu9Tws
47eqL8OIgieG/Hke1uJE8HEW1USL6ClIEGx/zIVBanvCz4anL8nmThRHhGU8QofJWvEzmFyGNx8O
pCXtB0DAvzEBeIAH7lUec4iknxdy2jUJt8axy+92wixZMcqyVGAFmyzMOCSsBJM9muIQGjNp5rlm
LdGL7ybL4a8KWkxr4QZALZoZP8DT/SXhRT4fWjD7yfOc71bIwldM/V+7VlzkMRTMyyiOO1kNbBZ4
talpTuMsw8aLyq19xgGqBn+Yek9VxNtl4zreqSoPOfQ+qcZASGJdQPEJzLsbxsIAv9zIG+zHt3/H
kiMTNo3tZafMYnFMDPvx6I+wD9aDmxHn+bJ8QzdCdmf6xUe0RykKnftDsDDViT1NLFrQKIVfiRQY
P5hCvt1Ej24NhY2p8rcdyKl4aB6PHshU++GroG6ggJuSdZarT2bFXPyydkIcUXz30ThrM58gi7R0
Q1Bz+c297EAn48uTUtH/rex9GJ3u6ZEsY13QQwaNMOUj0+MwZxgBh1RKh3ZOeNODQIudVB7HcsZg
sRFmDDR4UDCceDQB44faVzeu5W/ZnYCrdse0T5lcLcVgFZNmWAVomBN5TjKVC33qrXBXwjozx6wl
C5IHGsnPSTYkuPg0/8E1zkMBso7nPnL3ubvjtotbwV9UNgSLuqL7XUHjWr/p2FQvG8dQ34/XAAxf
e945h6TYnGhdtWHaI/nISfBHQIkDXvBbL6TM2yXJYfDulOeET4Mi1CcYNnogPPigX+aFTXAOJkOE
pDTnTuB7JNxBqfhGN2/a4FnQYlzyKDsvtoC5qn2/rUB85U7afGLZlvcL2lIdYLhqQLxSCis37Ski
UYx8uY9fsk1WGSyLhE5DJao9vy++fbAoXjTwmMB96AZJx4pV31ET2TZ08Xna+wUQX1Y3yyjXhm46
bH9tQj8FfQnLMUl5AJlMTKNBTTeueTMzWC/tBbBwZgq6kSLZquDVWbn/J72Niz96B/+YX5HXhUv2
k27dhwawrTFxj4lXaGtlbtoYXieu1rbAEbttvas9v4Ovnq1xTx/0DlVugaMQ7s2CINWjpAYt98sM
bpf2dtu8lqJIYdv/cBcFWeqkPXReLZJ1UP3cI1YTSLdZj46GBgclhsmcH42ScEEdvmk98S7x+ZUl
wkZh44E/3d03GF8soOJs92wyCC7zlCg+UinPrTMrFukinNL2Ii5FFpALjLbA0yac5IZmDsO9jxKZ
im1GNBZQfR3R8RYDdMtYKXH7kDAE5TXijmzMD8xeMwzpBKA/k0S/AzAxFu6tFtam0MDKyr/x8xvQ
CllgSQudL1I37gbGrX8OlJzNszFWxwoQR7Cr5VnPtT3r6K9s8YEIcgtxZQ3I93XPGIsEg+VZ9RgV
bKRIVOtFn3xqI9g7TuazSRZqFhYpDoOZ84tzkpPtW6gNxHoIwdK42m/i8iwPhRuXZYztNJVDsuDG
ayr+uVG/dcEOPjb3Wfu6dNlEhtsurmFy+6naQNd/X+PFUQyoIgIap5210gGvBXIKkVog7ScQk0zX
wZe59th1kcWYCwpdxI2nVU+fT9AhjpLqrZ7ZOQcjnpYsXbT7P0P+56GSFuqwpiMKioShIkdpt9QL
S+4coxSaDmXlWtdpI0RC7VyQvIeX+8XhHl1huCrty9O+g5kstYzq1dXJe8+XlvpZpK6bkh0/4+9B
7vEmyv7iaQYpalggRDp+C/dypGJECuNgZ85yjZovN40ASPQZRji5gf6c5i3L/d5bBnihuVM2G1Xv
4D9d5R6ZEiP0pirDe8a6SsUKsp9n81SOFW9CSDFgKR90amVeK3RrmW8QkrWbZqGGQ1/vY76Lz3M8
CaU7c1vS+op+Utiw+U9ajRokcEwqJohRpXZO8nOEdzdoAYJrckssiAfu/MvLxryRtmNlnk/4xtki
3bZtkGhLk0ZmZLNBcSIB4HfDn+I4cTEszqwTFxCrCDWAMerVUrIhqoaPXXQj9naDyXhsHRkOG/2r
KLDKZ3yFc8gsypYSkh9rPuH0CCBoyXOL/dymRsF6B/L1qxFtJTXK0Q+dfcpA/b5hOtoAUXWw6+0w
sgrIThOZ1mr7Hxq8PC5pb8RHuyv3kj7UgakpE+q1vF8K2bb8xDz5u2HxlyTMqMW79anmI4tqq18a
Jy1IQhSHR27y2xqq+8xn7tgyNVjT8ji7WUlohvD9k7rSWKvZ16dmo+/N1uOYEjolxlz/XL9mqFNL
m1pAeKwna9aKxC6P5bsbEzUGsGR12ndhmOtk8+7c/NXmvwkfIt/yPKP2BsDT5uOM/eLEURG4qVAb
Gz/O1NjTOco/sLJNZKVH0k4fBuDDV+sMRSI486g88UrSfPxgcmPQ/E6IX19y+tsEeOtB612KrxNM
A1Edy19os3mc6X33FhWtVQt0ryKJ2BTFhiQT2Xxv/4S6XUbDM+sRtrrhTBTfV/zB4rJxacU0nMTd
PH5Dg/j9NHJ8AYdY6QFprLg5swP1vb3xyIRbwRqCNQ9MJSNHzXgHck7fSsFdaZ/L2plkDOxlwsMy
E3fgKYXy/MIExx4jkAtvmvxzbqmvds993oIxW7305XWwYON+4bLePJCVqOSrohreIDgN+sxLGGI9
bct0xH2mMzEbCR0YtelhgPRLdq4J/iHoZ70NAr3Sdu24AKIWalES8Xi4T202h7e3ELd/XRDvZL83
cxfr0XLEE6pFhBYED41ocIDJv+BiBkVpUuK6U36WNo/BDZCcBO11MxEVGN+AW7rxvlGwCD2TA2ke
W1NrWsXrAFW4HBJ1TEDfUe4PQyQbxeUoY/j78qk6e4qe+MROX6bYQ0W6f1N5kdMEeWWsGVTWeD91
QbEzcq8IGXi0dxe0EBz6Og8cQLJEVdKBm7Nxag8YcVuEzdJrm+QlqVz9321Aniw4KAqlThn5D5Fx
LZILTu9RGynf6EZq7q2BjX/PfPA9vBFsE9fwSaMWoEDckIT8Nd9Rja5DJ+Y5Qub1HEhBYxjoJKZx
hJqH+e3bjhIKVbSNc8arWq1tnxrdXposznHQQm1HFH4MJnThDhBQ6ohZLu6ldsoP7bvAf/BdRHzG
IGPa/LQ/QD54KcvY13kQKUCIygcPYXaeQJ6ZNQJY6YYgyW3hUxWjxZ9u+iN6FgfODi5FjFBhO17l
ahF3CNrUSx0KwRyGmXoI1L7HuWzrxtcO7UC+lZSnIkZ31FoL71dpEAk6DlxjRht0PHriPHnU3FEs
LMFpK7b/UEWGR7w14Dhbhx1HpFZYQGUQ+uShxdMa8GEcJsfeIExr7caju9ORauWSILtsp7hzabQP
lqXHvQb4SqalYUg5KYgIQvTXBwuwocP+iIHTUK6QHeL46/YfmYOfxJwOWmRccYj4q6jIOwT5dvMh
amtf0eBFwbDW3PEUEu4VkxUi2Jkql9gJxwhtJVRVIkN8RTq8/mHtHimeriQGijU6tGiO162ldG2m
TWFAe7JDAJQslNXcq02ies5sjvyoqPVdwKOfCJ69n/NGrUnrKWG7mdAyjoMGIVI6q7VCzuWboCqH
+VP41R1WIA4VRLID4mInd+0J0SQv0o0B8s3qJSTv1mWScoNLU+EOa0VEj7msWv/72v4bCjSA4rzk
8G3uLyQ9XhFENIvlaRIqWvyhOm+gKv0sXlxS3bcqwtiW3lU8AXJfrJSLM0GF+ZybBsZTURbLdyY4
bEtrwVpxaBFRvCND/HMaIevvHW6mm9sWb2b/7ZlKiL2AvNk/9Sw+Yj+efh1xpogp5kFtqzIUpFR6
gNszbo1B9b0iV+UK5ZtelZrVFw13a9DKEp+SBXUQnMQMhUfBql3X9oRVm8CqxjXAwqcfxTdkyUn/
uikuWGReNqahgjWM3zvJ4szYS8at/Yp7EEMwR/7zfiO2dMMM/N9Lq3GDlsoNPplKUSXgEZq1v6ke
cpJPcKlaUOciSN1OyRZMfYItAWipkVrrvnMkcBx0Z0juR8xzsOBzMndhd7r/UrPxEV6nbXldQFoM
pIBf0qNKKsZ6F8lf7aJnbtGzxrg7m2Rh1/+2Zi8BXa/7WHrdEf8mIwx+d4owt/pNV7RLnzRUMPk9
V6nTGMvq0f4GEhdzQN3qLmXw0RtpRU20D7Xre3wzO4XzH3cJfmjUNmJtcbunJ7VTKl5uieDjj7bO
NNvokruU+7umvnr25531vdy9CsufSDbuDWW8hiG7kwvuXChESOF8xhPe67Hc9j0W3Fk09J32ih6t
ntNgDLrIAwspX4PkBq6MDUvZKWQXAO82hO22+chtyQMXRoR+hO/4T/AfM4mpj/g/Odxk/OoYIROd
hAp5nmwJTmw+FKh19+c77jQbjrKmi+surKtijjb+JJdBewvwpcDcgZnsxDdy63uqrR0b7G0PHHo2
YGXHSJ8KtmGfTv2PXx1Z/Ej3Om/gqwtd8JLT7YKGdhZbNEmJB7SaIWHx8qkNl/ddXFwsrZ/i49XR
63Hd49LOfPAI5AuAChSrpaUC/qz9WDabxzYvdV12jEWZl2WRUf9U23+10U1Oy5xU69HuprhuV6IJ
zmps2u2Kh20jWPBA/Mvu1p3XzcPkpMWqSdOJZHvkSOnOq3UdYvLp7vLJrwnLQrW6sBtFHhNjIkh/
qUdU9xil+njk8Rk15n62Q9L9jHdYqugoLv6OpplxlCfqMg0CslAB+DJKpySC0/xhvy5RdS1jElt6
fYULvaQB1uk6A1mn2Ojz/FbtYryodglR0/2tJeGZYHf314EghzijcwAgBrnwz1bLUPZvgmusysBJ
9G1IiUp7tHIiXLKtdUm0ROnQjA+amQQ2cDtY/Ia6ZXxqqFNLz4mK919OS0oPJ+vsIyPi/gGDkebd
MpBIeI1AvxzLKKK06PPWZ1SSSLDeqkwLlONCIqWG0lNLyM3JApCUZzWjN45kKDGivYs41S6oEuLV
eR77AOle8bUjikKzxWcBRRef9zGbO1InS5xpJ7nsgLO2+oP4jmQxfWCW36tft3BWKLjgc8KPhQ8A
8IPr/sLbKgZJLEw6Y5WVKm+Rg6Ej29MxdMfdCBPi9QGn+3uqu0fg6D6olX67PDT1jRqcbdEsDzHJ
3LtZn/ULdAFuUnDcfk6slprZ5803YFiZxJFu/C50VokbSXiIh9uoSEVZa8Q68inDnmghaH9/2kLT
eeNzbOAJ/LUkOYKA6sBTdwoXcvhzGKXUWadvoXTbOi3NW6NegshhrmoJMBYqWaGBTz6RTJZCP+1x
G8B0y+WzHNFfsBpg2ExcGGd4uxTY46ku6aBUAA4hKd3+Ili7c8edKqciiBVcokvxcoNY0YMan7tI
MnACrXK4pv+VZrvk/WzzJqBx4ZCdTjD/JR5w/F96IWgXdfYs6j6WvyQcpotDaBRJFubhv5Si43Mm
Rr6VLUXPLwGTXctOcsi4N00TSm1wvOs3USUSSA7ehrKCH7s64EpR3bADoQzoOf+TUbDUAYYrxPPx
lwW8Y7yl+dhKehvtbAS1GdAjdItZvCnN+Bnrp3RhK8zc7x9fxh/xEtZEsxPsr3wRBiv83hum8fy2
m9DRWpuDzyk85aiY3mfea+yXvzPsxBwbJOubMtrZRIW57tHaEnpr5DqymbXXb1im9LUjlCPXUTs/
rUK421CGDiym5BCFdkkMVa3COgNayuHWM3r8aPMaFw9oYSIMlMeS7WhR71w2HJnRw2+5FyeYsqpO
VnsUCm2m5qSbW2yMD31iYMmzNvxbpOgKW9qtU+onrAIa/muUSlhOVMxXDorLXkDo5cE8VZkjGlTp
stvtOe0upbku3CHZCAQGChQaiaR3yFS5uKakZ2ODmMCLPPsg9XP/59wDoko3GYRflwOhguYkRW3d
21L0i90qYro5TEB/rqA0boxCCb6xxooRnQo6sFm+17vrosJhxMYSongVDEpm0NS+iRvan/A/AmRW
R+aHKStOq+2SYxFrc+LCQ1ndp0c7/dYDIzBbelbwH2+J07P62u3/Je9RfHvbSMgcB1s3DYAxCPV3
pEohkPvxCLMAxDBYxRcnDrkeCj6mrARO1kg7TWzlgZLuGFlRj9z61hSulN70c7H917VM8ViswQYF
lBZXSf+xSMmt39DT+8YrRdIM9SSXBQePr41JxsLg8VjC/2iS1Kog2wOy/RaYueSRxhQtMtoOdr98
p433v+Wd6G1/yI8h5TQ/E1jENyBGWTxIYO1sMnMzvAjWswDmazfJ8Wa/fF/Fo6qOgyxnFKWxnNHL
/VnUDhyDPGkiLaFMLvPtUL2cjDYr83a/Px3XC40K1snvBD0im63sTBe4gXVmMApjcSWVgVL9IqmZ
FnfO8DvTYR+3Tg57NFDwsW7Ea7Bcm/kLzRfZgbikBjeShWekTyoqCRrdGXth01hwKR1HVGB94Csz
bD/tRcH8dOCc37Jyv0E2vUl5k6++0IzG4yGFtCI5nGpU8kYXDqPohslLgAuf5VXfgeko1SErywqE
UEiUQcfFqZeOk8GP+eCO05YT1n/gnkk+eMme3YSfMkF76CVge+mVuj5T1pSg0BsYSIsEIYz4hp5w
60WW9k0FiT36qKXDVcY/tHr6jOtehF1XXjWDW+9ryyrgM4F9Y+O+j/urYLZdrMA9tsAtZObFOIoA
/axT5cyEnuOBhlVg3BmRuwO4vu8kU9hUoez5SK2KBhlnffvqQm6W/hi1AeiDaqbDMl9zYF4TjyP8
cVjkRX1KyUAEGACDG1sQRRbz2WNsfSn0+CgDTefnbbRIHCULO2hhwGJQBNOXdpCoMPAIs+XZLab0
dE/5XfpzDxWWuZUMJXQps4efUriC45hwd2/fvZZO6su8mz0mWbQHLLwRNyCReIfpPk57vFSBJA41
rd4rDfwaJ7No/Dm8x5f3gE3cpuK6rma6lGE9TQMaT3X4Xxh+T9jJrpH3zlvJg90OGTRwbtj2efhB
l3PEZN8XwuQfBb1M7pYwM0yA5PX5pIZEH8lBJfZQHGosgbG2UmqSu5EuG0etKEsu3XB1QFelz8DI
xEZNK7/XMdDlqymNlwkB+knJDbUMV2LChuPay0ehx+nv+p48oelYVm4pJ/EbUUA1aVLvqX7rh4ou
QPjSTapCjdsT8dS9VfrsA/7d1GW2V9Gb+zuHmbxlvV+/KYCvktOQac0YPjwAIoB/7EahxlTnzY6v
lA19ksdmR20oVrDurOi3/ecXBignSx0xN3r8zDrpWCIyQgRojEDMc82U0C6RBx5Leu8wL27GNHSx
Fn9XYc0Js931EhHT28WJjXA7at4Tr57QgU+dvBgXUeOhMf8pFUBXJr5zodwoafpU4H/Xqf3zFv0u
ZJGwAJHaeDIgYDd0lBuVp3UtaMJ07hTnM51sRIh1vv8YAi5sImhcWtnXvtbLPxr26tZje0tke3Tr
cMW7JQhLAPb+8GN9TMpJ6N6ukfF1NDY09rYImOq1hDz1H0vRP06Lbh2Ruk0CqaItMCaKcvhXRqny
6HePELfqPdNDxqArnxgAeskS7IEh2CZ3IDjvMf3C78x7ZtsxiwrQRu7Cm1QaTnhBqGEXtxgmvczo
j9MzvhTbYF2ZA06U7qrIIupcySr0hIdjglK0vbJTDkSNE/m6C/rY5LNtB7HB1Gh38O5xQVy1xZwd
3tc6zRrrD4J8inCcldxCrke2RKYtNohc4CErMza7fTdOkPJ7bWePh+dtR7Llk8rMvrlE1is8gIYr
LBpyz4TYuSBoMO0FJn857PAzUO5+q9//EmXpAKh5XH8xftpElU+A/Xfbgn1nbGZNQYjj79bdZf28
ugcYJ6AafM6/490VpWOIahvdvwze6dyGJGDWmBTqvCe5Yvd+K7c291sV/wlKJoiTvIkT1FMue5fe
IrIa5ZvJRMrX/WKP9KESz3u25Eg8jL7mD7Mo+75jlDgnI4gjGfu4WdD1/7VcxJ0SV1dEMcCODZiK
nBgy2nEbAGERHLt6QPYubLpnlEc2DUu6SgNbM9wq+8DeZ00JUEFfuA5v3PVhR6OdikCTNBXLar+9
DN/a65K9GwMCTUdGxwn9qNZ6p1nUT9wX7nYaJo0IdbnRNh8J+21cqtKVvRKcQhWkL+qPb5SxZF8E
wViAO9/Whk99yypVv07FwAsxLGYcWctlB1y00HMps6XHBK8QU87uw8mUhvEFKR1g5OndD+H+GZnz
t57BCkhWqy1oDRDaGTm4VxOcA2wJUOjD3wU+5URm++gmSJ0vXMDz8SGF9ovh/jJbBBTJ7gCdYbwC
ClZkUf7TbnDZS25AldMte1Pg+adEBP0+2AFkEVjD+7HxVjmzOf+PGjXDLqvCqGuyeekICm6U4BQ8
1Y8op+1ISeG+BlQN8ay2lfQ9MEUcf+2KqwZloDLuVHp8Gvqls2/tuIfTT2hWk5aucNtG849yO9Fo
V5M7MKj1SDAUbRj8S2Ef+xnK46RKJt/RCvW61gkEPQKgp/Zjb/M6okPCbIwAt+dxLl++E7G/qp8D
k2Iy0vwMLeMherw1m5wGCrIuWYNP4DUVFyVHZf+3loieUcJV7TbpSxSbNGowE1B8jIkVVkvcnx2a
E/zKS5kdDa6fYSverEYTRBwrIP43jlSo/+sOm8H8VPj00rkSkT0o/zNvEGKW8o894nanNIyq/WFD
NbAifwnskED9TMFxUsH8BA33sN6t9VIj2ByM5FYoHIkYnGP6Ldlh67LOgiCXpOrjli/VV9OXT/an
6geOhJTTn2XDIB5P1CDPOgM1j+WUhuTAiTe/m5bNBcXbdj5UDLIkqIEgwbM696EE5hZhOCUyQp9S
S8tF1XrJ1kRM3/Kb2mRnwHxSSZm07xFpX7g12aL76OTh+V7G5XWwRWgpp+/Gb0d1wHTzza9iqgZi
Q/HbcPOXfNnXAaNBVTSIaZLK96m4XVB/mOGH/hEmzKjvBXyq4ZGjzzRH1J9EEu1RcllIJJc32dYq
Dec9KvwvV4fjDT9GqCs4qusUyxe4IOvpKi9w2/utAgN2z7fy6gGalGKqkjgVTxGuDz9HA7FxBTJq
cYq+6WTBpy4zNSqjyuJftzit1yAjtAbn2gbAFSWL0pLTIl7dFG/CcZqidLzj3JCmfzhxYnEoLawv
XCdowZQcRcQepthg7Xg2HV1jgQX0umIYuQz31uHi19WCfdsVdVlBHmhPxkSNl1b7dzlP10s8ELOw
aHAHQCO0yFX7FswSKj8xNLjLiiwa92FgoJcWGBvK5Dz/M3S06nicdBttFsEfcNg8haX8x3Sm0qFP
uLxb01REWCE5T1ZxiKJHEDCG6EHSZ7ONAEPzcH1+mse25rMEfFSgx1ujAgoZ945dmhsjb0d+AHSj
qOfSycGrojw6+DJ5RAN6/5gGBAbOR9OpeXC5ZRC3rMaKWkPq8TiapfZWgTdCjUDhR9DS/nW/zvEU
jwjf6hSG1kJhqK5t5PtHckHeZt9kEbDZCBJDOZcoNxRvtoltXL2foGmInalI9xaWOKye2q3097+n
uZgl0jKNqronMMPmdz+TOGyGcuHNJEC74jN/VNCsz82CchTd3JsHL76WdfgGGRlx0N0GXNRwhFdP
aEKZfd4HPTObry0HFUug09GzHUpmFe7G61f3ErkXyRlNaQA0Fpl23TKpAITJIft7lX+pL3/ZKXrY
Xa6xZK8ACZjXrEkXUw9vDbfV+KMa79j4cs028s3EIfJwB4tXA0uThWIXEwa5oaU7aTOpYR2o+cBj
ybceetkttIZ1e3tgp3WtaUJAbhujkUOoxK9dxAh+G1tAATRrKWYsM2cDjdt44uoPGCpym0G16S5M
ENYYTICgSaGMNQTZHu9oIwsD8CZkHnL0VW0QsR0PcxHP2rfXTpQcdVGrzLwF1hStWZZ/QwCU9wtv
yFg9x9FIUFQ39fSazfD3Lyu4ZtIDjnLvmCJCoeXAFg07++A7HyDzzOnCl4J67zSr2waiqw9firt5
t3sX0SHJv/fPn5Me52loTgCCsqpNOQ2v7EM1w4jM2YJieAMAdw9jro7WxUvPo4ba5/5wTEyL3rI4
GynpGEGfVLO1k+YM54TNcWqOIPYBO68gfKQImMoCiOS1ZtvM4OnxktH1PQPszqweyMkrckI39gy8
wxSDIi2eBZfyhVsFXECmUM2sUp1eVKPp8r3QP94YqAbk8ZyXsqDfe2WJvDalSMFodzx3eObSEXAP
cVSaGQKcQLTQg+44CPWToACOaHpbsmjrZYfuxKphhMXchMqriZ6kXkpFeG86TWvFmLoe97Bp2s6y
UJoPpjLDnQSkfZGUOpbZ4az/LRmqIPYzzsUepm52lRStVGIOFN5EUeUigI37n/5OZ6tc1RmTaRag
cTmBPbV4ELPE3AARGB4xl/03skm1nMuVqtb5ASarHOC+3fwPaRYPntBp2eHUXm/NOJnhLGf6INqK
jhfUY7iXo6x0b3uSK3RyT2+eOfzKTbSFoaxNzYOX7PTpHQ3YSR3IgXtFDyzLCZU1H8q8CL77B4ux
utVBGKhOco+u6YV3mmccJQ0C/W58wZmdHb+WovVnktDspXuKCKu4nHFqfnGvT0XghcIrSh3ZogtR
QFBnwB9smIdKmiSOXq8nZmdGi0j6qXkjSJMMBQovXmzUOCBA9tI3i26dF5Xy5jL3MzG6HHkWb9Mz
qpxq752ZXW25sskKcTKUznUBI+B4dVf6vZNPYmbFEUY301bPFNELF8/3aagDLZVrf8AjCqemR3fi
0iOuuufjZaM6pCP1vL02/QIxryA8CKAAKFg91hpeUpdjQIA005w7qWG23pxRAwvOVmD5eZ1LUh9M
HqHWNoVxpQ+I4mVp4bR591Yt21X6G43ZVrSbToiUs2xIQxsmj+Av5tLuro4jSIxD+KAnddKwXAow
VQ2s+Y86+OaSvJQYl6YiBxaFDafwIn35OLxhKHpWs1NJxaRXYLNaneR24D2o0YWiupAA0Q/gDSRn
aDPsJtU0d0O2ksnjbwZkiW+TEhJ8TSF7HONdReCCBcqOQLd0t1LydH7I1pIZwwdhSD3T+HbpyeHI
KUUnwr7N7q6nSKWLJXskb8dk1rMVnZYFBrAlG8DK3AjRlIfBUYLpAxiVxDJ8cXQ4j/v29UiRbKuv
Vs5jKM5muXqa9XXVJT9E+KU799jYjM87cKmzuQnR9RQbIBC1wsLYSEDSx7uWNqyq2b5zla+t8EiC
1FKssu3zx79hccoeStLm4tmF3koFAu5sIJRFZyXxkix4r9rBVO9vBBRLMuKJnRzWOm7ssEaZQGJk
aeXxWbmdC36OrM6n5V7LlOuTwDFuPAfc/nhBCtOi2Hw29TAQjnsAfbOrBn7fDjiuRHsx/CfUaq3t
zvPrNsn6AUiCRzekEXQIeKyR279MKIj8F45tKuIHibjGgnpZ892BSbKR7Ig6AUhBUuHV/zhZxyc3
qEDAYori6FmUfD/Rh65l7b76IXRrwW5pY/vqRERCDhbxTDkEa7PrWiWZrOIs3uzf0LBF0VDj3dvD
LTpoF7vU2/5wU2QJ64UvfBEQOhqB49REa/Y8pR6FZuxSVgzoz72HnIcpgQrJrw3E20c6WjlCPqfd
iYTSsoVnYl/+VKDqb1/zYcN8cKg4t5VbdyjZbaFkOFZdw7LjGvDOE87Xq83pnh0WMXxTDr+KET58
yJDOGoW8W7lAJ6clk6U5BMnDFmi1hhw2Sg0FEF8mOLlBVj3FYZMbzeSyrzagMnCT5O/z47J9CSdN
eEAdafUCch4W+V2FDCRfxYb+GfYvxPEivrp2gI9/5pJY+OlB7Wk4PULGuIt1mwlUpoJYgsSLFW5Q
4+78diKdx354A0n/eHBeD+71X4NnSIEcv87/WT8ONuPbbLyrz7UFhQBYN/ul1rpd5bjkMel2GZ4x
OHAJ11FhiqKhJbZj/Z1G/N3br9tzSKKijMhX4qUjZScUZh+S0PcncS3/R7wfHT6HLI+7+nfY1bks
pdfBEnca7VeOuix23ly9sAfWP1Aq1Ph5CLXXba2rPtBLoYARpNwk74dvBmXEt5JatEipjZLo6XJh
SyMdMBj5Kcj5iFkEDq1UeMdBZr74D7ydXf3olAAB0p13CHgfWEMjvXlE3Xbq4hAbD6gZfvLc9/JR
gz2OeNIxI9EwdgxjbYhot6zry/0Vl8DD1adLAwlPM4eqWtQjMZtsfxvivWIAdhHWVpwmBGELaPPR
RsaEQjU+Ui2GHf33qofci3BM7EvASv1V6sryz9IGFF7D6JX8la64q2ZjbYdiF0r1nsMKY+CViNvi
FUdxDi29RdHSzniKX9LPuJLsYHsixms40CiC7aTBXbdUQ3rmzsCUIcCrgQMFr9RH46lFrNX/eDKW
qjfQj9yTd/+Elgay7iox7tszYaW8Aki7HLnEDfyQmTk8zcf5yy931S9VG8IxkFiqlhlqYOh8CSY0
NPWO5c6HqG5VXUnQtBLnYXcfEg3vx99uRV9tLBZRN2vzrwUR/qImZlyYJgMXQ6mmr55+OwWSzVGl
ekFclIhHXUFvVVWjs2eA9rcyXGdeNCivYdww5TInKlz76RlcXDT26KMJf2+I8as3z0BW4gFfGF2w
IUzmqG7zyOGaMU3YApZqDk6EOr0RiKSKiGTvXQUqBjY2NTCZM+sV/jsi/YEMwn0jNyOzaN8l3pka
hyI9S1QKBqNVbkvnt6tDOGYk4u5r3chzjViHlpJigEOsTiFnyp4SK9rWNmz1cbST/G4BB+vI/WrU
h2koUhTkUCz29/Fl/h+Q5pFum3OLUAige3K1LQD0LxszuCuJXF0OZvTdnmX1ORld5duz2lHSVRID
rKolKh17TmNqZstQUPX/N7gwonu58NK10GUXDtBUDa0sZdoZygOYEV42SWGdLtNHLXi9RFKo3uPc
kUGq2jjQfR7fVu3K391wT64Du7ITnY9AtxmcKrFcTsby73p1jwB58Y/mTzliqqe81+lKDdos+Ya0
vpqva9YNtVHn/cT+yxrTHW3YIA2+SJhCFoFniRoaf7+6pcnn0FvBTalG2R6LNMcwPLx/B7u5WvRD
tnN3dQqK3sB6L5aqd+DsxOMEvpdENSoAs+2BSPlxRCNxMNozoN+iDf/3iYoMumm1tS0gxoMgctrp
B0EipyBBRGT3BNEyDTX42O2MtPPg4rQBk4ROsjxtbwDfNFQwZbI68OsHobANEUkAMGzOZtf3nwma
2x5JWk9XboRQ1Db1/kXTQUfA9uVD6cT3Yi9fwT30Er/Eo4KG2zq2Qr6X6HPtqJwm3D2Jc6nk4OWu
XO3MSPPBlWD5EgNqAXf/33AzIXGhjMrHGM3PapPwWGLwRpBySaLH2SDlbyd6YoOF3fJtgohYbsOe
t7bII+WhJMqy0YUHSve7x8kusXY0QB0mNLUEdHhfZjwS+OooBEj64URCRlKb9urBfgcDOGq081P2
4GzEyZUUxox8DL4dTRpAMY60mKjnfm5uQlrz1hWvlvMLXyuYTSqmvVwfgsp1LFpgPtRp+Wn8AWIH
z9u4ekAo0a/ih/f7eHgg0ha/SX+SZZGg0O6viXWBh+4azCzj1MJZb9QKhXAgwAEwW17UmqRjBXUM
0Jyaf+q03Z7NOro2kM0I+p5b2V8cXFHOj0Cc/vQpVIznoLdGka9RqWHaKfX0Zr46GWUFTt4WmgP6
WboK6xxC/fglDgznC5wRKfdv6R00pBeFA2COktsDy8hy5wLlKK9yTjDLgnWUF45/ArqqwNlbqLwx
lcA9o8+7c93dnpuusjXXNIa4M6ApWPd2fxKH2WEfX+QWzFeVru8XBuRtPWAC6XjSWgt5gDSHziJZ
e64kafWPw2v6tWqDdGos+SMLQDgLkK1/X+8cMCdkLb+kKzZtblyOUqpMzh83/8KnKL7pBFNIsPx0
qYDa18C9YCdw4OS7oupUEgi4iCXxKd8ORVRJoXPAjzoMryK6zxoooGvpIAY8nu15YKeL32CdUTEY
mbnOSH0xmAaWi7t0c0MlP5paUgkqSxJ3IsisaD2y02QVH1/Wc3HYfGDSd/eGNJ7Xo3lyLUg8BtIH
AYS9JCEd8lGKIVSXmbP+s15/nsJVPv0m1U/D5kULhKB33IHlGdmCX9pV7XA/t7vu57GoWuRIcO4o
xd5Amxkm2rlgLaYL2aKDu+9XJTt/5x1vuOHBCn/7sNrBFZ5+KcaXyWef5KU8oNgVA8K7vIXF2xru
ES5Hh5oWPpYmvQfcoFUQvs2lE0KDe5nnWpxaNAXErA5subE17VTXZsa0cdH3lwpcKQivrRFqJvPn
pf2+pzJA9Sr8nUGLyjOk6IAVoIoDxYMdKgwEk6LmtRENUsjJ/yeHJWTTDnWvRkhima56D4MLeFQv
V0pA1IjrDO17ABv89LD6sj2XySphM6E9R3OxQN4m7Q+gjZY75ZArJmr1SvhzEkFtz5htQHBgjCBK
25hVxauSsGkQ9OcHkHMsNRKinMnUEoQsRoOD9uhDmBncIW8qeu1B8+xCsG3cDgPD9g+WUtZVamVG
AW4XxTPaRuKyK+ynkkBvEvm9ECYvyp+REpXztA9SdeJKZcxgD72AzGcuNSjVAArlvlvqF53HZUr8
bWgJN/wM89wj0R0bnzdAvDz+u0JjaKmMYZws+QpkZ1qWSMDnP6MLbWCOoUMbHhI4NeOsfw8A8Qwf
OT2JA6+/cJ3hz/ic326M/TeXmm3FJgQDxd9zuifaSRnv6ijYkfj4GOeLpabTN4MKWzeJqSs1H/vp
w+3QkC0d/im6ABxRoLtUXjOaWpd22MtiL+8UIGfCcajVp3j1DT/2ExVc60Pl1fEgq3BD7nI8KmXI
RtVa3C1AKdEcsZcd0duwb9kpBpHZPi+mWz8iwp9ftGiRIpdNmsfxPyGkqII9JjGbeFOrn8llaFwn
lminXy/E5y/TL7IRT3QCygG3M/dVBCrr8WRjhPR3yg5riAKPB6PRPNep9pe5fnrMEV/EEHDhhbbL
mcpBEb4qyVGj2+zlqa+43lUA6E+pjMJ2jtBWLGWlLUTPYrr+R/P9yMqidoF2GvPJcMSI1j3yn6Ny
f4zuvp0YE1qinx1nv3MEr2WE1KUr62moaL14AYAKHHf3/AJ/qwzSL/txUvZ6AfJyfD5gAT1zSsIt
8KI7aVPskj9G+TmbeQlQtMsjqQnpsrBCqhQ1YYi/KlXkmYOW0+sE7hChT1VMWjnmk/0m9GTyGbdL
ZeJlz0eMrci2bFAKC6iYPzbInCcBl/LY2m3j9F6dAIKP+uLspk9KWHMn7gYYFgH/FwhOArrSser+
/VN7xK/KB47NsautdtUDwK3ZRr+yUCWwVsxP23kQjpgnxv3GQEdbtNdpiYkngTufMqL+DkRjO+cX
iP0hvjI3axqzz3bvJFU5nl+9Z/98OLKp3AQvdQQ98STvumsUTW+vjzUE8rbS3xkZlqALlOKhEa99
Mu1ZpKadjVqKL1An7wy2slEYwKVeYBe+aSkwQU11uLo+oOehthmOt03nfv9V3OY6m1BxmJT2RcGy
QCIjrgNdr9De3Lr6yK8j4gSHL9ZbFfqHZ48gOpK3AF2Yh9hBX4JOkw1P2BxElIolnmM3XEp+3oFZ
HSDvBUTRMQC2vviEZP1qTPoZXBP9Szo6JRsIkixkqASydPucgw3C6da6AIKG1wqdFcMmvkarPlVi
xPAzMl1KSewYhQFnP7E4HEsZaiGxeJBl0RlkHHVCg7byozEVoNPxXF1wkjKJGiBHYEPPiW+Fx9CO
8xRrSeIHkYBO9hhkEThibWhu/OjnMDAzq94yWReP3PbfM18z9ZsO2X2bDwie1j0mWj9hKd0LYn8D
Rddbvx0aO4cUzCmE1f9K3Sfv4OHwpMGZTCjomMYD2lWJ0SVMloI64VqAJRTR+OrprA0gU6ypsQYg
DK/W1Rf5QLJZXZuk5wiyTIfD0Bijthuipyax1jXvS1ISyXlVZA+wnI1rUyiG1aM6y827sjCDr+GZ
WLz9hDxkLkkOgwkaFMTU/o6atnpG3Uasjo9hjwYE5vuzaW11lYVntcfozyiWfSyMKNP2/ei1IAMC
Y+ay9rYN8UkB7F0Rawg2tgPUNlgtyiqEi3eKE+jMrOKB4SV7+86KjGbwBP3dX/VowSyzHZHe30Td
lLv028nisF4b0O3/nrEXP6ZhsnWQzkYErWp0WGb3ZOaLTlDVO8y1ZsPPloAGdlqTP4ll3lsYlFA9
i6PIZ0ougioABg1VVWvsmp/GWwqw8NIHjHxdsMxlKfzc8rFuEHMj4G6ZO0pet5fd8PgG5FWm87Yq
ZmKS0/XnJ7fLrtJ+EqYyHuXQ/uvPgknDmz2UW4jzfxAYJrm9IJJ0IyK0rri+eunRPEMMgvusiJMm
bmcrVPtWFdeR5Ja9pfrcERtrLe5T6riRnCrOnoJtqVxy7tsxygahGbY9cQ0SnVnwa75R+TM/BM0t
p3hYosUEvNJeEAG0TDbRadHrfsel3uvTj2Ltu7bxdCT2IicTi7SwPKMv1j7ZRDht5G4nPICwj7YL
cQIeZbgXieBu7zVT9QT65xVn9vl2//z0/OdCyOXzB56IufIdcG9xvleCq8ZAvO+5nxcLhUvCTHOf
/CGPAvQNl0ZuazpvAl0n3mVM5XIZUEb8YZ61nBT2BBfvUMlxHN4ovVSM3cCfxdsbgzcFrY42CCgc
vGMTIl0E1Xds7wKX1zzpIqinwNwCiJ2cpqPc2E/ED57r4x7nfGwuzD0+B1iu360wCU91MkBnQUlj
bL07LV2idK/squxShG3M6UHxNDoBA75528UL1yMoI0uAVPftAzvDGg1YjHHHJzsXDMiYD6wmzL2x
bFCS6zd57c9pkY55BNP4FPaM9GOEJiatR6wCekrlhQ+DXXM4+i8MF0odWAhUIti+VKVMmJAOg/uw
0PzHooFt9mlQ7Fe/TyCChQvcVyfbwQrutLk0zYRSjRy1106+YTaJRtAOElL+DF2OtHp9k1woteYL
GNpQRCwo2J5VBiV7qimoedK/Pgj2zTWQBZyKZTkcp6dD5BCJ5mgjaihHX1GsERdC4KCHXPK5EvEN
VS14t8hpwhGggNmcDxmKhYElM+JN64uCDfq3q6UoCt1jayVuuyKnAIS0Qlcf3gMlKxqUcUTvd3tN
JRQ2iqiQqrhOE4ophV4kvBDVJ7xkx4/uRQ+0N5r6NtijKyj174OiFoMlhRMfN3dlSwnS+wPiw5K+
SVW6sf1rs9F7zTCdqSnEToIVoGGnpUtp7WSGYdblPbEKoywL6JtVdg6pGrJUpWDM/vhzkHb6D7pn
3uOrUV4YKh+uKEuDp4HBmeu4pxpLeKCtQUKuoaS4Yv2wcg1kei3+7B1h82qmNTOLBWlaRYGyKqkL
yn54h+CerGxDk/nn88jfJDcXrldxKvQ14vmlFg8WHfdb3SAg8ZDig+dIi63he6AJovm0BS/fnP5H
mq3PDvoli3PebrujMgIkuTZiVVWmGnC+BEskTF3Ih5OOdROhVBKsSaD57+IFJIs9k3AF/TX3fhQ9
8iOE8hFhYVxDxCHkJQMKZyXhIzctX9HG3T81oXV8Vn3Ld1MJ0PSEIh6LrDxLGGpKf9VADQz+xfuu
IFVb0NADph1H/M5AE79wDvjA4J9VmecYlHbDtNgc5659vkpVbt5OQvgDjvLCAS3bsNjOIAWJ4Qs1
tzlNyngxSG2HG3hhBJE/uZ8jcuMVhQeWNuLgZie7j4LA7ykGL4JSGmSv3fTUaC1WhkonjSmXDYzC
OaXw9XyI4vhrkApuefb/1DSrmrcND/IFP0Fjv/NbmJmjYTPjRIaPXx+9U0PByVEo51ZcDvDd+jYY
e7PoBAUnDDLXHF57XkCCZRr5br/8TjutV8kzZifYHxHyxKo8y8ohWgGg2BOkfhulykhtNrtlLUKP
h+pifPFt0OFkH7MER2A9/enTkO34U3lsZ+EpvnFkjOZFNsREy5N0y4WU8DA00MTIWjkOXNDHkM5I
AjRZ6zZFyJ5ABWpOqMP9qpQ425THyzpKPgDoNA5kadHF8a+1nrptEKwGxIVIj0HMFRJMbuD6Qx6K
72SSjIbRkryf3BYP0KQWsZ3s3/oz51P5zPN6CKXWs4aUzQoxahDs/T8GTFH9Ne6JekQ3jG/KYP8B
i+6tl8apChtT/aOOyhs1EcQVaPRj9WRkmR14JsPo/vTAgH8JZqKouOl3fYSeBVcFAKMcvkq6TCQl
HXO4HGZZZhWNZo7/6pb2y3VRuFs9vTKWdwep1H9hDkhaWFmCrfcUNfe0QR95tty/4tRiHsTIErM1
Npb8hpwu5YryaTFm/jVmDADponUZowI0+Rxs3vkFkBG+CqRpk4tfeF2+lWbGdsQM5PaqZjS8MSp4
r3CCCszb1zaohOvRF4wgHPEWsNtiCgcs5aOXWzPDbhbwVjJDC3AeseJnIavjbmkPI+7B7/XZjY4d
2xGiXuDoAT5gKxDT7wb0qJZ+UgxkR0za1mDFz7KDsrfn5mrifwCcu/10rtBrJf8b64TCtpNZ93EU
Pcsd9NKEXNcNs1fNy2fTN19EXDJ9kmhH4S18RpACYZHfq2y+kL//cE5l2isPAwc3RkIRr1nkFoMz
u2YSNwVPvX38pJqOtAi7SAA5NLEyRMzr8GBS7D/G/9rn/lfFfTlIfvmLWLYww5SCeXEX6KDD1VRu
xwDA+iM8OY7opIgQar7Ebe4em54mOkOKN+xnnGAtLP1IO+UKaBrpHjB/no0HFLLfQnpMumn/q1f1
B8g4o9U8rORGzj9cPiyl4mS2ysBg1R+ksBhWJ1Ev+0ANDvoa3MKm1yUr6yeNxiPKgg28H9UkEmrb
fCroFGDDrkusbxaRkuhXsNWcWMdF9bufGCNzXFDkVdxM7hXfAsmNSMmVa/DIRL3D/UHNmQ+aEKYs
Bq90ozWP61e7cgG7ZWPp/ECFmSW8rdZUNT0gVddkK5l9HL+5rC7PKU+jIeUVJuwEGKunRb8qfDmf
FOdu8ZuMxzSNRkpMoaba2pIqX293Nb8OseQfWuFnhKa/vnvGuM32IbAatlCXKTbFHcqM3OdFQgVh
hPCUXRQc8EQXzSL2t2SGXMUn6MOEn9mPas5x/snIqtgfwQCgxWcLAOjCKQZ6Xb8oaSwzzojRpKEx
EWBqj73WHz+ezXOjt4kAFEbWOz6Othp9q/dclbaB55vaDhSYth37+jNcCTx1yVxCp73phX1xcS+7
M8xC9jymilfHkkAGeww6Nl9OJ/XRPUil7cDSuLdgfnURIre3JWCFyDMbsmw4DbzoqwtKj2HKzr9V
x2DowjEejiyHAToaUM2xMWtIXRGToI6IgvSwHgcA8w0Ncg2BZD0FE3z0Sw/Rn5SGLl0moVf7Sf+3
Gv5MdqjbE3k+RMkOx3/eXw4V86NMnYcZXNkTj11+97fwo8YnOlAjJbJqpToI7bhsN0Oo27ZkuK4n
QpBU0hQbfQWAD3MYI8L8KxGrYvpTYcZXtEiuejdX7NtoxCkhufzrAqM6gPOjsTx4AVOeWl9AmGrO
OB6OobI7v+Bcj8EZNM/B2TRhpGQU/nH5mAskLFcZZ0e1QoDqMimgrCml8q/JyjywIMX09WkpinAF
gi2623oCs0HYqRh8LwZ2S0JIZzmUSI84v4XTC7jx/DMWhK68QA9GrFT/bl/Pp1kqXJG1q68uvdf4
Xsdhwgl7bnUZdI99GWZhKTe64ATFhSZn5cGhVevucFGqduTKnbCZUcTcMGx+7TXUj+G5igQkmoS2
Va6pGQJe5Qv3CkgPf6wbN0lbo4D8M2ZXzI5zX0CjBUPmfBrXuuDGBsJvIiy2CaGFBZBZm2Vmpnhm
oLb8QcwsSrqLf6KfIJLGmHKt6xVgCD6CUxQF+FRaiq1Jwd9L7SwRTp5iBbz6pagxq+nJLK6Y3Jy9
vO8nOEG3srpnElp02xq8G0lu0R9I2PM6I4SV3eDeWRqsH0MCYLTgHGC3goDYAT6j0Pe2groHrKGO
fin4KHbqZ7f1q+jD3mPXw1eZxDyNs5/Kl4loOnLJQKzs5/Y9c9LQSDbiLh8UaGr+fVsnBRO3/w/5
To4u5xVcghYhjknlSwTBAc96VTW9bDvzEC26XtYBwHMn/+AQ0QMoVBRf1fedPTgfXQVLmbCe4gJN
yeNqYWXnZdbXkf1SYVJvSWbbJ4aPSSEem1Dq1n3JV86mKBh/y7bg+nin0sjyv+BsGB5PoPl+MSDV
l+c/RzQ/TErCPn125BCVkCJFnM0Jd4VngaceE1CoVITtkf1BIcIqlyHhsKoh0Ft/LkwP0jkTBF05
Map75LO54HjWNMJC+8oME3ke/FqN+BUZ3//ljdOqNDsnlnc/B9PJMpjn/+KbEWkcXXTfwLgnXWp5
xw/wPuGdK+sjPlMQnqfQsFB7oYvEUtO8/cvr7ThKKRoSFLQPKyUeOhdP5yV0SWYA8o8y5lrlWT9R
P2DRYCBqdzAY7NMVmIC+5ECoj6PKIzw3Hvcg7QXs5IysQK5of4Fu+QA0zaT9o7P97+pultanbVoZ
RQwYpO274/V8HmUgm1Wn9HFurqkbqncoXcfwnMHhgGrwj2zqFEm+pWg7YZzA3GmRN3KBoQlJ+5AN
eg4KJpmjLL6FWsCEc6Va6C7x9grkJwp4kgKjIEcvO7TPr34kH6iP3ffJ9YGCCRcV4f1hTOSYpTp+
QfXKxP/EcGhv7zTnaHlqIeXttVOYGHEfByoeYWgqeLWGFEkXDHEI82Czlf+j00UvMbe/forMslOX
UKf20CoZ37lwup7CjLGEjtfTZfUIUL5Dl+qNY31g8+tLN+7JlV07JIEqhLm4E5JCMIFcnBUF6UAO
2q/kUUzFh+Qz7BUJOycmP7dDNVml9nw/4/vPJ6S7OxdbGiVnpACYFhrf6RwsB9O3OBikv1Gdh0/6
Le2b5yZ2bY3dJ9GYSf8yRzEFD/f9k6DDOv9v2NrlztXVUvzL4NpPfHlBdDmZSG+lWPphX4TeqpZ/
gLyegsowvR5Wym66YhGmckwen4chshXLxeaVmCbaxtI6K5+hHuE+n0eCMnxBfUX8P5ZyCM+HN8ZE
2yWCAZG7uXoLaRLA/nRQiPa3ZTDF2/YHgSKO1L3df63dAQ2hGeb1VwJx3NpyIl2Ipx4XZkSPzpVI
apOXS2+PSQJMUsVd2BYWG9E11abUQfNCfPKH6n87KlLvAvC6WWM9r7uJQl4/q7aBk8Gaav+H/URV
U5q7+Znj8hvOJEOP2I4dw7A7xVdKh81VwSnf1wlhOkJVfTRrz8oP6milY+LdPWuCfsmSE8muC2+a
lAK3fc3VCEzs6G8j0Lbv8sAiw8wtRnWkcds9hfydW1Cw2+DRb1+fWit/JUMOa1KWGPprPV9BOjeI
vJHYWWXEpnCUdPCn3x0uSBPPP7ubP0XUzbyKCjEJ9sv3+MMCwM3ImKzJlyCqf6JjvZlz1lnlFI39
5hjkR6YGuD69dLcmEX3NtSeqK1avO+tGkMsCOzC6wptbpirvJZxCwCcYzVRnLQlqLDUa2GyY96Qm
Mfx+ec7Zq9RqLx86+TKx83/JmEJwE1nxQ9kG2Y0RjcSUTEl6X7puyXW1YERFMj1KlELK3h8NEult
jLM5O6MoT4zp+w1j6ELDalKBOj/1nDy2zbz/DO4rGYVzOAyxe/NoyAx2mPWuYNvWOX5LZu0EgCUk
JpSezv2cZCUr6kqc2Fcw25fOhDtmp3RbX1VkztcrI5ZFZhErUTdZdKGliSV7AObpkhXqD+KnT7C1
lxXcRBPFoL4V+fO5uoMTb9P4NYi8VZez16eXleRUc3X2qIAMltgVgSs/JSbKxJay2GqpgKFjI8Vh
wfOCcRBkcvMg5ocqcZHP/HzzG/m2dEwtmemuXvol0q/DtrXyuNXRWUGdaqeKgSiKJjOFHo2AUbK6
0q2OM3nxShMT+ceI5V0jHLVFmEhheEhfpz+69+snc65WgEE16ZlK4czKXIVetJtGTMXU8090qLXY
mkfpsA/oATFl26dajwsHMX3N/sPoRvSvX3IGVl/4TnzWNxo0VvKfCXbtgHPLfanF0b5eyPw9jJCm
TS4s6twoPNDwj6nJfTxopUWqOz2G8k52pmQ3PQD7xDmmQwfJjTqyzQrNzfra6MOvqIPN/u2zFjnq
lx9Wbwh4G8jspgFWcgVXHcSpsHJeyxdi8wDBuju4jzQA8JiBObvAJcs8cKqsXExtqFVfksoW8r8M
SDpZ7Kv9b8I79fVtfS+coBdlsNDxNt+OlUszg3HU3QnKhla4PMNjeLxZTIQhwvjdzuF2Y/cjaa1B
icVVS0lfjaB1/DftKMaeawinNZjsiV5J8MU+bjleedCvyGr7L2JC2o/CzZUNLGmwkoJIsrtj89UX
3vwjk2SeE+GRjGOj3Mu5kzQMCdRY59qSV5uMsik93Ao+vfBhNhbVvnoWjB7/i01s8KbA8OG/C6Yh
oYbilt8GiFbLJoaPDCJMviVDOmnDZe22OFXCSLYdXg2XJM4hd/DurBwy+h4APGD511hk8YnW3Acl
TeKRrziEO9d4Ge/oA7w4IarmNNAQhE8OVyyTf4fWDxo1xnkHpOz5lmnbWwVINFM+xo9HZKJ3GkE5
MMmHYjkGfUL9xnj5w3z1WkEswBedOS4t3mAppSzN3ZXrM0C2qGDHgoZq3IQ/cF/856VqEWjBA5xt
E2NuGIMo5xi7uF14bzIX1PejUEuauNDjL8bx9nnfXIR3i/imDxdy8LxlIhfjLczHocVE+1IuEDye
VZukoQf8eTcbSpEInRKBKesbX3POJelz4g6zIY3l0FQYyckhyPxC3wn5kGyZ4FTan/UAnw9sDgi9
vYabe6N09G+X4hmbs0k57Wau3/xjjntYQLMciBhbJ7SHlE/J3lKKDxm9pz48JyUQFloxmmnDc6+W
HGdQJ/l2redMhmcGgXfraT+3mM/N7aBQs+JwxCp9Eed1OfJXyIMER8PzD4S5HDaX9H8MK9modnAA
+PEyUb988ZCEKksr81MZcyv/peqw+vT9J7M62fo+K3oNGk9Q+7oZ5ojCvKFIJRxBHykkrePysF+0
w+CyjwZ+uSvs1ouKEuf/lK5mVBI7segeaqMaXkONf7aQ92fygwcZp616RlUra/8D8Yov5e6VNoF9
bK8g22UoSILUlRXo03om9LxmamTw9V4d15uggAg+8//0baNrOAiI0dcFL0jZ4LEzvhYrldPj4XKz
aOlTepDvzT/yMTQ/HjvzUuBA/KCkjW2MVlB0lA5S01H41DCLiixwWE7Nc7G7c1JoM59NxSRZ1cbu
XGNYvgjoJ4w+PIzEkhxwJ8N9i0p9rymhK8z9tv8NqqtjdBSJgK1yYJ/pQ7fdhqoYcKKXDmjooMu4
ppbURbE71K555JPTlc8xTCa1ekGZDd+Jsdqx+RszPOsWawIjahHP33HwOuc3MhZ5SEOHzc39F6wi
dG9+eBveVcbbmqxpTUa8XcVvLG7mE/I15i2mIUty1S4l6W1edG7c0B2jIwlahoakika2yWo4QyYZ
fybvWWNwW60n0sZwI+FePqPT76vpGLjoQTvqE9kJRCYTQD/NjbkB1aXLmbf10MV8pJe5vsD2oSo/
G3xZkVBh0C6Np0NDiGZlxuFdpQj4HKhbCQtMsE2uLe1MtgFRdL9wqbrBTlRWs8mqeQoC77uB1/s+
wNj+BV5rLn0lz9IXkXgFomxnXfhXxW41rmfG1xJRqdhmdRyPwbOxDKRjot22hlXZoQq5bgSWklvz
hm7lQUFWzR30RQc7kOUH3M3OmBq5W0TZ5+WqzuA6cpjbKjziqK9c9DGP8//VkRHKkX7+4HUtIiBE
2QLzhDs5WwNxslGOYt5AJu9nBdUjjUJbld6Xq0ofBMFpL5GPRb45fVHEWsiIy5oQz68AWa1hdV3A
JDgmJCyRRdnZ3v4PIblTq9bxj1tgAg/tHFxfDlwYkPSDkLEgasY3S377E3lEcBFXwsdwKFtyC8/N
AXbXOhoSczAhv1JwR4QPD8ZBAlIpDsbSLtws8X8HISvLg9rBdsnKoZX5thcPHoW93oDwZp1KBA8+
1UuaBx10IFHQsi7AavPvj7ctDnAQbRmaT2dzNFtQBzHuPypWgezzz798zlkVk8vKFHd1fdOVJabF
JTd+52q8a1KNj9HDpmZrDTqmVYkFg4Ym9dfBP6TvQvZomIzK2OQmzcerDDmrSD17uKQRXpiy4Qwi
NMW08g+BmWHshfYrRMTTI73JtKd6PT/Hw6mFKKvf35j+J9hP1CN/nJZeuQKbxgv5VuxBIY4hUyhD
qL73lHbKNuQtgvrbcXYL9QVeNiPUZyIhRTXIrhIWJFaEb1tLmc/tClyNiFDWD97qh4L0riMDLiQy
xwBAg4vyP6Q0pyzfNfqWqoU8B4hZNAQ7RwUdGzPW/8HNZ71jjH0G8v2DlRFhhGcUkpYuG6aYLXbd
v18j6JDXZd+GA5mJVBtQmUTTdjSxWffi3HtPPpzqzsNu8jwBCBzxAHJx184YPR6nptz4KZ8CdK1O
5SPZJadKnT0leAm+/kOsjBAcO3aR/zkpJCcaCLc1TpA5bNJvG1Od5xusIZ+EMCKlL3+xD8IvqOaL
NjXDTuL07aWVTI8RWQpaJFk/F6QFysL4WrYFDyHb4yzaVs9SEwxFK/us/bc2N5/nVb1nuHBn6VlN
5D7wEoUAeehEpIug5DUiSQ9whn2h0OS3cBcGMPvfgvREhA9Zdp0B8u7vf+muM4Sc6qnA92AfIqwr
xwpGCrzYFrJ4npAnVvv7vK+vhqT8mGDKdN1NmnytifG81699ccePrU+RMtDqghLljqp73GCY5ftx
A4PG2ygOGlpipr6CNMRZq8GUPFYYLDpLzSqCO9aDeVXp+yjvJEHiswvtvL6/oVAYsO2pZNsyADp5
c/39oDIPySLmsKx6w7cjNlO9xSaRbfXMEpPhRNP9ecbj0u2cY/elEJWtDYFGzMW48ByNUFwHSLcz
5B5jHqELUUQ3eRXfVxKZ3JoPwaGvuALqLG51vt3972EwpR1lZZtxfsDwhF0//4dOsEvhOFUi7jf1
EA2/ed+RaodxHWjHgaJZgfN9XlGq23rRjEz1ynEMH7FVThKHy0kG9VDIf6Ma1VIfKJZ4C3cKLuPe
rJju7NYxWIVM8lzNoaLhdc8F2lsCOEBLMqsJCq+8rvxwu06XdziJvuUq/gY4rMWSu4xQg+gqPjkW
xrASKkR5PVIbExbjWuhL0DYxbPO4ZcyK5eapSK3qYtZdIGj2vHyLq3xGcnsEHxPGtH9yFh4pB8nt
y+2v9BzgEp7Qhz8iEeeFRE6GSPV4e+sfll2FBc0QZ3EYtlr619Ytk6gn8WVfrDEE8vJm5rswX9Q1
GLn7Yub0ftPd9Q7fP0z4CcGzJmyGlY+Gp3gMIl/h6nypvkybAjZSajpQijlYsmqaFI9BNqIz+NuP
Oe9yarerpT1IkMvc86sSUvPqk23enh3b0kJ6kdDqxICG6FvEEX/JF83SFlgF1U2qpHrqUoiegClm
nQRYf97UfB6UOocDZNDtXkABLKusBEGD18j3vjJ0ZoVFOu2AOnc68wTUfdIAw+QevACk4YFX6UA+
Xte21UQhO8hlGegR4X0GO2hMxp2QZrxCZYfMRd/5RsHl1GeNViLbzeO+SBeSFc1wIap+gc12/Jy2
0TNGSyR919xeL+9GfxK5M2GpuJyO5z204Ent+QankKV1OUBPVWpQkVD0P27opVbmlxJEMrYBxwjM
+kuKc8O7sWtouFVQ2C1AOSX0CVOxT/NmSZWTeB9Cb3tskAK7ZUihqTNVMEfTJrLFRxRN7rqmCglR
biO3SiwJwfrJwJyxSiJbu3v0EOvcqILb0+5dZSVuUF8ZJAE9gFzXK+Uf6QMiDXEvAiTI92xPdYlh
b7iUTH9AAbLugcpt89rMUxsO/wjvYhLNztBBshqOv39RXil9JaASoUIk5thBvOvVDCG1/NZtztuM
LZuKyq/vXNO7snOhvbv69Mi50k/PvzACRHELHpBR2ffoJplQ0o/nE4a5TCnHe0QY+2cLyIBwliwa
d6ZV29eLGVAitHs6V1LmpFzA7Le5nXo1d0GHhC0uW18DVW75zzuKEz4f6z6kByUPxYHTCgYZRfl/
BfRAp4sfgwVWtHYVDMbJanO1uELhAm4X9vj0k66Xk+FYm7B1fEdE2tYOHCHHnE4FqrLPZc3cuIqt
fx7zC0HVvVC2VIiUJ9Y9EKg+sGV8tLdeAN/A//Ue/ZBYrBIVKtKbE6kJYTXotVS939GlHxpkw967
jZKY40gf5xcztdWAr68/tH+Qpwllgxs4O9NXSpRdrjyJBdqERrF+cFRD/LTH5AJaTQ2YbSeP1o5M
/S1kNCUOHcSkWjRR0vpo2ct7nBjao0KpuPLnO0gBF2We8t1NFtO92QSKZhoLDgk/VNIU3klbdomb
giaOPyXt9F43NQtsshrOmsbWD6ojcotnWC0wWSJkvQqw+CNMfLLz7TAShBGfgnGBzf/cVE4amhUa
/hMaVHjBrHlcuNl1Sai1P48rCY4niD8TwOhqRfDIFFgX+F92sFUy815g2F8a2r43XKdol1z5/SOJ
7IZyZrr2r8wfv8DPnagle9IqbvD8kTCH7HEvnnh4MyGxoL+ldT+wt53bQSQQX+QhwGcTyQQPyV1Z
Yyakqh4GGdkP0GEkp+R/5IiM+mh3NUV+s9YUHllGTO1vNfOn/9o/kPxCQywjosZNLwBqXmdBOhYx
H6JuIsEDw3AcCpY8wUoes0UkXMU4YriWk7qL1oHlUgKGlgRS9AoRJz8xbGWkwCR1hq4EoRJA+CFY
FaRzPOnV22AXZ2fQrtUyrGTedu6ci3jq0+fNmIWPd5dEjIlGrdDJttcpJAHr9QE/f2Du1TEnPsSZ
icn6bIaZLOLJR/FHlQu5O13N9RC46wyaaj+CInLtO5LW50CW4BZ1KL65tlEcIpZaI0W5TrlMum4Y
CMLCYXarEUp+6aaG6XT/vap4X6x3rxe9v2jxYXZGpAgagsZ/mv1GmCpz1azQunWVhXl16I4J9P5E
8FyqywayGG4q05wYiAglhgyqbqlbcOBPqgPpTepweSKEWpR/AZumNR4janxHMuL1qBv9+2kUkjcu
9W/1YUnBjc+xLj0sDEFQ6bsKjUZtpiDfdkrUKiUn/vueVcVWYZ6qA3WbIoBNtpiJumTUgvzaGDN/
MpNIUNwnH2JSRR1xUvxn7+9ZgY6+kduzq3CvJtrOHhtqXGUBNrthz4fdDGQ2lFQ0lQAupYr/PfRi
QvDSl/mgWCGuDGHpW6Wc2Yf0rZtRdBuzSPRuQotWL7vVAisovNaCh1M9eL7EBRmnB9e4WkhRsBmP
yQDY+2UdRy7AxhMdJI+FU5xvHPqrYRYPHljT9sVGUaIVF3PNlNyPY7AqU25F6KJEo51eDFC/SwcH
OAU8jIUZ9sJT/11YvaF6y8LHSQMsYcuug2Iipgmyeu5oK7HhMel4TegZ/7RKAvvcvOMemRaEtBUv
oDGG7/HlXm3mrZjD2wZDy1bXX00IP395T8caz0wLR7SCNQo4hx19Ku06/WadoyAf1Pyxfbe7FWUj
7atinozjkNZplIqHJPrU+IZLm2/6c77l43VhIB/x2CbF/dL1QeCtIyZhxkKhL5Q3it0p4zM/2v2v
l6jIQqvPwOoIjqyLMUFf28sq+niooMmxpJ06MINbnWqSRZ8qSXStHvfWhRMux6sOX1qqDAJLf4am
zompY3anUoI32ls6VdXVxSPOgyDCQVcdR9FXsjviukvAsMYktw2Ex+JQdPLWTQr05agFIb3G15o4
g0Za105u4PL7Ul2MZvGRvRyBdKno0Qn31PwtxdK6yT/jIgv2HGngFjU3J7O2L5fFlHZFUkOBi9JX
unhF+P/U3zni7GlLemxvGRFl4g09tBrywyPAAAwh5VLrEQWi8H6NGV8c1JzPahx9pAAwqXK/Plpt
hs5cwFmnOnMmZm5n0MRDtkH7f4LEgm9g53r/DHKeHIkXeQcG4HrVmPcnkkS6SwFbDM+kNZk5Sdku
OkepIyyjjThHsdV+rcbcdKNh9JIC+OyneiuIJm7yIumG/OfqXvBIWGbb75slQTenL/SQ4S+Xxbib
CTfuj7u63LFwN7mp9DfjrkhV9tcvf0UP/hw8CDfkyW4EJ+6LxugVk61ppIncxihWb4prS0fb0SGe
WQnM7l/s8nxW2SnL3lqEzLLurhzYeFzUvvBPNL2F4JLOAUxb2eIdvxvEDZylC9GsXbVpiEhMcW0v
4yWSpXDCbZKZKW1vziZ3FYy3wjLVqZeWjAL8D8bUZJY0HuNbdoTNpfwhG1bvbVERe8wX5azuYhSi
IyzgFb+58FsI2q4PRiQKI6dr0bqQyux/eJf5dsuQjvCfGDE1HV4+
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
