

================================================================
== Vitis HLS Report for 'conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2'
================================================================
* Date:           Wed Mar  6 03:04:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.295 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       15|  46.662 ns|  49.995 ns|   14|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97  |conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |       10|       11|  33.330 ns|  36.663 ns|    9|    9|  loop rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|     1091|     1120|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       49|    -|
|Register             |        -|     -|      839|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     1930|     1171|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97  |conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        0|   2|  1091|  1120|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                           |                                                                      |        0|   2|  1091|  1120|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  31|          6|    1|          6|
    |ap_done      |   9|          2|    1|          2|
    |i_c_i_blk_n  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  49|         10|    3|         10|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                             Name                                            |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |    5|   0|    5|          0|
    |ap_done_reg                                                                                  |    1|   0|    1|          0|
    |grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97_ap_start_reg  |    1|   0|    1|          0|
    |in_buf_load_reg_207                                                                          |  768|   0|  768|          0|
    |layer2_out_V_1_i_copy_i_fu_62                                                                |   16|   0|   16|          0|
    |layer2_out_V_3_i_copy_i_fu_54                                                                |   16|   0|   16|          0|
    |layer2_out_V_4_i_copy_i_fu_50                                                                |   16|   0|   16|          0|
    |layer2_out_V_i_copy_i_fu_66                                                                  |   16|   0|   16|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                        |  839|   0|  839|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_0           |  out|   16|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_1           |  out|   16|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_2           |  out|   16|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_3           |  out|   16|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|in_buf_address0       |  out|   13|   ap_memory|                                                                    in_buf|         array|
|in_buf_ce0            |  out|    1|   ap_memory|                                                                    in_buf|         array|
|in_buf_q0             |   in|  768|   ap_memory|                                                                    in_buf|         array|
|i                     |   in|   13|     ap_none|                                                                         i|        scalar|
|i_c_i_din             |  out|   13|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_num_data_valid  |   in|    4|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_fifo_cap        |   in|    4|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_full_n          |   in|    1|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_write           |  out|    1|     ap_fifo|                                                                     i_c_i|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_out_V_8_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 7 'alloca' 'layer2_out_V_8_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_out_V_7_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 8 'alloca' 'layer2_out_V_7_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_out_V_6_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 9 'alloca' 'layer2_out_V_6_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_out_V_5_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 10 'alloca' 'layer2_out_V_5_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_V_4_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 11 'alloca' 'layer2_out_V_4_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_V_3_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 12 'alloca' 'layer2_out_V_3_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_V_2_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 13 'alloca' 'layer2_out_V_2_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_V_1_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 14 'alloca' 'layer2_out_V_1_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_V_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 15 'alloca' 'layer2_out_V_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %i_c_i, i13 %i_read" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 16 'write' 'write_ln17' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 7> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i13 %i_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 17 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_buf_addr = getelementptr i768 %in_buf, i64 0, i64 %zext_ln51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 18 'getelementptr' 'in_buf_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [3/3] (1.25ns)   --->   "%in_buf_load = load i13 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 19 'load' 'in_buf_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 20 [2/3] (1.25ns)   --->   "%in_buf_load = load i13 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 20 'load' 'in_buf_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 21 [1/3] (1.25ns)   --->   "%in_buf_load = load i13 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 21 'load' 'in_buf_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 8192> <RAM>
ST_3 : Operation 22 [2/2] (1.00ns)   --->   "%call_ln51 = call void @conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i768 %in_buf_load, i16 %layer2_out_V_i_copy_i, i16 %layer2_out_V_1_i_copy_i, i16 %layer2_out_V_2_i_copy_i, i16 %layer2_out_V_3_i_copy_i, i16 %layer2_out_V_4_i_copy_i, i16 %layer2_out_V_5_i_copy_i, i16 %layer2_out_V_6_i_copy_i, i16 %layer2_out_V_7_i_copy_i, i16 %layer2_out_V_8_i_copy_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 22 'call' 'call_ln51' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 23 [1/2] (2.15ns)   --->   "%call_ln51 = call void @conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i768 %in_buf_load, i16 %layer2_out_V_i_copy_i, i16 %layer2_out_V_1_i_copy_i, i16 %layer2_out_V_2_i_copy_i, i16 %layer2_out_V_3_i_copy_i, i16 %layer2_out_V_4_i_copy_i, i16 %layer2_out_V_5_i_copy_i, i16 %layer2_out_V_6_i_copy_i, i16 %layer2_out_V_7_i_copy_i, i16 %layer2_out_V_8_i_copy_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 23 'call' 'call_ln51' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %i_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_out_V_i_copy_i_load = load i16 %layer2_out_V_i_copy_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 25 'load' 'layer2_out_V_i_copy_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_out_V_1_i_copy_i_load = load i16 %layer2_out_V_1_i_copy_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 26 'load' 'layer2_out_V_1_i_copy_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_out_V_3_i_copy_i_load = load i16 %layer2_out_V_3_i_copy_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 27 'load' 'layer2_out_V_3_i_copy_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_out_V_4_i_copy_i_load = load i16 %layer2_out_V_4_i_copy_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 28 'load' 'layer2_out_V_4_i_copy_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%newret_i = insertvalue i64 <undef>, i16 %layer2_out_V_i_copy_i_load" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 29 'insertvalue' 'newret_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%newret2_i = insertvalue i64 %newret_i, i16 %layer2_out_V_1_i_copy_i_load" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 30 'insertvalue' 'newret2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%newret4_i = insertvalue i64 %newret2_i, i16 %layer2_out_V_3_i_copy_i_load" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 31 'insertvalue' 'newret4_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%newret6_i = insertvalue i64 %newret4_i, i16 %layer2_out_V_4_i_copy_i_load" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 32 'insertvalue' 'newret6_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln41 = ret i64 %newret6_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 33 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                       (read         ) [ 000000]
layer2_out_V_8_i_copy_i      (alloca       ) [ 001110]
layer2_out_V_7_i_copy_i      (alloca       ) [ 001110]
layer2_out_V_6_i_copy_i      (alloca       ) [ 001110]
layer2_out_V_5_i_copy_i      (alloca       ) [ 001110]
layer2_out_V_4_i_copy_i      (alloca       ) [ 001111]
layer2_out_V_3_i_copy_i      (alloca       ) [ 001111]
layer2_out_V_2_i_copy_i      (alloca       ) [ 001110]
layer2_out_V_1_i_copy_i      (alloca       ) [ 001111]
layer2_out_V_i_copy_i        (alloca       ) [ 001111]
write_ln17                   (write        ) [ 000000]
zext_ln51                    (zext         ) [ 000000]
in_buf_addr                  (getelementptr) [ 001100]
in_buf_load                  (load         ) [ 000010]
call_ln51                    (call         ) [ 000000]
specinterface_ln0            (specinterface) [ 000000]
layer2_out_V_i_copy_i_load   (load         ) [ 000000]
layer2_out_V_1_i_copy_i_load (load         ) [ 000000]
layer2_out_V_3_i_copy_i_load (load         ) [ 000000]
layer2_out_V_4_i_copy_i_load (load         ) [ 000000]
newret_i                     (insertvalue  ) [ 000000]
newret2_i                    (insertvalue  ) [ 000000]
newret4_i                    (insertvalue  ) [ 000000]
newret6_i                    (insertvalue  ) [ 000000]
ret_ln41                     (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_c_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_c_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="layer2_out_V_8_i_copy_i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_8_i_copy_i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="layer2_out_V_7_i_copy_i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_7_i_copy_i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="layer2_out_V_6_i_copy_i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_6_i_copy_i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="layer2_out_V_5_i_copy_i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_5_i_copy_i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="layer2_out_V_4_i_copy_i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_4_i_copy_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="layer2_out_V_3_i_copy_i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_3_i_copy_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="layer2_out_V_2_i_copy_i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_2_i_copy_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="layer2_out_V_1_i_copy_i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_1_i_copy_i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="layer2_out_V_i_copy_i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out_V_i_copy_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="13" slack="0"/>
<pin id="72" dir="0" index="1" bw="13" slack="0"/>
<pin id="73" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln17_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="13" slack="0"/>
<pin id="79" dir="0" index="2" bw="13" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_buf_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="768" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_buf_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="0"/>
<pin id="93" dir="0" index="1" bw="768" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_buf_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="768" slack="0"/>
<pin id="100" dir="0" index="2" bw="16" slack="2"/>
<pin id="101" dir="0" index="3" bw="16" slack="2"/>
<pin id="102" dir="0" index="4" bw="16" slack="2"/>
<pin id="103" dir="0" index="5" bw="16" slack="2"/>
<pin id="104" dir="0" index="6" bw="16" slack="2"/>
<pin id="105" dir="0" index="7" bw="16" slack="2"/>
<pin id="106" dir="0" index="8" bw="16" slack="2"/>
<pin id="107" dir="0" index="9" bw="16" slack="2"/>
<pin id="108" dir="0" index="10" bw="16" slack="2"/>
<pin id="109" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln51_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="layer2_out_V_i_copy_i_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="4"/>
<pin id="119" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_out_V_i_copy_i_load/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer2_out_V_1_i_copy_i_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="4"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_out_V_1_i_copy_i_load/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="layer2_out_V_3_i_copy_i_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="4"/>
<pin id="125" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_out_V_3_i_copy_i_load/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="layer2_out_V_4_i_copy_i_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="4"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_out_V_4_i_copy_i_load/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="newret_i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret_i/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="newret2_i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2_i/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="newret4_i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4_i/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="newret6_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6_i/5 "/>
</bind>
</comp>

<comp id="153" class="1005" name="layer2_out_V_8_i_copy_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="2"/>
<pin id="155" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_8_i_copy_i "/>
</bind>
</comp>

<comp id="158" class="1005" name="layer2_out_V_7_i_copy_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="2"/>
<pin id="160" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_7_i_copy_i "/>
</bind>
</comp>

<comp id="163" class="1005" name="layer2_out_V_6_i_copy_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="2"/>
<pin id="165" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_6_i_copy_i "/>
</bind>
</comp>

<comp id="168" class="1005" name="layer2_out_V_5_i_copy_i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="2"/>
<pin id="170" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_5_i_copy_i "/>
</bind>
</comp>

<comp id="173" class="1005" name="layer2_out_V_4_i_copy_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="2"/>
<pin id="175" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_4_i_copy_i "/>
</bind>
</comp>

<comp id="179" class="1005" name="layer2_out_V_3_i_copy_i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="2"/>
<pin id="181" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_3_i_copy_i "/>
</bind>
</comp>

<comp id="185" class="1005" name="layer2_out_V_2_i_copy_i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="2"/>
<pin id="187" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_2_i_copy_i "/>
</bind>
</comp>

<comp id="190" class="1005" name="layer2_out_V_1_i_copy_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="2"/>
<pin id="192" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_1_i_copy_i "/>
</bind>
</comp>

<comp id="196" class="1005" name="layer2_out_V_i_copy_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="2"/>
<pin id="198" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="layer2_out_V_i_copy_i "/>
</bind>
</comp>

<comp id="202" class="1005" name="in_buf_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="1"/>
<pin id="204" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_buf_addr "/>
</bind>
</comp>

<comp id="207" class="1005" name="in_buf_load_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="768" slack="1"/>
<pin id="209" dir="1" index="1" bw="768" slack="1"/>
</pin_list>
<bind>
<opset="in_buf_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="111"><net_src comp="91" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="115"><net_src comp="70" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="117" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="120" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="123" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="126" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="34" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="97" pin=10"/></net>

<net id="161"><net_src comp="38" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="97" pin=9"/></net>

<net id="166"><net_src comp="42" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="97" pin=8"/></net>

<net id="171"><net_src comp="46" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="97" pin=7"/></net>

<net id="176"><net_src comp="50" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="97" pin=6"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="182"><net_src comp="54" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="97" pin=5"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="188"><net_src comp="58" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="193"><net_src comp="62" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="97" pin=3"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="199"><net_src comp="66" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="205"><net_src comp="84" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="210"><net_src comp="91" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="97" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_buf | {}
	Port: i_c_i | {1 }
 - Input state : 
	Port: conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2 : in_buf | {1 2 3 }
	Port: conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2 : i | {1 }
  - Chain level:
	State 1
		in_buf_addr : 1
		in_buf_load : 2
	State 2
	State 3
		call_ln51 : 1
	State 4
	State 5
		newret_i : 1
		newret2_i : 2
		newret4_i : 3
		newret6_i : 4
		ret_ln41 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97 |    2    |   2601  |   374   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                                i_read_read_fu_70                               |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                             write_ln17_write_fu_76                             |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                zext_ln51_fu_112                                |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 newret_i_fu_129                                |    0    |    0    |    0    |
|insertvalue|                                newret2_i_fu_135                                |    0    |    0    |    0    |
|          |                                newret4_i_fu_141                                |    0    |    0    |    0    |
|          |                                newret6_i_fu_147                                |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                |    2    |   2601  |   374   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      in_buf_addr_reg_202      |   13   |
|      in_buf_load_reg_207      |   768  |
|layer2_out_V_1_i_copy_i_reg_190|   16   |
|layer2_out_V_2_i_copy_i_reg_185|   16   |
|layer2_out_V_3_i_copy_i_reg_179|   16   |
|layer2_out_V_4_i_copy_i_reg_173|   16   |
|layer2_out_V_5_i_copy_i_reg_168|   16   |
|layer2_out_V_6_i_copy_i_reg_163|   16   |
|layer2_out_V_7_i_copy_i_reg_158|   16   |
|layer2_out_V_8_i_copy_i_reg_153|   16   |
| layer2_out_V_i_copy_i_reg_196 |   16   |
+-------------------------------+--------+
|             Total             |   925  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                grp_access_fu_91                                |  p0  |   2  |  13  |   26   ||    9    |
| grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97 |  p1  |   2  |  768 |  1536  ||    9    |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Total                                     |      |      |      |  1562  ||  0.774  ||    18   |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  2601  |   374  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   925  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |  3526  |   392  |
+-----------+--------+--------+--------+--------+
