// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

/// @file gpu_vm.h
/// @brief GPU address-space identity and lifetime management.

#pragma once

#include "rocjitsu/vm/amdgpu/gpu_handles.h"
#include "rocjitsu/vm/amdgpu/mtype.h"
#include "util/distributed_shared_mutex.h"

#include <array>
#include <atomic>
#include <cstddef>
#include <cstdint>
#include <functional>
#include <memory>
#include <optional>
#include <span>
#include <unordered_map>
#include <utility>
#include <vector>

namespace rocjitsu::amdgpu {

class GpuVm;
class GpuVmAccess;
class GpuVmAccessState;

/// @brief Cache immutable VM snapshots for one bounded execution quantum.
/// @details Nested guards share the outer cache. Borrowed objects remain alive
/// until the outer guard exits, but each operation independently checks and
/// leases its access state. Revoked entries are skipped on subsequent lookups.
class GpuVmAccessBatchGuard {
public:
  GpuVmAccessBatchGuard();
  ~GpuVmAccessBatchGuard();

  [[nodiscard]] static bool active();

  GpuVmAccessBatchGuard(const GpuVmAccessBatchGuard &) = delete;
  GpuVmAccessBatchGuard &operator=(const GpuVmAccessBatchGuard &) = delete;
  GpuVmAccessBatchGuard(GpuVmAccessBatchGuard &&) = delete;
  GpuVmAccessBatchGuard &operator=(GpuVmAccessBatchGuard &&) = delete;

private:
  friend class GpuVm;

  [[nodiscard]] static const GpuVmAccess *find_snapshot(const GpuVm *vm, AddressSpaceHandle handle);
  [[nodiscard]] static const GpuVmAccess *find_snapshot_vmid(const GpuVm *vm, uint32_t vmid);
  static void retain_snapshot(const GpuVm *vm, AddressSpaceHandle handle, const GpuVmAccess &access,
                              bool routed);
};

/// @brief Operation whose permissions must be checked by an address-space walk.
enum class VmAccessKind : uint8_t { Read, Write, Execute, Atomic };

/// @brief Typed result shared by translation and physical-memory operations.
enum class VmAccessOutcome : uint8_t {
  Complete,    ///< The requested operation completed.
  Unavailable, ///< The transport/backing is temporarily unavailable; retry may succeed.
  Faulted,     ///< The mapping is absent or rejects the requested access.
  Malformed,   ///< The address, page-table encoding, or request is invalid.
};

/// @brief Memory domain selected by a translation.
enum class VmMemoryDomain : uint8_t {
  System,
  Local,
  /// Transitional process-scoped address consumed only by a compatibility
  /// backing. It is not canonical physical identity and must not be shared
  /// across address spaces by a physical cache.
  Compatibility,
};

/// @brief Access permissions carried by a terminal translation.
class VmPermissions {
public:
  bool readable = false;
  bool writable = false;
  bool executable = false;

  [[nodiscard]] bool allows(VmAccessKind access) const {
    switch (access) {
    case VmAccessKind::Read:
      return readable;
    case VmAccessKind::Write:
      return writable;
    case VmAccessKind::Execute:
      return executable;
    case VmAccessKind::Atomic:
      return readable && writable;
    }
    return false;
  }
};

/// @brief One bounded virtual-to-physical translation.
class VmTranslation {
public:
  VmMemoryDomain domain = VmMemoryDomain::Local;
  uint64_t address = 0;
  uint64_t contiguous_bytes = 0;
  Mtype mtype = Mtype::RW;
  VmPermissions permissions;
};

/// @brief Outcome and address metadata produced by one translation attempt.
class VmTranslationResult {
public:
  VmAccessOutcome outcome = VmAccessOutcome::Faulted;
  VmTranslation translation;

  explicit operator bool() const { return outcome == VmAccessOutcome::Complete; }
};

/// @brief Outcome of one complete physical request within a virtual transfer.
/// @details Failure advances no bytes and retains the physical transport's
/// no-effect guarantee. Only translation failures need the outer VM reporter;
/// a backing transport remains responsible for its own fault publication.
struct VmTransferStep {
  std::size_t completed_bytes = 0;
  VmAccessOutcome outcome = VmAccessOutcome::Faulted;
  bool report_translation_fault = false;
};

/// @brief Result of one strong compare/exchange against physical backing.
///
/// @details The operation is indivisible with respect to every accessor of the
/// same backing.  It never fails spuriously: @ref exchanged is true exactly
/// when the observed value equalled the requested expected value and the
/// desired value was published.  Only naturally aligned 4- and 8-byte accesses
/// are valid.
struct AtomicCompareExchangeResult {
  VmAccessOutcome outcome = VmAccessOutcome::Faulted;
  uint64_t observed = 0;
  bool exchanged = false;
};

/// @brief Result of one indivisible 2-, 4-, or 8-byte backing load.
struct AtomicLoadResult {
  VmAccessOutcome outcome = VmAccessOutcome::Faulted;
  uint64_t value = 0;
};

/// @brief Complete VMID-0 aperture state published by a memory-hub invalidation.
struct GartConfig {
  /// Encoded GFX12 page-directory root: physical address plus its low PDE flags.
  uint64_t page_table_base = 0;
  uint64_t aperture_start = 0;
  uint64_t aperture_end = 0;
};

/// @brief Physical-address width selected by a GFX12 product profile.
enum class Gfx12PhysicalAddressWidth : uint8_t {
  Bits48 = 48,
  Bits52 = 52,
};

/// @brief Virtual-address width selected by a GFX12 product profile.
enum class Gfx12VirtualAddressWidth : uint8_t {
  Bits48 = 48,
  Bits57 = 57,
};

/// @brief Address-encoding policy shared by GFX12 page-table translators.
///
/// @details GFX 12.0 products expose a 48-bit virtual address space through a
/// four-level walk and 48 physical-address bits in PTEs. GFX 12.1 products use
/// a 57-bit virtual address space, a five-level walk, and 52 physical-address
/// bits. Keeping those product choices together in the VM layer prevents PCI
/// transports and backing stores from interpreting page-table encodings.
class Gfx12VmConfig {
public:
  Gfx12VirtualAddressWidth virtual_address_width = Gfx12VirtualAddressWidth::Bits57;
  Gfx12PhysicalAddressWidth physical_address_width = Gfx12PhysicalAddressWidth::Bits52;

  [[nodiscard]] constexpr uint8_t page_table_levels() const {
    return virtual_address_width == Gfx12VirtualAddressWidth::Bits48 ? 4 : 5;
  }

  [[nodiscard]] static constexpr Gfx12VmConfig gfx12_0() {
    return {.virtual_address_width = Gfx12VirtualAddressWidth::Bits48,
            .physical_address_width = Gfx12PhysicalAddressWidth::Bits48};
  }

  [[nodiscard]] static constexpr Gfx12VmConfig gfx12_1() {
    return {.virtual_address_width = Gfx12VirtualAddressWidth::Bits57,
            .physical_address_width = Gfx12PhysicalAddressWidth::Bits52};
  }
};

/// @brief Contiguous GPU virtual-address envelope for private RAM admission.
struct VmRamRange {
  uint64_t address;
  std::size_t size;
};

/// @brief One selected DWORD copied into caller-owned storage outside guest RAM.
struct VmRamWordRead {
  uint64_t address;
  uint32_t *destination;
};

/// @brief One ordered DWORD store from caller-owned, non-guest source storage.
struct VmRamDwordStore {
  static constexpr std::size_t kMaxBatch = 32;
  uint64_t address;
  const uint8_t *source;
};

/// One or two disjoint contiguous private RAM spans, valid until destruction. The
/// caller must join all users before destruction and must not invoke arbitrary
/// callbacks while holding it. Admission never publishes a fault or mutates RAM.
class VmRamLease {
public:
  static constexpr std::size_t kMaxRanges = 2;
  virtual ~VmRamLease() = default;
  [[nodiscard]] virtual std::span<std::byte> bytes(std::size_t index = 0) const = 0;
};

/// Prepared without any operation locks, so allocation cannot reenter a pinned
/// address space. Implementations must acquire without allocation or callbacks.
class VmRamLeaseRequest : public VmRamLease {
public:
  [[nodiscard]] virtual bool try_acquire() = 0;
  virtual void release() = 0;
};

/// @brief Stable physical-memory transport used after address translation.
class PhysicalMemoryAccess {
public:
  using AtomicMutation = std::function<void(std::span<std::byte>)>;

  virtual ~PhysicalMemoryAccess() = default;

  /// @brief Read one physical span as an indivisible transport request.
  /// @details A non-Complete result must leave @p bytes unmodified. Larger GPU
  /// virtual transfers may span several such requests and carry explicit
  /// progress in @ref GpuVmAccess so completed requests are never replayed.
  [[nodiscard]] virtual VmAccessOutcome read(VmMemoryDomain domain, uint64_t address,
                                             std::span<std::byte> bytes) = 0;

  /// @brief Read one physical span for a specific virtual-memory operation.
  /// @details Ordinary physical backings do not distinguish instruction fetch
  /// from data reads. Compatibility adapters may preserve a legacy fetch-only
  /// backing policy here without moving translation or VMID ownership into the
  /// backing store.
  [[nodiscard]] virtual VmAccessOutcome read_for_access(VmMemoryDomain domain, uint64_t address,
                                                        std::span<std::byte> bytes,
                                                        VmAccessKind access) {
    (void)access;
    return read(domain, address, bytes);
  }
  /// @brief Write one physical span as an indivisible transport request.
  /// @details A non-Complete result must not modify the backing store.
  [[nodiscard]] virtual VmAccessOutcome write(VmMemoryDomain domain, uint64_t address,
                                              std::span<const std::byte> bytes) = 0;

  /// @brief Attempt a batched copy with all-or-nothing refusal.
  /// @details A false result leaves the destination unchanged and reports no
  /// guest fault. Backings may decline spans they cannot service with this
  /// guarantee; callers retry smaller accesses. A successful copy is not atomic
  /// with respect to concurrent data accesses.
  [[nodiscard]] virtual bool try_read_contiguous(VmMemoryDomain domain, uint64_t address,
                                                 std::span<std::byte> bytes) {
    (void)domain;
    (void)address;
    (void)bytes;
    return false;
  }
  [[nodiscard]] virtual bool try_write_contiguous(VmMemoryDomain domain, uint64_t address,
                                                  std::span<const std::byte> bytes) {
    (void)domain;
    (void)address;
    (void)bytes;
    return false;
  }

  /// @brief Perform one acquire load from naturally aligned backing storage.
  /// @details Loads may be 2, 4, or 8 bytes. The 2-byte form is required by
  /// the AQL packet-header publication protocol.
  [[nodiscard]] virtual AtomicLoadResult atomic_load(VmMemoryDomain domain, uint64_t address,
                                                     uint32_t width) {
    (void)domain;
    (void)address;
    (void)width;
    return {};
  }

  /// @brief Perform one release store to naturally aligned backing storage.
  [[nodiscard]] virtual VmAccessOutcome atomic_store(VmMemoryDomain domain, uint64_t address,
                                                     uint32_t width, uint64_t value) {
    (void)domain;
    (void)address;
    (void)width;
    (void)value;
    return VmAccessOutcome::Faulted;
  }

  /// @brief Perform one non-spurious atomic compare/exchange on backing memory.
  ///
  /// @details Backings must not implement this as an unlocked read followed by
  /// a write.  The default rejects the operation so legacy backings remain
  /// source-compatible without silently claiming atomicity they cannot provide.
  [[nodiscard]] virtual AtomicCompareExchangeResult
  compare_exchange(VmMemoryDomain domain, uint64_t address, uint32_t width, uint64_t expected,
                   uint64_t desired) {
    (void)domain;
    (void)address;
    (void)width;
    (void)expected;
    (void)desired;
    return {};
  }

  /// @brief Apply one indivisible mutation to 4 or 8 bytes of backing storage.
  /// @details The callback is invoked exactly once only when the target can be
  /// serviced. Backings that cannot provide that guarantee reject the request.
  [[nodiscard]] virtual VmAccessOutcome atomic_modify(VmMemoryDomain domain, uint64_t address,
                                                      uint32_t width,
                                                      const AtomicMutation &mutation) {
    (void)domain;
    (void)address;
    (void)width;
    (void)mutation;
    return VmAccessOutcome::Faulted;
  }

  /// @brief Resolve a translated backing range to borrowed host storage.
  /// @details This optional debug/introspection capability returns nullptr when
  /// the backing is not directly host-addressable.
  [[nodiscard]] virtual std::byte *resolve_host_pointer(VmMemoryDomain domain, uint64_t address,
                                                        std::size_t size) const {
    (void)domain;
    (void)address;
    (void)size;
    return nullptr;
  }

  /// @brief Find the directly host-addressable range containing an address.
  /// @returns The host base and byte size, or {0, 0} when unavailable.
  [[nodiscard]] virtual std::pair<uint64_t, uint64_t> host_range(VmMemoryDomain domain,
                                                                 uint64_t address) const {
    (void)domain;
    (void)address;
    return {0, 0};
  }
};

/// @brief Copied page policy with an optional retained mutation token.
/// @details A translator may cache a range only when it invalidates the token
/// before every policy mutation. Capture the policy and token under the same
/// lease that excludes those mutations. No backing pointer is retained.
struct VmMtypeSnapshot {
  std::optional<Mtype> mtype;
  // A negative-only optimization hint. True still requires a live private-RAM
  // proof before copying; it never grants access or retains backing storage.
  bool may_batch_private_uc = false;
  bool may_batch_private_ram = false;
  uint64_t begin = 0;
  uint64_t size = 0;
  std::shared_ptr<const std::atomic<uint64_t>> mutation_epoch{};
  uint64_t captured_epoch = 0;

  [[nodiscard]] bool unchanged(uint64_t address) const {
    return address >= begin && address - begin < size && mutation_epoch &&
           captured_epoch == mutation_epoch->load(std::memory_order_acquire);
  }
};

/// @brief Policy cache that does not retain the binding's backing.
/// @details Like an L1 cache, it requires externally serialized access.
class VmMtypeCache {
  friend class GpuVmAccess;
  std::weak_ptr<GpuVmAccessState> access_state_;
  // Interleaved lanes and image taps can revisit several pages in one request.
  // Hashing by 4 KiB page avoids discarding their copied policy on every lane;
  // each snapshot still validates its translator-provided range and epoch.
  std::array<VmMtypeSnapshot, 64> snapshots_;
};

/// @brief Address-space policy separated from the physical backing transport.
class AddressSpaceTranslator {
public:
  /// @brief Immutable backend capability; every copy still needs live admission.
  /// @details Reading this flag cannot invoke a translator callback or inspect mappings.
  bool supports_ram_word_reads() const { return supports_ram_word_reads_; }

  /// @brief Optional ordered DWORD reads under one private RAM admission.
  /// @details Implementations must qualify the exact transport and complete
  /// envelope before reading any word. No allocation, fault publication or
  /// foreign callback is permitted.
  /// False leaves every destination unchanged; repeated addresses remain reads.
  [[nodiscard]] virtual bool try_read_ram_words(PhysicalMemoryAccess &, VmRamRange,
                                                std::span<const VmRamWordRead>) const {
    return false;
  }

  /// @brief Optional ordered same-line DWORD stores. False has no guest effects.
  /// @details Implementations must prove every request under the same admission held
  /// through all copies, without allocation, callbacks or fault publication.
  [[nodiscard]] virtual bool try_write_private_dwords(PhysicalMemoryAccess &,
                                                      std::span<const VmRamDwordStore>, Mtype,
                                                      Mtype) const {
    return false;
  }

  /// @brief Optional read from private, stable UC RAM.
  /// @details Implementations must refuse unknown transports before touching guest
  /// data and must not allocate, report faults, or invoke foreign callbacks.
  /// False leaves bytes unchanged.
  [[nodiscard]] virtual bool try_read_uncached_ram(PhysicalMemoryAccess &, uint64_t,
                                                   std::span<std::byte>) const {
    return false;
  }

  /// @brief Optional private, stable RAM capability.
  /// @details Unknown/translated/device backings decline. The returned request is
  /// still unlocked; acquire checks permissions, mapping lifetime and backing
  /// stability without touching guest data.
  [[nodiscard]] virtual std::unique_ptr<VmRamLeaseRequest>
  prepare_ram_lease(PhysicalMemoryAccess &, std::span<const VmRamRange>) const {
    return nullptr;
  }

  virtual ~AddressSpaceTranslator() = default;

  [[nodiscard]] virtual VmTranslationResult translate(uint64_t address, std::size_t size,
                                                      VmAccessKind access) const = 0;

  /// @brief Execute the next ordinary translated physical request.
  /// @details The default translates one span and invokes the supplied transport.
  /// A combined implementation must preserve that span's policy, exact byte
  /// effects and fault publication, and qualify the supplied transport's identity.
  /// No translation pointer or admission may escape the call.
  [[nodiscard]] virtual VmTransferStep read_step(PhysicalMemoryAccess &, uint64_t address,
                                                 std::span<std::byte> remaining,
                                                 VmAccessKind access) const;
  [[nodiscard]] virtual VmTransferStep write_step(PhysicalMemoryAccess &, uint64_t address,
                                                  std::span<const std::byte> remaining) const;

  /// @brief Read only the page policy needed to resolve an effective MTYPE.
  /// @details The default uses an ordinary read translation. Compatibility
  /// translators override this so cache policy lookup does not query allocator
  /// metadata or otherwise expose physical backing.
  [[nodiscard]] virtual std::optional<Mtype> query_mtype(uint64_t address) const {
    const VmTranslationResult translated = translate(address, 1, VmAccessKind::Read);
    return translated ? std::optional<Mtype>(translated.translation.mtype) : std::nullopt;
  }

  /// @brief Optionally retain a mutation-checked copy of page policy.
  /// @details Cacheable snapshots capture the policy and token under the same
  /// lease and invalidate that token before every policy mutation. Retain only
  /// copied policy, never a backing pointer. The default remains uncached.
  [[nodiscard]] virtual VmMtypeSnapshot snapshot_mtype(uint64_t address) const {
    return {.mtype = query_mtype(address)};
  }

  /// @brief Translate one span for a non-mutating address-validity probe.
  /// @details Most page-table implementations use the ordinary translation
  /// result. Compatibility address spaces may override this when an operation
  /// can retry through backing-store fallbacks that must not make an absent GPU
  /// mapping appear resident to debugger and fault-detection clients.
  [[nodiscard]] virtual VmTranslationResult probe_translation(uint64_t address, std::size_t size,
                                                              VmAccessKind access) const {
    return translate(address, size, access);
  }

protected:
  explicit AddressSpaceTranslator(bool supports_ram_word_reads = false)
      : supports_ram_word_reads_(supports_ram_word_reads) {}

private:
  const bool supports_ram_word_reads_;
};

/// @brief Flat internal address space that maps GPU virtual addresses to the
/// same offsets in local physical memory.
///
/// @details This translator gives standalone and legacy model queues the same
/// GpuVm access path as frontend-managed queues without teaching GpuMemory
/// about virtual addressing. Translations are bounded to one 4 KiB page so
/// operation progress and atomic-span validation retain the same shape as a
/// page-table-backed address space.
class IdentityAddressSpaceTranslator final : public AddressSpaceTranslator {
public:
  static constexpr uint64_t kPageSize = 4096;

  [[nodiscard]] VmTranslationResult translate(uint64_t address, std::size_t size,
                                              VmAccessKind access) const override;
};

/// @brief Execute a translated read without binding it to a registered address space.
[[nodiscard]] VmAccessOutcome read_translated(const AddressSpaceTranslator &translator,
                                              PhysicalMemoryAccess &memory, uint64_t address,
                                              std::span<std::byte> bytes);

/// @brief Execute a translated write without binding it to a registered address space.
[[nodiscard]] VmAccessOutcome write_translated(const AddressSpaceTranslator &translator,
                                               PhysicalMemoryAccess &memory, uint64_t address,
                                               std::span<const std::byte> bytes);

/// @brief Profile-specific GFX12 page-table translator used by PCI/VFIO queues.
class Gfx12PageTableTranslator final : public AddressSpaceTranslator {
public:
  Gfx12PageTableTranslator(std::shared_ptr<PhysicalMemoryAccess> memory, uint64_t page_table_base,
                           Gfx12VmConfig config = Gfx12VmConfig::gfx12_1());

  [[nodiscard]] VmTranslationResult translate(uint64_t address, std::size_t size,
                                              VmAccessKind access) const override;

private:
  std::shared_ptr<PhysicalMemoryAccess> memory_;
  uint64_t page_table_base_ = 0;
  Gfx12VmConfig config_;
};

/// @brief GFX12 VMID-0 aperture translator used for driver-owned GART buffers.
///
/// @details Addresses within the configured aperture use its linear PTE array.
/// Addresses outside it are local-memory physical offsets and bypass the table.
class Gfx12GartTranslator final : public AddressSpaceTranslator {
public:
  /// @brief Borrow a backing for a translator whose lifetime is externally bounded.
  Gfx12GartTranslator(PhysicalMemoryAccess &memory, uint64_t page_table_base,
                      uint64_t aperture_start, uint64_t aperture_end,
                      Gfx12VmConfig config = Gfx12VmConfig::gfx12_1());
  Gfx12GartTranslator(std::shared_ptr<PhysicalMemoryAccess> memory, uint64_t page_table_base,
                      uint64_t aperture_start, uint64_t aperture_end,
                      Gfx12VmConfig config = Gfx12VmConfig::gfx12_1());

  [[nodiscard]] VmTranslationResult translate(uint64_t address, std::size_t size,
                                              VmAccessKind access) const override;

private:
  std::shared_ptr<PhysicalMemoryAccess> retained_memory_;
  PhysicalMemoryAccess *memory_ = nullptr;
  uint64_t page_table_base_ = 0;
  uint64_t aperture_start_ = 0;
  uint64_t aperture_end_ = 0;
  Gfx12VmConfig config_;
};

/// @brief Stable metadata snapshot for one registered address space.
struct AddressSpaceInfo {
  uint32_t vmid = 0;
  uint64_t translation_epoch = 0;
  uint32_t queue_references = 0;
  /// True when the binding may use the compatibility virtual-address cache path.
  bool legacy_cache_compatible = false;
  /// True when a translator and physical backing are currently available.
  bool ready = false;
};

class GpuVm;
class GpuVmBindingState;

/// @brief Move-only ownership pin for a registered address-space binding.
/// @details Queue execution owners retain this lease for as long as they may
/// create new operation snapshots. Unregistration and reset fail while any
/// lease exists, closing the race between queue admission and VM teardown.
class GpuVmBindingLease {
public:
  GpuVmBindingLease() = default;
  GpuVmBindingLease(const GpuVmBindingLease &) = delete;
  GpuVmBindingLease &operator=(const GpuVmBindingLease &) = delete;
  GpuVmBindingLease(GpuVmBindingLease &&other) noexcept;
  GpuVmBindingLease &operator=(GpuVmBindingLease &&other) noexcept;
  ~GpuVmBindingLease();

  explicit operator bool() const { return state_ != nullptr; }
  [[nodiscard]] AddressSpaceHandle handle() const { return handle_; }
  [[nodiscard]] AddressSpaceInfo info() const { return info_; }

private:
  friend class GpuVm;

  GpuVmBindingLease(std::shared_ptr<GpuVmBindingState> state, AddressSpaceHandle handle,
                    AddressSpaceInfo info)
      : state_(std::move(state)), handle_(handle), info_(info) {}
  void release() noexcept;

  std::shared_ptr<GpuVmBindingState> state_;
  AddressSpaceHandle handle_;
  AddressSpaceInfo info_;
};

/// @brief Lifetime-safe namespace for virtually indexed cache entries.
///
/// @details A numeric VMID is routing metadata and may be reused.  The address-space
/// generation distinguishes successive owners of one slot, while the
/// translation epoch distinguishes root replacement and invalidation within
/// one address-space lifetime.
class VmCacheNamespace {
public:
  AddressSpaceHandle address_space;
  uint64_t translation_epoch = 0;

  explicit operator bool() const { return address_space && translation_epoch != 0; }
  friend bool operator==(const VmCacheNamespace &, const VmCacheNamespace &) = default;
};

/// @brief Immutable, operation-scoped view of one GPU address-space binding.
///
/// @details The snapshot retains the translator and physical backing selected under the
/// GpuVm lock.  A multi-page access therefore cannot observe half of an old
/// root and half of its replacement.  Replacement or invalidation advances the
/// cache namespace used by subsequent snapshots; an already-started operation
/// is allowed to finish against the binding it captured.
class GpuVmAccess {
public:
  /// @brief Whether this snapshot's access state is still valid.
  /// @details Replacement, invalidation, and unregistration retire ordinary snapshots.
  /// Pinned snapshots remain valid across replacement until invalidation or unregistration.
  /// This check does not prevent concurrent retirement; access methods still validate the state.
  [[nodiscard]] bool is_current() const;

  [[nodiscard]] AddressSpaceInfo info() const { return info_; }
  /// Compare captured state identity without refreshing or admitting an access.
  [[nodiscard]] bool shares_access_state(const GpuVmAccess &other) const {
    return access_state_ == other.access_state_;
  }
  [[nodiscard]] VmCacheNamespace cache_namespace() const {
    return {.address_space = address_space_, .translation_epoch = info_.translation_epoch};
  }

  [[nodiscard]] VmTranslationResult translate(uint64_t address, std::size_t size,
                                              VmAccessKind access) const;
  /// @brief Query cache policy without exposing physical backing metadata.
  [[nodiscard]] std::optional<Mtype> query_mtype(uint64_t address) const;
  /// @brief Reuse a copied policy while its access state and mutation token are valid.
  [[nodiscard]] std::optional<Mtype> query_mtype(uint64_t address, VmMtypeCache &cache) const;
  /// Read a copied optimization hint without refreshing policy or invoking a
  /// translator. Uncertain/stale policy declines; true never grants access.
  [[nodiscard]] bool cached_private_uc_hint(uint64_t address, const VmMtypeCache &cache) const;
  /// @brief Query whether a complete virtual range currently permits an access.
  /// @details This side-effect-free query is for provisioning and routing decisions
  /// where an absent mapping is expected and must not be delivered as a GPU fault.
  /// It walks the same translation spans as probe() without accessing backing memory.
  [[nodiscard]] VmAccessOutcome query_access(uint64_t address, std::size_t size,
                                             VmAccessKind access) const;
  /// @brief Validate every translation span touched by a virtual range.
  /// @details Unlike translate(), this walks through page or segment boundaries
  /// and succeeds only when the complete range permits @p access. A terminal
  /// failure is reported to the address-space fault sink because this API models
  /// an attempted GPU access. It does not access the physical backing.
  [[nodiscard]] VmAccessOutcome probe(uint64_t address, std::size_t size,
                                      VmAccessKind access) const;
  [[nodiscard]] VmAccessOutcome read(uint64_t address, std::span<std::byte> bytes,
                                     VmAccessKind access = VmAccessKind::Read) const;
  /// @brief Resume a translated read at @p completed_bytes.
  /// @details Progress advances only after one physical request completes. The
  /// caller retains it across Unavailable results to avoid replaying prior pages.
  [[nodiscard]] VmAccessOutcome read(uint64_t address, std::span<std::byte> bytes,
                                     std::size_t &completed_bytes,
                                     VmAccessKind access = VmAccessKind::Read) const;
  [[nodiscard]] VmAccessOutcome write(uint64_t address, std::span<const std::byte> bytes) const;
  /// @brief Resume a translated write at @p completed_bytes.
  [[nodiscard]] VmAccessOutcome write(uint64_t address, std::span<const std::byte> bytes,
                                      std::size_t &completed_bytes) const;
  /// @brief Try one translated span with all-or-nothing refusal.
  /// @details Refusal leaves both bytes and backing untouched. It does not
  /// report a guest fault; the caller must issue its original smaller accesses.
  /// A successful copy is not atomic with respect to concurrent data accesses.
  [[nodiscard]] bool try_read_contiguous(uint64_t address, std::span<std::byte> bytes) const;
  /// Optional fault-free read from private UC RAM, with no allocation or callbacks.
  /// Refusal leaves the destination unchanged; issue original accesses afterward.
  [[nodiscard]] bool try_read_uncached_ram(uint64_t address, std::span<std::byte> bytes) const;
  /// Negative-only immutable capability check, without locks or callbacks.
  [[nodiscard]] bool supports_ram_word_reads() const;
  /// Fault-free selected DWORD reads, without allocation. The caller supplies
  /// disjoint host destinations and an envelope containing every complete word.
  /// The admission pins mappings, not data; this is not an atomic RAM snapshot.
  [[nodiscard]] bool try_read_ram_words(VmRamRange envelope,
                                        std::span<const VmRamWordRead> words) const;
  /// No-effect refusal; sources must not overlap the admitted guest destination.
  [[nodiscard]] bool try_write_private_dwords(std::span<const VmRamDwordStore> stores,
                                              Mtype instruction_mtype, Mtype expected_mtype) const;
  /// Copied policy only; never refreshes metadata or authorizes a transfer.
  [[nodiscard]] std::optional<Mtype> cached_private_ram_mtype(uint64_t address,
                                                              const VmMtypeCache &cache) const;
  [[nodiscard]] bool try_write_contiguous(uint64_t address, std::span<const std::byte> bytes) const;
  [[nodiscard]] AtomicLoadResult atomic_load(uint64_t address, uint32_t width) const;
  [[nodiscard]] VmAccessOutcome atomic_store(uint64_t address, uint32_t width,
                                             uint64_t value) const;
  [[nodiscard]] AtomicCompareExchangeResult
  compare_exchange(uint64_t address, uint32_t width, uint64_t expected, uint64_t desired) const;
  [[nodiscard]] VmAccessOutcome
  atomic_modify(uint64_t address, uint32_t width,
                const PhysicalMemoryAccess::AtomicMutation &mutation) const;
  /// Optional fault-free private RAM transaction. Refusal has no guest effects;
  /// callers must retain their original ordered access path as fallback.
  [[nodiscard]] std::unique_ptr<VmRamLease> try_lease_ram(uint64_t address, std::size_t size) const;
  [[nodiscard]] std::unique_ptr<VmRamLease> try_lease_ram(std::span<const VmRamRange> ranges) const;
  /// Allocate an unlocked private-RAM request. Acquire once at the original
  /// operation boundary; release ends all admissions without destroying storage.
  /// Failed acquisition releases its guards and has no guest effects. Destroy
  /// the request outside any caller-owned locks: destruction may deallocate.
  [[nodiscard]] std::unique_ptr<VmRamLeaseRequest>
  prepare_ram_lease(std::span<const VmRamRange> ranges) const;
  [[nodiscard]] std::byte *resolve_host_pointer(uint64_t address, std::size_t size = 1) const;
  [[nodiscard]] std::pair<uint64_t, uint64_t> host_range(uint64_t address) const;

private:
  friend class GpuVm;

  GpuVmAccess(AddressSpaceHandle address_space, AddressSpaceInfo info,
              std::shared_ptr<GpuVmAccessState> access_state)
      : address_space_(address_space), info_(info), access_state_(std::move(access_state)) {}

  void report_terminal_fault(uint64_t address, VmAccessKind access, VmAccessOutcome outcome) const;
  [[nodiscard]] VmAccessOutcome probe_impl(uint64_t address, std::size_t size, VmAccessKind access,
                                           bool report_fault) const;

  AddressSpaceHandle address_space_;
  AddressSpaceInfo info_;
  std::shared_ptr<GpuVmAccessState> access_state_;
};

/// @brief Owns GPU address-space identities independently of their front end.
///
/// @details Legacy KFD and PCI/VFIO front ends register address spaces here and
/// receive generation-checked handles. Numeric VMIDs and PASIDs remain routing
/// metadata; they are not lifetime-safe identities. Queue references describe
/// frontend-owned queues, while binding leases prevent revocation as long as an
/// execution owner may create another operation snapshot.
class GpuVm {
public:
  explicit GpuVm(Gfx12VmConfig gfx12_config = Gfx12VmConfig::gfx12_1());

  /// @brief Register one complete frontend-provided address-space binding.
  /// @details The VM retains the shared translator and backing in every access
  /// snapshot. @p legacy_cache_compatible describes cache-addressing behavior,
  /// not the frontend that supplied the binding.
  [[nodiscard]] AddressSpaceHandle
  register_address_space(uint32_t vmid, std::shared_ptr<AddressSpaceTranslator> translator,
                         std::shared_ptr<PhysicalMemoryAccess> physical_memory,
                         std::function<void(uint64_t, VmAccessKind)> fault_reporter = {},
                         bool legacy_cache_compatible = false);
  /// @brief Register a handle-only binding that does not claim numeric VMID routing.
  ///
  /// @details Internal model queues can retain and snapshot this explicit
  /// handle while a frontend-owned address space with the same numeric VMID
  /// remains discoverable through find_vmid() and snapshot_vmid().
  [[nodiscard]] AddressSpaceHandle
  register_unrouted_address_space(uint32_t vmid, std::shared_ptr<AddressSpaceTranslator> translator,
                                  std::shared_ptr<PhysicalMemoryAccess> physical_memory,
                                  std::function<void(uint64_t, VmAccessKind)> fault_reporter = {},
                                  bool legacy_cache_compatible = false);
  [[nodiscard]] AddressSpaceHandle
  register_translated(uint32_t vmid, std::shared_ptr<AddressSpaceTranslator> translator,
                      std::shared_ptr<PhysicalMemoryAccess> memory);
  /// @brief Register a GFX12 process root using this VM's product translation policy.
  [[nodiscard]] AddressSpaceHandle
  register_gfx12_address_space(uint32_t vmid, uint64_t page_table_base,
                               std::shared_ptr<PhysicalMemoryAccess> memory);
  /// @brief Register a handle-only GFX12 root without claiming numeric VMID routing.
  [[nodiscard]] AddressSpaceHandle
  register_unrouted_gfx12_address_space(uint32_t vmid, uint64_t page_table_base,
                                        std::shared_ptr<PhysicalMemoryAccess> memory);
  [[nodiscard]] bool replace_translated(AddressSpaceHandle handle,
                                        std::shared_ptr<AddressSpaceTranslator> translator,
                                        std::shared_ptr<PhysicalMemoryAccess> memory);
  /// @brief Replace a GFX12 process root without changing its lifetime-safe identity.
  [[nodiscard]] bool replace_gfx12_address_space_root(AddressSpaceHandle handle,
                                                      uint64_t page_table_base,
                                                      std::shared_ptr<PhysicalMemoryAccess> memory);
  /// @brief Create the device-global VMID-0 identity before its first publication.
  ///
  /// @details Idempotent for the one device attached to this VM. Until a hub
  /// invalidation publishes a configuration, accesses through the returned
  /// handle report @ref VmAccessOutcome::Unavailable.
  [[nodiscard]] AddressSpaceHandle initialize_gart_address_space();
  /// @brief Atomically publish a new VMID-0 translator and advance its epoch.
  [[nodiscard]] bool publish_gart(const GartConfig &config,
                                  std::shared_ptr<PhysicalMemoryAccess> memory);
  /// @brief Remove the VMID-0 translator and backing without revoking its identity.
  /// @details Frontend teardown calls this after releasing every queue and
  /// operation that can retain the old binding. The stable handle can then be
  /// republished by a replacement PCI frontend without disturbing unrelated
  /// legacy or translated process address spaces.
  [[nodiscard]] bool clear_gart_binding();
  /// @brief Current device-global VMID-0 identity, or an invalid handle.
  [[nodiscard]] AddressSpaceHandle gart_address_space() const;
  /// @brief Advance the translation version after a page-table invalidation.
  [[nodiscard]] bool invalidate(AddressSpaceHandle handle);
  /// @brief Retain an address space for a queue and return its routing metadata atomically.
  [[nodiscard]] std::optional<AddressSpaceInfo>
  retain_queue_address_space(AddressSpaceHandle handle);
  [[nodiscard]] bool retain_queue(AddressSpaceHandle handle);
  [[nodiscard]] bool release_queue(AddressSpaceHandle handle);
  /// @brief Retain a binding for an execution owner that will take future snapshots.
  [[nodiscard]] std::optional<GpuVmBindingLease> retain_binding(AddressSpaceHandle handle);
  [[nodiscard]] bool unregister_address_space(AddressSpaceHandle handle);

  /// @brief Capture current metadata and one coherent translator/backing/epoch tuple.
  [[nodiscard]] std::optional<GpuVmAccess> snapshot(AddressSpaceHandle handle) const;
  /// @brief Capture a transaction snapshot that survives root replacement.
  /// @details Packet execution and guest-visible publication may retry after
  /// their semantic effects have committed. A pinned snapshot keeps those
  /// retries on the root that admitted the transaction. Invalidation,
  /// unregister, and reset still revoke it synchronously.
  [[nodiscard]] std::optional<GpuVmAccess> snapshot_pinned(AddressSpaceHandle handle);
  /// @brief Capture the current binding selected by a numeric VMID.
  /// @details The lookup and snapshot occur under one lock, so unregister and
  /// VMID reuse cannot substitute a different generation between them.
  [[nodiscard]] std::optional<GpuVmAccess> snapshot_vmid(uint32_t vmid) const;
  /// @brief Borrow a cached snapshot for the active functional quantum.
  /// @details These forms avoid copying snapshot ownership on every emulated
  /// instruction. The returned pointer remains valid until the outermost
  /// GpuVmAccessBatchGuard on this thread exits. Calling without an active
  /// batch is a programming error. Metadata reflects the cached capture; use
  /// snapshot() or snapshot_vmid() when current metadata is required.
  [[nodiscard]] const GpuVmAccess *borrow_snapshot(AddressSpaceHandle handle) const;
  [[nodiscard]] const GpuVmAccess *borrow_snapshot_vmid(uint32_t vmid) const;

  /// @brief Run one operation against the current VMID snapshot.
  /// @details Functional execution borrows the snapshot retained by the
  /// active quantum. Other callers receive an owning operation snapshot, so
  /// access-state invalidation is checked in both paths. The callback must not
  /// retain snapshot pointers or references beyond the owning operation's
  /// lifetime, or beyond the outer quantum for a borrowed snapshot.
  template <typename Operation>
  decltype(auto) with_vmid_snapshot(uint32_t vmid, Operation &&operation) const {
    if (GpuVmAccessBatchGuard::active())
      return std::invoke(std::forward<Operation>(operation), borrow_snapshot_vmid(vmid));
    const std::optional<GpuVmAccess> access = snapshot_vmid(vmid);
    return std::invoke(std::forward<Operation>(operation), access ? &*access : nullptr);
  }

  [[nodiscard]] VmTranslationResult translate(AddressSpaceHandle handle, uint64_t address,
                                              std::size_t size, VmAccessKind access) const;
  [[nodiscard]] VmAccessOutcome probe(AddressSpaceHandle handle, uint64_t address, std::size_t size,
                                      VmAccessKind access) const;
  [[nodiscard]] VmAccessOutcome read(AddressSpaceHandle handle, uint64_t address,
                                     std::span<std::byte> bytes) const;
  [[nodiscard]] VmAccessOutcome write(AddressSpaceHandle handle, uint64_t address,
                                      std::span<const std::byte> bytes);
  [[nodiscard]] AtomicLoadResult atomic_load(AddressSpaceHandle handle, uint64_t address,
                                             uint32_t width) const;
  [[nodiscard]] VmAccessOutcome atomic_store(AddressSpaceHandle handle, uint64_t address,
                                             uint32_t width, uint64_t value);
  [[nodiscard]] AtomicCompareExchangeResult compare_exchange(AddressSpaceHandle handle,
                                                             uint64_t address, uint32_t width,
                                                             uint64_t expected, uint64_t desired);

  [[nodiscard]] std::optional<AddressSpaceInfo> lookup(AddressSpaceHandle handle) const;
  [[nodiscard]] std::optional<AddressSpaceHandle> find_vmid(uint32_t vmid) const;
  [[nodiscard]] std::size_t active_address_spaces() const;
  [[nodiscard]] uint64_t reset_epoch() const;

  /// @brief Revoke every address space after all queues have been removed.
  /// @retval false At least one queue still retained an address space.
  [[nodiscard]] bool reset();

private:
  friend class GpuVmAccessBatchGuard;

  class Binding {
  public:
    uint32_t vmid = 0;
    uint64_t translation_epoch = 1;
    uint32_t queue_references = 0;
    std::shared_ptr<GpuVmBindingState> binding_state;
    std::shared_ptr<GpuVmAccessState> access_state;
    std::vector<std::weak_ptr<GpuVmAccessState>> pinned_access_states;
    bool legacy_cache_compatible = false;
    bool device_gart = false;
  };

  class Slot {
  public:
    uint64_t generation = 1;
    std::optional<Binding> binding;
  };

  [[nodiscard]] AddressSpaceHandle allocate_locked(Binding binding);
  [[nodiscard]] Binding *find_locked(AddressSpaceHandle handle);
  [[nodiscard]] const Binding *find_locked(AddressSpaceHandle handle) const;
  void advance_access_state_locked(Binding &binding, std::shared_ptr<GpuVmAccessState> replacement);
  void revoke_access_state_locked(Binding &binding);

  mutable util::DistributedSharedMutex mutex_;
  std::vector<Slot> slots_;
  std::vector<uint32_t> free_slots_;
  std::unordered_map<uint32_t, AddressSpaceHandle> vmid_handles_;
  AddressSpaceHandle gart_address_space_;
  uint64_t reset_epoch_ = 1;
  const uint64_t instance_id_;
  Gfx12VmConfig gfx12_config_;
};

} // namespace rocjitsu::amdgpu
