{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579258051065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579258051065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 11:47:30 2020 " "Processing started: Fri Jan 17 11:47:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579258051065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579258051065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sqrt_one_adder -c sqrt_one_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off sqrt_one_adder -c sqrt_one_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579258051065 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1579258051495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upsud/a3/tp_a3/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upsud/a3/tp_a3/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-proced " "Found design unit 1: add_sub-proced" {  } { { "../../TP_A3/add_sub.vhd" "" { Text "D:/UPSUD/A3/TP_A3/add_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579258051906 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../TP_A3/add_sub.vhd" "" { Text "D:/UPSUD/A3/TP_A3/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579258051906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579258051906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/upsud/a3/tp_a3/sqrt_one_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /upsud/a3/tp_a3/sqrt_one_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_one_adder-rtl " "Found design unit 1: sqrt_one_adder-rtl" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579258051915 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_one_adder " "Found entity 1: sqrt_one_adder" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579258051915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579258051915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sqrt_one_adder " "Elaborating entity \"sqrt_one_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579258051945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:ADDER " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:ADDER\"" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "ADDER" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579258051950 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[0\]~0 " "Converted tri-state buffer \"RX\[0\]~0\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[1\]~1 " "Converted tri-state buffer \"RX\[1\]~1\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[2\]~2 " "Converted tri-state buffer \"RX\[2\]~2\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[3\]~3 " "Converted tri-state buffer \"RX\[3\]~3\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[4\]~4 " "Converted tri-state buffer \"RX\[4\]~4\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[5\]~5 " "Converted tri-state buffer \"RX\[5\]~5\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[6\]~6 " "Converted tri-state buffer \"RX\[6\]~6\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[7\]~7 " "Converted tri-state buffer \"RX\[7\]~7\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[8\]~8 " "Converted tri-state buffer \"RX\[8\]~8\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[9\]~9 " "Converted tri-state buffer \"RX\[9\]~9\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[10\]~10 " "Converted tri-state buffer \"RX\[10\]~10\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[11\]~11 " "Converted tri-state buffer \"RX\[11\]~11\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[12\]~12 " "Converted tri-state buffer \"RX\[12\]~12\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[13\]~13 " "Converted tri-state buffer \"RX\[13\]~13\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[14\]~14 " "Converted tri-state buffer \"RX\[14\]~14\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[15\]~15 " "Converted tri-state buffer \"RX\[15\]~15\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[16\]~16 " "Converted tri-state buffer \"RX\[16\]~16\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[17\]~17 " "Converted tri-state buffer \"RX\[17\]~17\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[18\]~18 " "Converted tri-state buffer \"RX\[18\]~18\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[19\]~19 " "Converted tri-state buffer \"RX\[19\]~19\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[20\]~20 " "Converted tri-state buffer \"RX\[20\]~20\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[21\]~21 " "Converted tri-state buffer \"RX\[21\]~21\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[22\]~22 " "Converted tri-state buffer \"RX\[22\]~22\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[23\]~23 " "Converted tri-state buffer \"RX\[23\]~23\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[24\]~24 " "Converted tri-state buffer \"RX\[24\]~24\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[25\]~25 " "Converted tri-state buffer \"RX\[25\]~25\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[26\]~26 " "Converted tri-state buffer \"RX\[26\]~26\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[27\]~27 " "Converted tri-state buffer \"RX\[27\]~27\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[28\]~28 " "Converted tri-state buffer \"RX\[28\]~28\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[29\]~29 " "Converted tri-state buffer \"RX\[29\]~29\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[30\]~30 " "Converted tri-state buffer \"RX\[30\]~30\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[31\]~31 " "Converted tri-state buffer \"RX\[31\]~31\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[32\]~32 " "Converted tri-state buffer \"RX\[32\]~32\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[33\]~33 " "Converted tri-state buffer \"RX\[33\]~33\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[34\]~34 " "Converted tri-state buffer \"RX\[34\]~34\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[35\]~35 " "Converted tri-state buffer \"RX\[35\]~35\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[36\]~36 " "Converted tri-state buffer \"RX\[36\]~36\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[37\]~37 " "Converted tri-state buffer \"RX\[37\]~37\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[38\]~38 " "Converted tri-state buffer \"RX\[38\]~38\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[39\]~39 " "Converted tri-state buffer \"RX\[39\]~39\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[40\]~40 " "Converted tri-state buffer \"RX\[40\]~40\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[41\]~41 " "Converted tri-state buffer \"RX\[41\]~41\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[42\]~42 " "Converted tri-state buffer \"RX\[42\]~42\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[43\]~43 " "Converted tri-state buffer \"RX\[43\]~43\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[44\]~44 " "Converted tri-state buffer \"RX\[44\]~44\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[45\]~45 " "Converted tri-state buffer \"RX\[45\]~45\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[46\]~46 " "Converted tri-state buffer \"RX\[46\]~46\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[47\]~47 " "Converted tri-state buffer \"RX\[47\]~47\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[48\]~48 " "Converted tri-state buffer \"RX\[48\]~48\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[49\]~49 " "Converted tri-state buffer \"RX\[49\]~49\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[50\]~50 " "Converted tri-state buffer \"RX\[50\]~50\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[51\]~51 " "Converted tri-state buffer \"RX\[51\]~51\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[52\]~52 " "Converted tri-state buffer \"RX\[52\]~52\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[53\]~53 " "Converted tri-state buffer \"RX\[53\]~53\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[54\]~54 " "Converted tri-state buffer \"RX\[54\]~54\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[55\]~55 " "Converted tri-state buffer \"RX\[55\]~55\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[56\]~56 " "Converted tri-state buffer \"RX\[56\]~56\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[57\]~57 " "Converted tri-state buffer \"RX\[57\]~57\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[58\]~58 " "Converted tri-state buffer \"RX\[58\]~58\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[59\]~59 " "Converted tri-state buffer \"RX\[59\]~59\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[60\]~60 " "Converted tri-state buffer \"RX\[60\]~60\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[61\]~61 " "Converted tri-state buffer \"RX\[61\]~61\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[62\]~62 " "Converted tri-state buffer \"RX\[62\]~62\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RX\[63\]~63 " "Converted tri-state buffer \"RX\[63\]~63\" feeding internal logic into a wire" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1579258052064 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1579258052064 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../TP_A3/sqrt_one_adder.vhd" "" { Text "D:/UPSUD/A3/TP_A3/sqrt_one_adder.vhd" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1579258052756 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1579258052756 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1579258053432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579258053636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579258053636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "742 " "Implemented 742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579258053740 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579258053740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "642 " "Implemented 642 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579258053740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579258053740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579258053795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 11:47:33 2020 " "Processing ended: Fri Jan 17 11:47:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579258053795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579258053795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579258053795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579258053795 ""}
