#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 31 17:36:42 2023
# Process ID: 252868
# Current directory: /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1
# Command line: vivado -source project_1.xpr
# Log file: /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/vivado.log
# Journal file: /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg}
close_sim
reset_run synth_1
launch_runs impl_3 -to_step write_bitstream -jobs 8
wait_on_run impl_3
open_run impl_3
close_design
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
close_sim
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
close_sim
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
reset_run synth_1
launch_runs impl_3 -jobs 8
wait_on_run impl_3
open_run impl_3
close_design
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
close_sim
reset_run synth_1
launch_runs impl_3 -jobs 8
wait_on_run impl_3
open_run impl_3
close_design
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
close_sim
reset_run synth_1
launch_runs impl_3 -jobs 8
wait_on_run impl_3
open_run impl_3
close_design
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
relaunch_sim
relaunch_sim
close_sim
reset_run synth_1
launch_runs impl_3 -jobs 8
wait_on_run impl_3
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_run impl_3
close_design
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
relaunch_sim
close_sim
reset_run synth_1
launch_runs impl_3 -jobs 8
wait_on_run impl_3
open_run impl_3
close_design
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
relaunch_sim
close_sim
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
reset_run synth_1
launch_runs impl_3 -jobs 8
wait_on_run impl_3
open_run impl_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 50 -input_pins -routable_nets -name timing_1
close_design
open_run impl_3
open_run impl_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
launch_simulation
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/tb_behav.wcfg
source ntt_tb.tcl
close_sim
reset_run synth_1
launch_runs impl_3 -jobs 8
wait_on_run impl_3
open_run impl_3
report_utilization -name utilization_1
