

================================================================
== Vitis HLS Report for 'gesummv'
================================================================
* Date:           Fri Feb 21 05:24:32 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gesummv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.021 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2621|     2621|  13.105 us|  13.105 us|  2622|  2622|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_A_0 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 41 'alloca' 'buff_A_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 42 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_A_2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 43 'alloca' 'buff_A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_A_3 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 44 'alloca' 'buff_A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_A_4 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 45 'alloca' 'buff_A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buff_A_5 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 46 'alloca' 'buff_A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buff_A_6 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 47 'alloca' 'buff_A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buff_A_7 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 48 'alloca' 'buff_A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buff_A_8 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 49 'alloca' 'buff_A_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buff_A_9 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 50 'alloca' 'buff_A_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buff_A_10 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 51 'alloca' 'buff_A_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buff_A_11 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 52 'alloca' 'buff_A_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buff_A_12 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 53 'alloca' 'buff_A_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buff_A_13 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 54 'alloca' 'buff_A_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buff_A_14 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 55 'alloca' 'buff_A_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buff_A_15 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 56 'alloca' 'buff_A_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_A_16 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 57 'alloca' 'buff_A_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buff_A_17 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 58 'alloca' 'buff_A_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buff_A_18 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 59 'alloca' 'buff_A_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_A_19 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 60 'alloca' 'buff_A_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buff_A_20 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 61 'alloca' 'buff_A_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_A_21 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 62 'alloca' 'buff_A_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buff_A_22 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 63 'alloca' 'buff_A_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buff_A_23 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 64 'alloca' 'buff_A_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buff_A_24 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 65 'alloca' 'buff_A_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buff_A_25 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 66 'alloca' 'buff_A_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buff_A_26 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 67 'alloca' 'buff_A_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buff_A_27 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 68 'alloca' 'buff_A_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buff_A_28 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 69 'alloca' 'buff_A_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buff_A_29 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 70 'alloca' 'buff_A_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buff_A_30 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 71 'alloca' 'buff_A_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buff_A_31 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 72 'alloca' 'buff_A_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buff_A_32 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 73 'alloca' 'buff_A_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buff_A_33 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 74 'alloca' 'buff_A_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buff_A_34 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 75 'alloca' 'buff_A_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buff_A_35 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 76 'alloca' 'buff_A_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buff_A_36 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 77 'alloca' 'buff_A_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buff_A_37 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 78 'alloca' 'buff_A_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_A_38 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 79 'alloca' 'buff_A_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buff_A_39 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 80 'alloca' 'buff_A_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buff_A_40 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 81 'alloca' 'buff_A_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_A_41 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 82 'alloca' 'buff_A_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_A_42 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 83 'alloca' 'buff_A_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buff_A_43 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 84 'alloca' 'buff_A_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_A_44 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 85 'alloca' 'buff_A_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_A_45 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 86 'alloca' 'buff_A_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_A_46 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 87 'alloca' 'buff_A_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_A_47 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 88 'alloca' 'buff_A_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_A_48 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 89 'alloca' 'buff_A_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_A_49 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 90 'alloca' 'buff_A_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_A_50 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 91 'alloca' 'buff_A_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_A_51 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 92 'alloca' 'buff_A_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_A_52 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 93 'alloca' 'buff_A_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_A_53 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 94 'alloca' 'buff_A_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_A_54 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 95 'alloca' 'buff_A_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_A_55 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 96 'alloca' 'buff_A_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_A_56 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 97 'alloca' 'buff_A_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_A_57 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 98 'alloca' 'buff_A_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_A_58 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 99 'alloca' 'buff_A_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_A_59 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 100 'alloca' 'buff_A_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_A_60 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 101 'alloca' 'buff_A_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_A_61 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 102 'alloca' 'buff_A_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_A_62 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 103 'alloca' 'buff_A_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_A_63 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7]   --->   Operation 104 'alloca' 'buff_A_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_B_0 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 105 'alloca' 'buff_B_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_B_1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 106 'alloca' 'buff_B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buff_B_2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 107 'alloca' 'buff_B_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buff_B_3 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 108 'alloca' 'buff_B_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buff_B_4 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 109 'alloca' 'buff_B_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buff_B_5 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 110 'alloca' 'buff_B_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buff_B_6 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 111 'alloca' 'buff_B_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buff_B_7 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 112 'alloca' 'buff_B_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buff_B_8 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 113 'alloca' 'buff_B_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buff_B_9 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 114 'alloca' 'buff_B_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buff_B_10 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 115 'alloca' 'buff_B_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buff_B_11 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 116 'alloca' 'buff_B_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buff_B_12 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 117 'alloca' 'buff_B_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buff_B_13 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 118 'alloca' 'buff_B_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%buff_B_14 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 119 'alloca' 'buff_B_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%buff_B_15 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 120 'alloca' 'buff_B_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%buff_B_16 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 121 'alloca' 'buff_B_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%buff_B_17 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 122 'alloca' 'buff_B_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buff_B_18 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 123 'alloca' 'buff_B_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%buff_B_19 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 124 'alloca' 'buff_B_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buff_B_20 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 125 'alloca' 'buff_B_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%buff_B_21 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 126 'alloca' 'buff_B_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%buff_B_22 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 127 'alloca' 'buff_B_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%buff_B_23 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 128 'alloca' 'buff_B_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%buff_B_24 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 129 'alloca' 'buff_B_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buff_B_25 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 130 'alloca' 'buff_B_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%buff_B_26 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 131 'alloca' 'buff_B_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%buff_B_27 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 132 'alloca' 'buff_B_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%buff_B_28 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 133 'alloca' 'buff_B_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%buff_B_29 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 134 'alloca' 'buff_B_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%buff_B_30 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 135 'alloca' 'buff_B_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%buff_B_31 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 136 'alloca' 'buff_B_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%buff_B_32 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 137 'alloca' 'buff_B_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%buff_B_33 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 138 'alloca' 'buff_B_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%buff_B_34 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 139 'alloca' 'buff_B_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%buff_B_35 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 140 'alloca' 'buff_B_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%buff_B_36 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 141 'alloca' 'buff_B_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%buff_B_37 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 142 'alloca' 'buff_B_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%buff_B_38 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 143 'alloca' 'buff_B_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%buff_B_39 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 144 'alloca' 'buff_B_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%buff_B_40 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 145 'alloca' 'buff_B_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%buff_B_41 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 146 'alloca' 'buff_B_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%buff_B_42 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 147 'alloca' 'buff_B_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%buff_B_43 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 148 'alloca' 'buff_B_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%buff_B_44 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 149 'alloca' 'buff_B_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%buff_B_45 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 150 'alloca' 'buff_B_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%buff_B_46 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 151 'alloca' 'buff_B_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%buff_B_47 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 152 'alloca' 'buff_B_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%buff_B_48 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 153 'alloca' 'buff_B_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%buff_B_49 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 154 'alloca' 'buff_B_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%buff_B_50 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 155 'alloca' 'buff_B_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%buff_B_51 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 156 'alloca' 'buff_B_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%buff_B_52 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 157 'alloca' 'buff_B_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%buff_B_53 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 158 'alloca' 'buff_B_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%buff_B_54 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 159 'alloca' 'buff_B_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%buff_B_55 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 160 'alloca' 'buff_B_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%buff_B_56 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 161 'alloca' 'buff_B_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%buff_B_57 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 162 'alloca' 'buff_B_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%buff_B_58 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 163 'alloca' 'buff_B_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%buff_B_59 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 164 'alloca' 'buff_B_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%buff_B_60 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 165 'alloca' 'buff_B_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%buff_B_61 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 166 'alloca' 'buff_B_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%buff_B_62 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 167 'alloca' 'buff_B_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%buff_B_63 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8]   --->   Operation 168 'alloca' 'buff_B_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%buff_x = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9]   --->   Operation 169 'alloca' 'buff_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%buff_y_out = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:10]   --->   Operation 170 'alloca' 'buff_y_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:11]   --->   Operation 171 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:12]   --->   Operation 172 'alloca' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lprd_1, i32 %A, i32 %B, i32 %x, i32 %buff_x, i32 %tmp1, i32 %tmp2, i32 %buff_y_out, i32 %buff_A_0, i32 %buff_B_0, i32 %buff_A_1, i32 %buff_B_1, i32 %buff_A_2, i32 %buff_B_2, i32 %buff_A_3, i32 %buff_B_3, i32 %buff_A_4, i32 %buff_B_4, i32 %buff_A_5, i32 %buff_B_5, i32 %buff_A_6, i32 %buff_B_6, i32 %buff_A_7, i32 %buff_B_7, i32 %buff_A_8, i32 %buff_B_8, i32 %buff_A_9, i32 %buff_B_9, i32 %buff_A_10, i32 %buff_B_10, i32 %buff_A_11, i32 %buff_B_11, i32 %buff_A_12, i32 %buff_B_12, i32 %buff_A_13, i32 %buff_B_13, i32 %buff_A_14, i32 %buff_B_14, i32 %buff_A_15, i32 %buff_B_15, i32 %buff_A_16, i32 %buff_B_16, i32 %buff_A_17, i32 %buff_B_17, i32 %buff_A_18, i32 %buff_B_18, i32 %buff_A_19, i32 %buff_B_19, i32 %buff_A_20, i32 %buff_B_20, i32 %buff_A_21, i32 %buff_B_21, i32 %buff_A_22, i32 %buff_B_22, i32 %buff_A_23, i32 %buff_B_23, i32 %buff_A_24, i32 %buff_B_24, i32 %buff_A_25, i32 %buff_B_25, i32 %buff_A_26, i32 %buff_B_26, i32 %buff_A_27, i32 %buff_B_27, i32 %buff_A_28, i32 %buff_B_28, i32 %buff_A_29, i32 %buff_B_29, i32 %buff_A_30, i32 %buff_B_30, i32 %buff_A_31, i32 %buff_B_31, i32 %buff_A_32, i32 %buff_B_32, i32 %buff_A_33, i32 %buff_B_33, i32 %buff_A_34, i32 %buff_B_34, i32 %buff_A_35, i32 %buff_B_35, i32 %buff_A_36, i32 %buff_B_36, i32 %buff_A_37, i32 %buff_B_37, i32 %buff_A_38, i32 %buff_B_38, i32 %buff_A_39, i32 %buff_B_39, i32 %buff_A_40, i32 %buff_B_40, i32 %buff_A_41, i32 %buff_B_41, i32 %buff_A_42, i32 %buff_B_42, i32 %buff_A_43, i32 %buff_B_43, i32 %buff_A_44, i32 %buff_B_44, i32 %buff_A_45, i32 %buff_B_45, i32 %buff_A_46, i32 %buff_B_46, i32 %buff_A_47, i32 %buff_B_47, i32 %buff_A_48, i32 %buff_B_48, i32 %buff_A_49, i32 %buff_B_49, i32 %buff_A_50, i32 %buff_B_50, i32 %buff_A_51, i32 %buff_B_51, i32 %buff_A_52, i32 %buff_B_52, i32 %buff_A_53, i32 %buff_B_53, i32 %buff_A_54, i32 %buff_B_54, i32 %buff_A_55, i32 %buff_B_55, i32 %buff_A_56, i32 %buff_B_56, i32 %buff_A_57, i32 %buff_B_57, i32 %buff_A_58, i32 %buff_B_58, i32 %buff_A_59, i32 %buff_B_59, i32 %buff_A_60, i32 %buff_B_60, i32 %buff_A_61, i32 %buff_B_61, i32 %buff_A_62, i32 %buff_B_62, i32 %buff_A_63, i32 %buff_B_63"   --->   Operation 173 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lprd_1, i32 %A, i32 %B, i32 %x, i32 %buff_x, i32 %tmp1, i32 %tmp2, i32 %buff_y_out, i32 %buff_A_0, i32 %buff_B_0, i32 %buff_A_1, i32 %buff_B_1, i32 %buff_A_2, i32 %buff_B_2, i32 %buff_A_3, i32 %buff_B_3, i32 %buff_A_4, i32 %buff_B_4, i32 %buff_A_5, i32 %buff_B_5, i32 %buff_A_6, i32 %buff_B_6, i32 %buff_A_7, i32 %buff_B_7, i32 %buff_A_8, i32 %buff_B_8, i32 %buff_A_9, i32 %buff_B_9, i32 %buff_A_10, i32 %buff_B_10, i32 %buff_A_11, i32 %buff_B_11, i32 %buff_A_12, i32 %buff_B_12, i32 %buff_A_13, i32 %buff_B_13, i32 %buff_A_14, i32 %buff_B_14, i32 %buff_A_15, i32 %buff_B_15, i32 %buff_A_16, i32 %buff_B_16, i32 %buff_A_17, i32 %buff_B_17, i32 %buff_A_18, i32 %buff_B_18, i32 %buff_A_19, i32 %buff_B_19, i32 %buff_A_20, i32 %buff_B_20, i32 %buff_A_21, i32 %buff_B_21, i32 %buff_A_22, i32 %buff_B_22, i32 %buff_A_23, i32 %buff_B_23, i32 %buff_A_24, i32 %buff_B_24, i32 %buff_A_25, i32 %buff_B_25, i32 %buff_A_26, i32 %buff_B_26, i32 %buff_A_27, i32 %buff_B_27, i32 %buff_A_28, i32 %buff_B_28, i32 %buff_A_29, i32 %buff_B_29, i32 %buff_A_30, i32 %buff_B_30, i32 %buff_A_31, i32 %buff_B_31, i32 %buff_A_32, i32 %buff_B_32, i32 %buff_A_33, i32 %buff_B_33, i32 %buff_A_34, i32 %buff_B_34, i32 %buff_A_35, i32 %buff_B_35, i32 %buff_A_36, i32 %buff_B_36, i32 %buff_A_37, i32 %buff_B_37, i32 %buff_A_38, i32 %buff_B_38, i32 %buff_A_39, i32 %buff_B_39, i32 %buff_A_40, i32 %buff_B_40, i32 %buff_A_41, i32 %buff_B_41, i32 %buff_A_42, i32 %buff_B_42, i32 %buff_A_43, i32 %buff_B_43, i32 %buff_A_44, i32 %buff_B_44, i32 %buff_A_45, i32 %buff_B_45, i32 %buff_A_46, i32 %buff_B_46, i32 %buff_A_47, i32 %buff_B_47, i32 %buff_A_48, i32 %buff_B_48, i32 %buff_A_49, i32 %buff_B_49, i32 %buff_A_50, i32 %buff_B_50, i32 %buff_A_51, i32 %buff_B_51, i32 %buff_A_52, i32 %buff_B_52, i32 %buff_A_53, i32 %buff_B_53, i32 %buff_A_54, i32 %buff_B_54, i32 %buff_A_55, i32 %buff_B_55, i32 %buff_A_56, i32 %buff_B_56, i32 %buff_A_57, i32 %buff_B_57, i32 %buff_A_58, i32 %buff_B_58, i32 %buff_A_59, i32 %buff_B_59, i32 %buff_A_60, i32 %buff_B_60, i32 %buff_A_61, i32 %buff_B_61, i32 %buff_A_62, i32 %buff_B_62, i32 %buff_A_63, i32 %buff_B_63"   --->   Operation 174 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 175 'getelementptr' 'buff_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (0.69ns)   --->   "%buff_x_load = load i6 %buff_x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 176 'load' 'buff_x_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 177 'getelementptr' 'buff_x_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (0.69ns)   --->   "%buff_x_load_1 = load i6 %buff_x_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 178 'load' 'buff_x_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 179 [1/2] (0.69ns)   --->   "%buff_x_load = load i6 %buff_x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 179 'load' 'buff_x_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 180 [1/2] (0.69ns)   --->   "%buff_x_load_1 = load i6 %buff_x_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 180 'load' 'buff_x_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%buff_x_addr_2 = getelementptr i32 %buff_x, i64 0, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 181 'getelementptr' 'buff_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [2/2] (0.69ns)   --->   "%buff_x_load_2 = load i6 %buff_x_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 182 'load' 'buff_x_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%buff_x_addr_3 = getelementptr i32 %buff_x, i64 0, i64 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 183 'getelementptr' 'buff_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [2/2] (0.69ns)   --->   "%buff_x_load_3 = load i6 %buff_x_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 184 'load' 'buff_x_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 185 [1/2] (0.69ns)   --->   "%buff_x_load_2 = load i6 %buff_x_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 185 'load' 'buff_x_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 186 [1/2] (0.69ns)   --->   "%buff_x_load_3 = load i6 %buff_x_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 186 'load' 'buff_x_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%buff_x_addr_4 = getelementptr i32 %buff_x, i64 0, i64 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 187 'getelementptr' 'buff_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (0.69ns)   --->   "%buff_x_load_4 = load i6 %buff_x_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 188 'load' 'buff_x_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%buff_x_addr_5 = getelementptr i32 %buff_x, i64 0, i64 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 189 'getelementptr' 'buff_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [2/2] (0.69ns)   --->   "%buff_x_load_5 = load i6 %buff_x_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 190 'load' 'buff_x_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 191 [1/2] (0.69ns)   --->   "%buff_x_load_4 = load i6 %buff_x_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 191 'load' 'buff_x_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 192 [1/2] (0.69ns)   --->   "%buff_x_load_5 = load i6 %buff_x_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 192 'load' 'buff_x_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%buff_x_addr_6 = getelementptr i32 %buff_x, i64 0, i64 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 193 'getelementptr' 'buff_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [2/2] (0.69ns)   --->   "%buff_x_load_6 = load i6 %buff_x_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 194 'load' 'buff_x_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%buff_x_addr_7 = getelementptr i32 %buff_x, i64 0, i64 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 195 'getelementptr' 'buff_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [2/2] (0.69ns)   --->   "%buff_x_load_7 = load i6 %buff_x_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 196 'load' 'buff_x_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 197 [1/2] (0.69ns)   --->   "%buff_x_load_6 = load i6 %buff_x_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 197 'load' 'buff_x_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 198 [1/2] (0.69ns)   --->   "%buff_x_load_7 = load i6 %buff_x_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 198 'load' 'buff_x_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%buff_x_addr_8 = getelementptr i32 %buff_x, i64 0, i64 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 199 'getelementptr' 'buff_x_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [2/2] (0.69ns)   --->   "%buff_x_load_8 = load i6 %buff_x_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 200 'load' 'buff_x_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%buff_x_addr_9 = getelementptr i32 %buff_x, i64 0, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 201 'getelementptr' 'buff_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [2/2] (0.69ns)   --->   "%buff_x_load_9 = load i6 %buff_x_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 202 'load' 'buff_x_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 203 [1/2] (0.69ns)   --->   "%buff_x_load_8 = load i6 %buff_x_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 203 'load' 'buff_x_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 204 [1/2] (0.69ns)   --->   "%buff_x_load_9 = load i6 %buff_x_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 204 'load' 'buff_x_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%buff_x_addr_10 = getelementptr i32 %buff_x, i64 0, i64 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 205 'getelementptr' 'buff_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [2/2] (0.69ns)   --->   "%buff_x_load_10 = load i6 %buff_x_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 206 'load' 'buff_x_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%buff_x_addr_11 = getelementptr i32 %buff_x, i64 0, i64 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 207 'getelementptr' 'buff_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [2/2] (0.69ns)   --->   "%buff_x_load_11 = load i6 %buff_x_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 208 'load' 'buff_x_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 209 [1/2] (0.69ns)   --->   "%buff_x_load_10 = load i6 %buff_x_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 209 'load' 'buff_x_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 210 [1/2] (0.69ns)   --->   "%buff_x_load_11 = load i6 %buff_x_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 210 'load' 'buff_x_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%buff_x_addr_12 = getelementptr i32 %buff_x, i64 0, i64 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 211 'getelementptr' 'buff_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [2/2] (0.69ns)   --->   "%buff_x_load_12 = load i6 %buff_x_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 212 'load' 'buff_x_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%buff_x_addr_13 = getelementptr i32 %buff_x, i64 0, i64 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 213 'getelementptr' 'buff_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [2/2] (0.69ns)   --->   "%buff_x_load_13 = load i6 %buff_x_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 214 'load' 'buff_x_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 215 [1/2] (0.69ns)   --->   "%buff_x_load_12 = load i6 %buff_x_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 215 'load' 'buff_x_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 216 [1/2] (0.69ns)   --->   "%buff_x_load_13 = load i6 %buff_x_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 216 'load' 'buff_x_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%buff_x_addr_14 = getelementptr i32 %buff_x, i64 0, i64 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 217 'getelementptr' 'buff_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [2/2] (0.69ns)   --->   "%buff_x_load_14 = load i6 %buff_x_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 218 'load' 'buff_x_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%buff_x_addr_15 = getelementptr i32 %buff_x, i64 0, i64 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 219 'getelementptr' 'buff_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [2/2] (0.69ns)   --->   "%buff_x_load_15 = load i6 %buff_x_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 220 'load' 'buff_x_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 221 [1/2] (0.69ns)   --->   "%buff_x_load_14 = load i6 %buff_x_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 221 'load' 'buff_x_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 222 [1/2] (0.69ns)   --->   "%buff_x_load_15 = load i6 %buff_x_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 222 'load' 'buff_x_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%buff_x_addr_16 = getelementptr i32 %buff_x, i64 0, i64 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 223 'getelementptr' 'buff_x_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [2/2] (0.69ns)   --->   "%buff_x_load_16 = load i6 %buff_x_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 224 'load' 'buff_x_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%buff_x_addr_17 = getelementptr i32 %buff_x, i64 0, i64 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 225 'getelementptr' 'buff_x_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [2/2] (0.69ns)   --->   "%buff_x_load_17 = load i6 %buff_x_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 226 'load' 'buff_x_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 227 [1/2] (0.69ns)   --->   "%buff_x_load_16 = load i6 %buff_x_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 227 'load' 'buff_x_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 228 [1/2] (0.69ns)   --->   "%buff_x_load_17 = load i6 %buff_x_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 228 'load' 'buff_x_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%buff_x_addr_18 = getelementptr i32 %buff_x, i64 0, i64 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 229 'getelementptr' 'buff_x_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [2/2] (0.69ns)   --->   "%buff_x_load_18 = load i6 %buff_x_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 230 'load' 'buff_x_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%buff_x_addr_19 = getelementptr i32 %buff_x, i64 0, i64 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 231 'getelementptr' 'buff_x_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [2/2] (0.69ns)   --->   "%buff_x_load_19 = load i6 %buff_x_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 232 'load' 'buff_x_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 0.69>
ST_13 : Operation 233 [1/2] (0.69ns)   --->   "%buff_x_load_18 = load i6 %buff_x_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 233 'load' 'buff_x_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 234 [1/2] (0.69ns)   --->   "%buff_x_load_19 = load i6 %buff_x_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 234 'load' 'buff_x_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%buff_x_addr_20 = getelementptr i32 %buff_x, i64 0, i64 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 235 'getelementptr' 'buff_x_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [2/2] (0.69ns)   --->   "%buff_x_load_20 = load i6 %buff_x_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 236 'load' 'buff_x_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%buff_x_addr_21 = getelementptr i32 %buff_x, i64 0, i64 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 237 'getelementptr' 'buff_x_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [2/2] (0.69ns)   --->   "%buff_x_load_21 = load i6 %buff_x_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 238 'load' 'buff_x_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 0.69>
ST_14 : Operation 239 [1/2] (0.69ns)   --->   "%buff_x_load_20 = load i6 %buff_x_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 239 'load' 'buff_x_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 240 [1/2] (0.69ns)   --->   "%buff_x_load_21 = load i6 %buff_x_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 240 'load' 'buff_x_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%buff_x_addr_22 = getelementptr i32 %buff_x, i64 0, i64 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 241 'getelementptr' 'buff_x_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [2/2] (0.69ns)   --->   "%buff_x_load_22 = load i6 %buff_x_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 242 'load' 'buff_x_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%buff_x_addr_23 = getelementptr i32 %buff_x, i64 0, i64 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 243 'getelementptr' 'buff_x_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [2/2] (0.69ns)   --->   "%buff_x_load_23 = load i6 %buff_x_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 244 'load' 'buff_x_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 0.69>
ST_15 : Operation 245 [1/2] (0.69ns)   --->   "%buff_x_load_22 = load i6 %buff_x_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 245 'load' 'buff_x_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 246 [1/2] (0.69ns)   --->   "%buff_x_load_23 = load i6 %buff_x_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 246 'load' 'buff_x_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%buff_x_addr_24 = getelementptr i32 %buff_x, i64 0, i64 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 247 'getelementptr' 'buff_x_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [2/2] (0.69ns)   --->   "%buff_x_load_24 = load i6 %buff_x_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 248 'load' 'buff_x_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%buff_x_addr_25 = getelementptr i32 %buff_x, i64 0, i64 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 249 'getelementptr' 'buff_x_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [2/2] (0.69ns)   --->   "%buff_x_load_25 = load i6 %buff_x_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 250 'load' 'buff_x_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 0.69>
ST_16 : Operation 251 [1/2] (0.69ns)   --->   "%buff_x_load_24 = load i6 %buff_x_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 251 'load' 'buff_x_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 252 [1/2] (0.69ns)   --->   "%buff_x_load_25 = load i6 %buff_x_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 252 'load' 'buff_x_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%buff_x_addr_26 = getelementptr i32 %buff_x, i64 0, i64 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 253 'getelementptr' 'buff_x_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [2/2] (0.69ns)   --->   "%buff_x_load_26 = load i6 %buff_x_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 254 'load' 'buff_x_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%buff_x_addr_27 = getelementptr i32 %buff_x, i64 0, i64 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 255 'getelementptr' 'buff_x_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 256 [2/2] (0.69ns)   --->   "%buff_x_load_27 = load i6 %buff_x_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 256 'load' 'buff_x_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 0.69>
ST_17 : Operation 257 [1/2] (0.69ns)   --->   "%buff_x_load_26 = load i6 %buff_x_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 257 'load' 'buff_x_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 258 [1/2] (0.69ns)   --->   "%buff_x_load_27 = load i6 %buff_x_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 258 'load' 'buff_x_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%buff_x_addr_28 = getelementptr i32 %buff_x, i64 0, i64 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 259 'getelementptr' 'buff_x_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [2/2] (0.69ns)   --->   "%buff_x_load_28 = load i6 %buff_x_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 260 'load' 'buff_x_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%buff_x_addr_29 = getelementptr i32 %buff_x, i64 0, i64 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 261 'getelementptr' 'buff_x_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [2/2] (0.69ns)   --->   "%buff_x_load_29 = load i6 %buff_x_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 262 'load' 'buff_x_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 0.69>
ST_18 : Operation 263 [1/2] (0.69ns)   --->   "%buff_x_load_28 = load i6 %buff_x_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 263 'load' 'buff_x_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 264 [1/2] (0.69ns)   --->   "%buff_x_load_29 = load i6 %buff_x_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 264 'load' 'buff_x_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%buff_x_addr_30 = getelementptr i32 %buff_x, i64 0, i64 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 265 'getelementptr' 'buff_x_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [2/2] (0.69ns)   --->   "%buff_x_load_30 = load i6 %buff_x_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 266 'load' 'buff_x_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%buff_x_addr_31 = getelementptr i32 %buff_x, i64 0, i64 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 267 'getelementptr' 'buff_x_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [2/2] (0.69ns)   --->   "%buff_x_load_31 = load i6 %buff_x_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 268 'load' 'buff_x_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 0.69>
ST_19 : Operation 269 [1/2] (0.69ns)   --->   "%buff_x_load_30 = load i6 %buff_x_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 269 'load' 'buff_x_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 270 [1/2] (0.69ns)   --->   "%buff_x_load_31 = load i6 %buff_x_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 270 'load' 'buff_x_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%buff_x_addr_32 = getelementptr i32 %buff_x, i64 0, i64 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 271 'getelementptr' 'buff_x_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [2/2] (0.69ns)   --->   "%buff_x_load_32 = load i6 %buff_x_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 272 'load' 'buff_x_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%buff_x_addr_33 = getelementptr i32 %buff_x, i64 0, i64 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 273 'getelementptr' 'buff_x_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [2/2] (0.69ns)   --->   "%buff_x_load_33 = load i6 %buff_x_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 274 'load' 'buff_x_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 0.69>
ST_20 : Operation 275 [1/2] (0.69ns)   --->   "%buff_x_load_32 = load i6 %buff_x_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 275 'load' 'buff_x_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 276 [1/2] (0.69ns)   --->   "%buff_x_load_33 = load i6 %buff_x_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 276 'load' 'buff_x_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%buff_x_addr_34 = getelementptr i32 %buff_x, i64 0, i64 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 277 'getelementptr' 'buff_x_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [2/2] (0.69ns)   --->   "%buff_x_load_34 = load i6 %buff_x_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 278 'load' 'buff_x_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%buff_x_addr_35 = getelementptr i32 %buff_x, i64 0, i64 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 279 'getelementptr' 'buff_x_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 280 [2/2] (0.69ns)   --->   "%buff_x_load_35 = load i6 %buff_x_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 280 'load' 'buff_x_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 0.69>
ST_21 : Operation 281 [1/2] (0.69ns)   --->   "%buff_x_load_34 = load i6 %buff_x_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 281 'load' 'buff_x_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 282 [1/2] (0.69ns)   --->   "%buff_x_load_35 = load i6 %buff_x_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 282 'load' 'buff_x_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%buff_x_addr_36 = getelementptr i32 %buff_x, i64 0, i64 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 283 'getelementptr' 'buff_x_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [2/2] (0.69ns)   --->   "%buff_x_load_36 = load i6 %buff_x_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 284 'load' 'buff_x_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%buff_x_addr_37 = getelementptr i32 %buff_x, i64 0, i64 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 285 'getelementptr' 'buff_x_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [2/2] (0.69ns)   --->   "%buff_x_load_37 = load i6 %buff_x_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 286 'load' 'buff_x_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 0.69>
ST_22 : Operation 287 [1/2] (0.69ns)   --->   "%buff_x_load_36 = load i6 %buff_x_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 287 'load' 'buff_x_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 288 [1/2] (0.69ns)   --->   "%buff_x_load_37 = load i6 %buff_x_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 288 'load' 'buff_x_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%buff_x_addr_38 = getelementptr i32 %buff_x, i64 0, i64 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 289 'getelementptr' 'buff_x_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [2/2] (0.69ns)   --->   "%buff_x_load_38 = load i6 %buff_x_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 290 'load' 'buff_x_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%buff_x_addr_39 = getelementptr i32 %buff_x, i64 0, i64 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 291 'getelementptr' 'buff_x_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [2/2] (0.69ns)   --->   "%buff_x_load_39 = load i6 %buff_x_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 292 'load' 'buff_x_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 0.69>
ST_23 : Operation 293 [1/2] (0.69ns)   --->   "%buff_x_load_38 = load i6 %buff_x_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 293 'load' 'buff_x_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 294 [1/2] (0.69ns)   --->   "%buff_x_load_39 = load i6 %buff_x_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 294 'load' 'buff_x_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "%buff_x_addr_40 = getelementptr i32 %buff_x, i64 0, i64 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 295 'getelementptr' 'buff_x_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 296 [2/2] (0.69ns)   --->   "%buff_x_load_40 = load i6 %buff_x_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 296 'load' 'buff_x_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%buff_x_addr_41 = getelementptr i32 %buff_x, i64 0, i64 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 297 'getelementptr' 'buff_x_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 298 [2/2] (0.69ns)   --->   "%buff_x_load_41 = load i6 %buff_x_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 298 'load' 'buff_x_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 0.69>
ST_24 : Operation 299 [1/2] (0.69ns)   --->   "%buff_x_load_40 = load i6 %buff_x_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 299 'load' 'buff_x_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 300 [1/2] (0.69ns)   --->   "%buff_x_load_41 = load i6 %buff_x_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 300 'load' 'buff_x_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%buff_x_addr_42 = getelementptr i32 %buff_x, i64 0, i64 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 301 'getelementptr' 'buff_x_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [2/2] (0.69ns)   --->   "%buff_x_load_42 = load i6 %buff_x_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 302 'load' 'buff_x_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%buff_x_addr_43 = getelementptr i32 %buff_x, i64 0, i64 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 303 'getelementptr' 'buff_x_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [2/2] (0.69ns)   --->   "%buff_x_load_43 = load i6 %buff_x_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 304 'load' 'buff_x_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 0.69>
ST_25 : Operation 305 [1/2] (0.69ns)   --->   "%buff_x_load_42 = load i6 %buff_x_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 305 'load' 'buff_x_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 306 [1/2] (0.69ns)   --->   "%buff_x_load_43 = load i6 %buff_x_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 306 'load' 'buff_x_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%buff_x_addr_44 = getelementptr i32 %buff_x, i64 0, i64 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 307 'getelementptr' 'buff_x_addr_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [2/2] (0.69ns)   --->   "%buff_x_load_44 = load i6 %buff_x_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 308 'load' 'buff_x_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%buff_x_addr_45 = getelementptr i32 %buff_x, i64 0, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 309 'getelementptr' 'buff_x_addr_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [2/2] (0.69ns)   --->   "%buff_x_load_45 = load i6 %buff_x_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 310 'load' 'buff_x_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 0.69>
ST_26 : Operation 311 [1/2] (0.69ns)   --->   "%buff_x_load_44 = load i6 %buff_x_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 311 'load' 'buff_x_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 312 [1/2] (0.69ns)   --->   "%buff_x_load_45 = load i6 %buff_x_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 312 'load' 'buff_x_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%buff_x_addr_46 = getelementptr i32 %buff_x, i64 0, i64 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 313 'getelementptr' 'buff_x_addr_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 314 [2/2] (0.69ns)   --->   "%buff_x_load_46 = load i6 %buff_x_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 314 'load' 'buff_x_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%buff_x_addr_47 = getelementptr i32 %buff_x, i64 0, i64 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 315 'getelementptr' 'buff_x_addr_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [2/2] (0.69ns)   --->   "%buff_x_load_47 = load i6 %buff_x_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 316 'load' 'buff_x_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 0.69>
ST_27 : Operation 317 [1/2] (0.69ns)   --->   "%buff_x_load_46 = load i6 %buff_x_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 317 'load' 'buff_x_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 318 [1/2] (0.69ns)   --->   "%buff_x_load_47 = load i6 %buff_x_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 318 'load' 'buff_x_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 319 [1/1] (0.00ns)   --->   "%buff_x_addr_48 = getelementptr i32 %buff_x, i64 0, i64 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 319 'getelementptr' 'buff_x_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 320 [2/2] (0.69ns)   --->   "%buff_x_load_48 = load i6 %buff_x_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 320 'load' 'buff_x_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 321 [1/1] (0.00ns)   --->   "%buff_x_addr_49 = getelementptr i32 %buff_x, i64 0, i64 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 321 'getelementptr' 'buff_x_addr_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 322 [2/2] (0.69ns)   --->   "%buff_x_load_49 = load i6 %buff_x_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 322 'load' 'buff_x_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 0.69>
ST_28 : Operation 323 [1/2] (0.69ns)   --->   "%buff_x_load_48 = load i6 %buff_x_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 323 'load' 'buff_x_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 324 [1/2] (0.69ns)   --->   "%buff_x_load_49 = load i6 %buff_x_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 324 'load' 'buff_x_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 325 [1/1] (0.00ns)   --->   "%buff_x_addr_50 = getelementptr i32 %buff_x, i64 0, i64 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 325 'getelementptr' 'buff_x_addr_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 326 [2/2] (0.69ns)   --->   "%buff_x_load_50 = load i6 %buff_x_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 326 'load' 'buff_x_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%buff_x_addr_51 = getelementptr i32 %buff_x, i64 0, i64 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 327 'getelementptr' 'buff_x_addr_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [2/2] (0.69ns)   --->   "%buff_x_load_51 = load i6 %buff_x_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 328 'load' 'buff_x_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 0.69>
ST_29 : Operation 329 [1/2] (0.69ns)   --->   "%buff_x_load_50 = load i6 %buff_x_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 329 'load' 'buff_x_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 330 [1/2] (0.69ns)   --->   "%buff_x_load_51 = load i6 %buff_x_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 330 'load' 'buff_x_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 331 [1/1] (0.00ns)   --->   "%buff_x_addr_52 = getelementptr i32 %buff_x, i64 0, i64 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 331 'getelementptr' 'buff_x_addr_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 332 [2/2] (0.69ns)   --->   "%buff_x_load_52 = load i6 %buff_x_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 332 'load' 'buff_x_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 333 [1/1] (0.00ns)   --->   "%buff_x_addr_53 = getelementptr i32 %buff_x, i64 0, i64 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 333 'getelementptr' 'buff_x_addr_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 334 [2/2] (0.69ns)   --->   "%buff_x_load_53 = load i6 %buff_x_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 334 'load' 'buff_x_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 0.69>
ST_30 : Operation 335 [1/2] (0.69ns)   --->   "%buff_x_load_52 = load i6 %buff_x_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 335 'load' 'buff_x_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 336 [1/2] (0.69ns)   --->   "%buff_x_load_53 = load i6 %buff_x_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 336 'load' 'buff_x_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 337 [1/1] (0.00ns)   --->   "%buff_x_addr_54 = getelementptr i32 %buff_x, i64 0, i64 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 337 'getelementptr' 'buff_x_addr_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 338 [2/2] (0.69ns)   --->   "%buff_x_load_54 = load i6 %buff_x_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 338 'load' 'buff_x_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 339 [1/1] (0.00ns)   --->   "%buff_x_addr_55 = getelementptr i32 %buff_x, i64 0, i64 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 339 'getelementptr' 'buff_x_addr_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 340 [2/2] (0.69ns)   --->   "%buff_x_load_55 = load i6 %buff_x_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 340 'load' 'buff_x_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 0.69>
ST_31 : Operation 341 [1/2] (0.69ns)   --->   "%buff_x_load_54 = load i6 %buff_x_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 341 'load' 'buff_x_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 342 [1/2] (0.69ns)   --->   "%buff_x_load_55 = load i6 %buff_x_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 342 'load' 'buff_x_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%buff_x_addr_56 = getelementptr i32 %buff_x, i64 0, i64 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 343 'getelementptr' 'buff_x_addr_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 344 [2/2] (0.69ns)   --->   "%buff_x_load_56 = load i6 %buff_x_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 344 'load' 'buff_x_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 345 [1/1] (0.00ns)   --->   "%buff_x_addr_57 = getelementptr i32 %buff_x, i64 0, i64 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 345 'getelementptr' 'buff_x_addr_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 346 [2/2] (0.69ns)   --->   "%buff_x_load_57 = load i6 %buff_x_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 346 'load' 'buff_x_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 0.69>
ST_32 : Operation 347 [1/2] (0.69ns)   --->   "%buff_x_load_56 = load i6 %buff_x_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 347 'load' 'buff_x_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 348 [1/2] (0.69ns)   --->   "%buff_x_load_57 = load i6 %buff_x_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 348 'load' 'buff_x_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 349 [1/1] (0.00ns)   --->   "%buff_x_addr_58 = getelementptr i32 %buff_x, i64 0, i64 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 349 'getelementptr' 'buff_x_addr_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 350 [2/2] (0.69ns)   --->   "%buff_x_load_58 = load i6 %buff_x_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 350 'load' 'buff_x_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 351 [1/1] (0.00ns)   --->   "%buff_x_addr_59 = getelementptr i32 %buff_x, i64 0, i64 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 351 'getelementptr' 'buff_x_addr_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 352 [2/2] (0.69ns)   --->   "%buff_x_load_59 = load i6 %buff_x_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 352 'load' 'buff_x_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 0.69>
ST_33 : Operation 353 [1/2] (0.69ns)   --->   "%buff_x_load_58 = load i6 %buff_x_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 353 'load' 'buff_x_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 354 [1/2] (0.69ns)   --->   "%buff_x_load_59 = load i6 %buff_x_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 354 'load' 'buff_x_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 355 [1/1] (0.00ns)   --->   "%buff_x_addr_60 = getelementptr i32 %buff_x, i64 0, i64 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 355 'getelementptr' 'buff_x_addr_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 356 [2/2] (0.69ns)   --->   "%buff_x_load_60 = load i6 %buff_x_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 356 'load' 'buff_x_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 357 [1/1] (0.00ns)   --->   "%buff_x_addr_61 = getelementptr i32 %buff_x, i64 0, i64 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 357 'getelementptr' 'buff_x_addr_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 358 [2/2] (0.69ns)   --->   "%buff_x_load_61 = load i6 %buff_x_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 358 'load' 'buff_x_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 0.69>
ST_34 : Operation 359 [1/2] (0.69ns)   --->   "%buff_x_load_60 = load i6 %buff_x_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 359 'load' 'buff_x_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 360 [1/2] (0.69ns)   --->   "%buff_x_load_61 = load i6 %buff_x_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 360 'load' 'buff_x_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%buff_x_addr_62 = getelementptr i32 %buff_x, i64 0, i64 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 361 'getelementptr' 'buff_x_addr_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 362 [2/2] (0.69ns)   --->   "%buff_x_load_62 = load i6 %buff_x_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 362 'load' 'buff_x_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "%buff_x_addr_63 = getelementptr i32 %buff_x, i64 0, i64 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 363 'getelementptr' 'buff_x_addr_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 364 [2/2] (0.69ns)   --->   "%buff_x_load_63 = load i6 %buff_x_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 364 'load' 'buff_x_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 0.69>
ST_35 : Operation 365 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 365 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 366 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 366 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 367 [1/2] (0.69ns)   --->   "%buff_x_load_62 = load i6 %buff_x_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 367 'load' 'buff_x_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 368 [1/2] (0.69ns)   --->   "%buff_x_load_63 = load i6 %buff_x_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 368 'load' 'buff_x_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 369 [2/2] (0.00ns)   --->   "%call_ln27 = call void @gesummv_Pipeline_lp1, i32 %tmp1, i32 %buff_A_0, i32 %alpha_read, i32 %buff_x_load, i32 %buff_A_1, i32 %buff_x_load_1, i32 %buff_A_2, i32 %buff_x_load_2, i32 %buff_A_3, i32 %buff_x_load_3, i32 %buff_A_4, i32 %buff_x_load_4, i32 %buff_A_5, i32 %buff_x_load_5, i32 %buff_A_6, i32 %buff_x_load_6, i32 %buff_A_7, i32 %buff_x_load_7, i32 %buff_A_8, i32 %buff_x_load_8, i32 %buff_A_9, i32 %buff_x_load_9, i32 %buff_A_10, i32 %buff_x_load_10, i32 %buff_A_11, i32 %buff_x_load_11, i32 %buff_A_12, i32 %buff_x_load_12, i32 %buff_A_13, i32 %buff_x_load_13, i32 %buff_A_14, i32 %buff_x_load_14, i32 %buff_A_15, i32 %buff_x_load_15, i32 %buff_A_16, i32 %buff_x_load_16, i32 %buff_A_17, i32 %buff_x_load_17, i32 %buff_A_18, i32 %buff_x_load_18, i32 %buff_A_19, i32 %buff_x_load_19, i32 %buff_A_20, i32 %buff_x_load_20, i32 %buff_A_21, i32 %buff_x_load_21, i32 %buff_A_22, i32 %buff_x_load_22, i32 %buff_A_23, i32 %buff_x_load_23, i32 %buff_A_24, i32 %buff_x_load_24, i32 %buff_A_25, i32 %buff_x_load_25, i32 %buff_A_26, i32 %buff_x_load_26, i32 %buff_A_27, i32 %buff_x_load_27, i32 %buff_A_28, i32 %buff_x_load_28, i32 %buff_A_29, i32 %buff_x_load_29, i32 %buff_A_30, i32 %buff_x_load_30, i32 %buff_A_31, i32 %buff_x_load_31, i32 %buff_A_32, i32 %buff_x_load_32, i32 %buff_A_33, i32 %buff_x_load_33, i32 %buff_A_34, i32 %buff_x_load_34, i32 %buff_A_35, i32 %buff_x_load_35, i32 %buff_A_36, i32 %buff_x_load_36, i32 %buff_A_37, i32 %buff_x_load_37, i32 %buff_A_38, i32 %buff_x_load_38, i32 %buff_A_39, i32 %buff_x_load_39, i32 %buff_A_40, i32 %buff_x_load_40, i32 %buff_A_41, i32 %buff_x_load_41, i32 %buff_A_42, i32 %buff_x_load_42, i32 %buff_A_43, i32 %buff_x_load_43, i32 %buff_A_44, i32 %buff_x_load_44, i32 %buff_A_45, i32 %buff_x_load_45, i32 %buff_A_46, i32 %buff_x_load_46, i32 %buff_A_47, i32 %buff_x_load_47, i32 %buff_A_48, i32 %buff_x_load_48, i32 %buff_A_49, i32 %buff_x_load_49, i32 %buff_A_50, i32 %buff_x_load_50, i32 %buff_A_51, i32 %buff_x_load_51, i32 %buff_A_52, i32 %buff_x_load_52, i32 %buff_A_53, i32 %buff_x_load_53, i32 %buff_A_54, i32 %buff_x_load_54, i32 %buff_A_55, i32 %buff_x_load_55, i32 %buff_A_56, i32 %buff_x_load_56, i32 %buff_A_57, i32 %buff_x_load_57, i32 %buff_A_58, i32 %buff_x_load_58, i32 %buff_A_59, i32 %buff_x_load_59, i32 %buff_A_60, i32 %buff_x_load_60, i32 %buff_A_61, i32 %buff_x_load_61, i32 %buff_A_62, i32 %buff_x_load_62, i32 %buff_A_63, i32 %buff_x_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 369 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 370 [2/2] (0.00ns)   --->   "%call_ln27 = call void @gesummv_Pipeline_lp3, i32 %tmp2, i32 %buff_B_0, i32 %beta_read, i32 %buff_x_load, i32 %buff_B_1, i32 %buff_x_load_1, i32 %buff_B_2, i32 %buff_x_load_2, i32 %buff_B_3, i32 %buff_x_load_3, i32 %buff_B_4, i32 %buff_x_load_4, i32 %buff_B_5, i32 %buff_x_load_5, i32 %buff_B_6, i32 %buff_x_load_6, i32 %buff_B_7, i32 %buff_x_load_7, i32 %buff_B_8, i32 %buff_x_load_8, i32 %buff_B_9, i32 %buff_x_load_9, i32 %buff_B_10, i32 %buff_x_load_10, i32 %buff_B_11, i32 %buff_x_load_11, i32 %buff_B_12, i32 %buff_x_load_12, i32 %buff_B_13, i32 %buff_x_load_13, i32 %buff_B_14, i32 %buff_x_load_14, i32 %buff_B_15, i32 %buff_x_load_15, i32 %buff_B_16, i32 %buff_x_load_16, i32 %buff_B_17, i32 %buff_x_load_17, i32 %buff_B_18, i32 %buff_x_load_18, i32 %buff_B_19, i32 %buff_x_load_19, i32 %buff_B_20, i32 %buff_x_load_20, i32 %buff_B_21, i32 %buff_x_load_21, i32 %buff_B_22, i32 %buff_x_load_22, i32 %buff_B_23, i32 %buff_x_load_23, i32 %buff_B_24, i32 %buff_x_load_24, i32 %buff_B_25, i32 %buff_x_load_25, i32 %buff_B_26, i32 %buff_x_load_26, i32 %buff_B_27, i32 %buff_x_load_27, i32 %buff_B_28, i32 %buff_x_load_28, i32 %buff_B_29, i32 %buff_x_load_29, i32 %buff_B_30, i32 %buff_x_load_30, i32 %buff_B_31, i32 %buff_x_load_31, i32 %buff_B_32, i32 %buff_x_load_32, i32 %buff_B_33, i32 %buff_x_load_33, i32 %buff_B_34, i32 %buff_x_load_34, i32 %buff_B_35, i32 %buff_x_load_35, i32 %buff_B_36, i32 %buff_x_load_36, i32 %buff_B_37, i32 %buff_x_load_37, i32 %buff_B_38, i32 %buff_x_load_38, i32 %buff_B_39, i32 %buff_x_load_39, i32 %buff_B_40, i32 %buff_x_load_40, i32 %buff_B_41, i32 %buff_x_load_41, i32 %buff_B_42, i32 %buff_x_load_42, i32 %buff_B_43, i32 %buff_x_load_43, i32 %buff_B_44, i32 %buff_x_load_44, i32 %buff_B_45, i32 %buff_x_load_45, i32 %buff_B_46, i32 %buff_x_load_46, i32 %buff_B_47, i32 %buff_x_load_47, i32 %buff_B_48, i32 %buff_x_load_48, i32 %buff_B_49, i32 %buff_x_load_49, i32 %buff_B_50, i32 %buff_x_load_50, i32 %buff_B_51, i32 %buff_x_load_51, i32 %buff_B_52, i32 %buff_x_load_52, i32 %buff_B_53, i32 %buff_x_load_53, i32 %buff_B_54, i32 %buff_x_load_54, i32 %buff_B_55, i32 %buff_x_load_55, i32 %buff_B_56, i32 %buff_x_load_56, i32 %buff_B_57, i32 %buff_x_load_57, i32 %buff_B_58, i32 %buff_x_load_58, i32 %buff_B_59, i32 %buff_x_load_59, i32 %buff_B_60, i32 %buff_x_load_60, i32 %buff_B_61, i32 %buff_x_load_61, i32 %buff_B_62, i32 %buff_x_load_62, i32 %buff_B_63, i32 %buff_x_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 370 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 371 [1/2] (0.00ns)   --->   "%call_ln27 = call void @gesummv_Pipeline_lp1, i32 %tmp1, i32 %buff_A_0, i32 %alpha_read, i32 %buff_x_load, i32 %buff_A_1, i32 %buff_x_load_1, i32 %buff_A_2, i32 %buff_x_load_2, i32 %buff_A_3, i32 %buff_x_load_3, i32 %buff_A_4, i32 %buff_x_load_4, i32 %buff_A_5, i32 %buff_x_load_5, i32 %buff_A_6, i32 %buff_x_load_6, i32 %buff_A_7, i32 %buff_x_load_7, i32 %buff_A_8, i32 %buff_x_load_8, i32 %buff_A_9, i32 %buff_x_load_9, i32 %buff_A_10, i32 %buff_x_load_10, i32 %buff_A_11, i32 %buff_x_load_11, i32 %buff_A_12, i32 %buff_x_load_12, i32 %buff_A_13, i32 %buff_x_load_13, i32 %buff_A_14, i32 %buff_x_load_14, i32 %buff_A_15, i32 %buff_x_load_15, i32 %buff_A_16, i32 %buff_x_load_16, i32 %buff_A_17, i32 %buff_x_load_17, i32 %buff_A_18, i32 %buff_x_load_18, i32 %buff_A_19, i32 %buff_x_load_19, i32 %buff_A_20, i32 %buff_x_load_20, i32 %buff_A_21, i32 %buff_x_load_21, i32 %buff_A_22, i32 %buff_x_load_22, i32 %buff_A_23, i32 %buff_x_load_23, i32 %buff_A_24, i32 %buff_x_load_24, i32 %buff_A_25, i32 %buff_x_load_25, i32 %buff_A_26, i32 %buff_x_load_26, i32 %buff_A_27, i32 %buff_x_load_27, i32 %buff_A_28, i32 %buff_x_load_28, i32 %buff_A_29, i32 %buff_x_load_29, i32 %buff_A_30, i32 %buff_x_load_30, i32 %buff_A_31, i32 %buff_x_load_31, i32 %buff_A_32, i32 %buff_x_load_32, i32 %buff_A_33, i32 %buff_x_load_33, i32 %buff_A_34, i32 %buff_x_load_34, i32 %buff_A_35, i32 %buff_x_load_35, i32 %buff_A_36, i32 %buff_x_load_36, i32 %buff_A_37, i32 %buff_x_load_37, i32 %buff_A_38, i32 %buff_x_load_38, i32 %buff_A_39, i32 %buff_x_load_39, i32 %buff_A_40, i32 %buff_x_load_40, i32 %buff_A_41, i32 %buff_x_load_41, i32 %buff_A_42, i32 %buff_x_load_42, i32 %buff_A_43, i32 %buff_x_load_43, i32 %buff_A_44, i32 %buff_x_load_44, i32 %buff_A_45, i32 %buff_x_load_45, i32 %buff_A_46, i32 %buff_x_load_46, i32 %buff_A_47, i32 %buff_x_load_47, i32 %buff_A_48, i32 %buff_x_load_48, i32 %buff_A_49, i32 %buff_x_load_49, i32 %buff_A_50, i32 %buff_x_load_50, i32 %buff_A_51, i32 %buff_x_load_51, i32 %buff_A_52, i32 %buff_x_load_52, i32 %buff_A_53, i32 %buff_x_load_53, i32 %buff_A_54, i32 %buff_x_load_54, i32 %buff_A_55, i32 %buff_x_load_55, i32 %buff_A_56, i32 %buff_x_load_56, i32 %buff_A_57, i32 %buff_x_load_57, i32 %buff_A_58, i32 %buff_x_load_58, i32 %buff_A_59, i32 %buff_x_load_59, i32 %buff_A_60, i32 %buff_x_load_60, i32 %buff_A_61, i32 %buff_x_load_61, i32 %buff_A_62, i32 %buff_x_load_62, i32 %buff_A_63, i32 %buff_x_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 371 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 372 [1/2] (0.00ns)   --->   "%call_ln27 = call void @gesummv_Pipeline_lp3, i32 %tmp2, i32 %buff_B_0, i32 %beta_read, i32 %buff_x_load, i32 %buff_B_1, i32 %buff_x_load_1, i32 %buff_B_2, i32 %buff_x_load_2, i32 %buff_B_3, i32 %buff_x_load_3, i32 %buff_B_4, i32 %buff_x_load_4, i32 %buff_B_5, i32 %buff_x_load_5, i32 %buff_B_6, i32 %buff_x_load_6, i32 %buff_B_7, i32 %buff_x_load_7, i32 %buff_B_8, i32 %buff_x_load_8, i32 %buff_B_9, i32 %buff_x_load_9, i32 %buff_B_10, i32 %buff_x_load_10, i32 %buff_B_11, i32 %buff_x_load_11, i32 %buff_B_12, i32 %buff_x_load_12, i32 %buff_B_13, i32 %buff_x_load_13, i32 %buff_B_14, i32 %buff_x_load_14, i32 %buff_B_15, i32 %buff_x_load_15, i32 %buff_B_16, i32 %buff_x_load_16, i32 %buff_B_17, i32 %buff_x_load_17, i32 %buff_B_18, i32 %buff_x_load_18, i32 %buff_B_19, i32 %buff_x_load_19, i32 %buff_B_20, i32 %buff_x_load_20, i32 %buff_B_21, i32 %buff_x_load_21, i32 %buff_B_22, i32 %buff_x_load_22, i32 %buff_B_23, i32 %buff_x_load_23, i32 %buff_B_24, i32 %buff_x_load_24, i32 %buff_B_25, i32 %buff_x_load_25, i32 %buff_B_26, i32 %buff_x_load_26, i32 %buff_B_27, i32 %buff_x_load_27, i32 %buff_B_28, i32 %buff_x_load_28, i32 %buff_B_29, i32 %buff_x_load_29, i32 %buff_B_30, i32 %buff_x_load_30, i32 %buff_B_31, i32 %buff_x_load_31, i32 %buff_B_32, i32 %buff_x_load_32, i32 %buff_B_33, i32 %buff_x_load_33, i32 %buff_B_34, i32 %buff_x_load_34, i32 %buff_B_35, i32 %buff_x_load_35, i32 %buff_B_36, i32 %buff_x_load_36, i32 %buff_B_37, i32 %buff_x_load_37, i32 %buff_B_38, i32 %buff_x_load_38, i32 %buff_B_39, i32 %buff_x_load_39, i32 %buff_B_40, i32 %buff_x_load_40, i32 %buff_B_41, i32 %buff_x_load_41, i32 %buff_B_42, i32 %buff_x_load_42, i32 %buff_B_43, i32 %buff_x_load_43, i32 %buff_B_44, i32 %buff_x_load_44, i32 %buff_B_45, i32 %buff_x_load_45, i32 %buff_B_46, i32 %buff_x_load_46, i32 %buff_B_47, i32 %buff_x_load_47, i32 %buff_B_48, i32 %buff_x_load_48, i32 %buff_B_49, i32 %buff_x_load_49, i32 %buff_B_50, i32 %buff_x_load_50, i32 %buff_B_51, i32 %buff_x_load_51, i32 %buff_B_52, i32 %buff_x_load_52, i32 %buff_B_53, i32 %buff_x_load_53, i32 %buff_B_54, i32 %buff_x_load_54, i32 %buff_B_55, i32 %buff_x_load_55, i32 %buff_B_56, i32 %buff_x_load_56, i32 %buff_B_57, i32 %buff_x_load_57, i32 %buff_B_58, i32 %buff_x_load_58, i32 %buff_B_59, i32 %buff_x_load_59, i32 %buff_B_60, i32 %buff_x_load_60, i32 %buff_B_61, i32 %buff_x_load_61, i32 %buff_B_62, i32 %buff_x_load_62, i32 %buff_B_63, i32 %buff_x_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27]   --->   Operation 372 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 373 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp5, i32 %tmp1, i32 %tmp2, i32 %buff_y_out"   --->   Operation 373 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 374 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp5, i32 %tmp1, i32 %tmp2, i32 %buff_y_out"   --->   Operation 374 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 375 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lpwr, i32 %buff_y_out, i32 %y_out"   --->   Operation 375 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 376 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:4]   --->   Operation 376 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 377 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 377 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 379 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 379 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 380 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 380 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 381 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 382 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 382 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 383 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 383 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 384 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 384 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 385 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 385 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 386 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 386 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 388 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out"   --->   Operation 388 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 389 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lpwr, i32 %buff_y_out, i32 %y_out"   --->   Operation 389 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 390 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:44]   --->   Operation 390 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('buff_x_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) [155]  (0 ns)
	'load' operation ('buff_x_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [156]  (0.699 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [156]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [160]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [164]  (0.699 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [168]  (0.699 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [172]  (0.699 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [176]  (0.699 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [180]  (0.699 ns)

 <State 11>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [184]  (0.699 ns)

 <State 12>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [188]  (0.699 ns)

 <State 13>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [192]  (0.699 ns)

 <State 14>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [196]  (0.699 ns)

 <State 15>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [200]  (0.699 ns)

 <State 16>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [204]  (0.699 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [208]  (0.699 ns)

 <State 18>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [212]  (0.699 ns)

 <State 19>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [216]  (0.699 ns)

 <State 20>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [220]  (0.699 ns)

 <State 21>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [224]  (0.699 ns)

 <State 22>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [228]  (0.699 ns)

 <State 23>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [232]  (0.699 ns)

 <State 24>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [236]  (0.699 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [240]  (0.699 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [244]  (0.699 ns)

 <State 27>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [248]  (0.699 ns)

 <State 28>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [252]  (0.699 ns)

 <State 29>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [256]  (0.699 ns)

 <State 30>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [260]  (0.699 ns)

 <State 31>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [264]  (0.699 ns)

 <State 32>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [268]  (0.699 ns)

 <State 33>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [272]  (0.699 ns)

 <State 34>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [276]  (0.699 ns)

 <State 35>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27) on array 'buff_x', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 [280]  (0.699 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
