Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr 29 13:05:14 2023
| Host         : BTABONE-MATH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SW7SegDisplayDriver_timing_summary_routed.rpt -pb SW7SegDisplayDriver_timing_summary_routed.pb -rpx SW7SegDisplayDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : SW7SegDisplayDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.019        0.000                      0                  141        0.152        0.000                      0                  141        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK                       {0.000 5.000}      10.000          100.000         
  clk_out1_INCLKtoSYSCLK  {0.000 43.350}     86.700          11.534          
  clkfbout_INCLKtoSYSCLK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_INCLKtoSYSCLK       83.019        0.000                      0                  141        0.152        0.000                      0                  141       42.850        0.000                       0                   101  
  clkfbout_INCLKtoSYSCLK                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_out1_INCLKtoSYSCLK                          
(none)                  clkfbout_INCLKtoSYSCLK                          
(none)                                          clk_out1_INCLKtoSYSCLK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_INCLKtoSYSCLK
  To Clock:  clk_out1_INCLKtoSYSCLK

Setup :            0  Failing Endpoints,  Worst Slack       83.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       42.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.019ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.825ns (53.064%)  route 1.614ns (46.936%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 84.630 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.625    -1.402    sysclk
    SLICE_X61Y19         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.946 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.757    -0.189    clkdiv_reg_n_0_[3]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.315 r  clkdiv_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.315    clkdiv_reg[4]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.432 r  clkdiv_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.432    clkdiv_reg[8]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.549 r  clkdiv_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.549    clkdiv_reg[12]_i_2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.666 r  clkdiv_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.666    clkdiv_reg[16]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.885 r  clkdiv_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.857     1.743    clkdiv0[17]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.295     2.038 r  clkdiv[17]_i_1/O
                         net (fo=1, routed)           0.000     2.038    p_1_in[17]
    SLICE_X61Y23         FDRE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.503    84.630    sysclk
    SLICE_X61Y23         FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.641    85.271    
                         clock uncertainty           -0.243    85.028    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.029    85.057    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         85.057    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                 83.019    

Slack (MET) :             83.068ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 2.057ns (60.662%)  route 1.334ns (39.338%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 84.628 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.625    -1.402    sysclk
    SLICE_X61Y19         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.946 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.757    -0.189    clkdiv_reg_n_0_[3]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.315 r  clkdiv_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.315    clkdiv_reg[4]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.432 r  clkdiv_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.432    clkdiv_reg[8]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.549 r  clkdiv_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.549    clkdiv_reg[12]_i_2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.666 r  clkdiv_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.666    clkdiv_reg[16]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.783 r  clkdiv_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.783    clkdiv_reg[20]_i_2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.106 r  clkdiv_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.577     1.683    clkdiv0[22]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.306     1.989 r  clkdiv[22]_i_1/O
                         net (fo=1, routed)           0.000     1.989    p_1_in[22]
    SLICE_X61Y24         FDRE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.501    84.628    sysclk
    SLICE_X61Y24         FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.641    85.269    
                         clock uncertainty           -0.243    85.026    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.031    85.057    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         85.057    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 83.068    

Slack (MET) :             83.132ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 1.942ns (58.419%)  route 1.382ns (41.581%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 84.628 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.625    -1.402    sysclk
    SLICE_X61Y19         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.946 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.757    -0.189    clkdiv_reg_n_0_[3]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.315 r  clkdiv_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.315    clkdiv_reg[4]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.432 r  clkdiv_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.432    clkdiv_reg[8]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.549 r  clkdiv_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.549    clkdiv_reg[12]_i_2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.666 r  clkdiv_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.666    clkdiv_reg[16]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.783 r  clkdiv_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.783    clkdiv_reg[20]_i_2_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.002 r  clkdiv_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.625     1.628    clkdiv0[21]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.295     1.923 r  clkdiv[21]_i_1/O
                         net (fo=1, routed)           0.000     1.923    p_1_in[21]
    SLICE_X61Y24         FDRE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.501    84.628    sysclk
    SLICE_X61Y24         FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.641    85.269    
                         clock uncertainty           -0.243    85.026    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.029    85.055    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         85.055    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                 83.132    

Slack (MET) :             83.146ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.933ns (58.303%)  route 1.382ns (41.697%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 84.630 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.625    -1.402    sysclk
    SLICE_X61Y19         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.946 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.757    -0.189    clkdiv_reg_n_0_[3]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.315 r  clkdiv_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.315    clkdiv_reg[4]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.432 r  clkdiv_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.432    clkdiv_reg[8]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.549 r  clkdiv_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.549    clkdiv_reg[12]_i_2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.666 r  clkdiv_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.666    clkdiv_reg[16]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.981 r  clkdiv_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.626     1.607    clkdiv0[20]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.307     1.914 r  clkdiv[20]_i_1/O
                         net (fo=1, routed)           0.000     1.914    p_1_in[20]
    SLICE_X61Y23         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.503    84.630    sysclk
    SLICE_X61Y23         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism              0.641    85.271    
                         clock uncertainty           -0.243    85.028    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.032    85.060    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         85.060    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 83.146    

Slack (MET) :             83.264ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 1.816ns (56.778%)  route 1.382ns (43.222%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 84.631 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.625    -1.402    sysclk
    SLICE_X61Y19         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.946 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.757    -0.189    clkdiv_reg_n_0_[3]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.315 r  clkdiv_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.315    clkdiv_reg[4]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.432 r  clkdiv_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.432    clkdiv_reg[8]_i_2_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.549 r  clkdiv_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.549    clkdiv_reg[12]_i_2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.864 r  clkdiv_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.626     1.490    clkdiv0[16]
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.307     1.797 r  clkdiv[16]_i_1/O
                         net (fo=1, routed)           0.000     1.797    p_1_in[16]
    SLICE_X61Y22         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    84.631    sysclk
    SLICE_X61Y22         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism              0.641    85.272    
                         clock uncertainty           -0.243    85.029    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.032    85.061    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         85.061    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                 83.264    

Slack (MET) :             83.273ns  (required time - arrival time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            cat0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.580ns (21.185%)  route 2.158ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 84.634 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.619    -1.408    sysclk
    SLICE_X61Y23         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.952 f  clkdiv_reg[20]/Q
                         net (fo=35, routed)          1.536     0.585    p_0_in[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     0.709 r  cat0[5]_i_1/O
                         net (fo=4, routed)           0.622     1.330    cat0[5]
    SLICE_X61Y20         FDRE                                         r  cat0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.507    84.634    sysclk
    SLICE_X61Y20         FDRE                                         r  cat0_reg[0]/C
                         clock pessimism              0.641    85.275    
                         clock uncertainty           -0.243    85.032    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    84.603    cat0_reg[0]
  -------------------------------------------------------------------
                         required time                         84.603    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 83.273    

Slack (MET) :             83.273ns  (required time - arrival time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            cat0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.580ns (21.185%)  route 2.158ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 84.634 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.619    -1.408    sysclk
    SLICE_X61Y23         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.952 f  clkdiv_reg[20]/Q
                         net (fo=35, routed)          1.536     0.585    p_0_in[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     0.709 r  cat0[5]_i_1/O
                         net (fo=4, routed)           0.622     1.330    cat0[5]
    SLICE_X61Y20         FDRE                                         r  cat0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.507    84.634    sysclk
    SLICE_X61Y20         FDRE                                         r  cat0_reg[3]/C
                         clock pessimism              0.641    85.275    
                         clock uncertainty           -0.243    85.032    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    84.603    cat0_reg[3]
  -------------------------------------------------------------------
                         required time                         84.603    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 83.273    

Slack (MET) :             83.273ns  (required time - arrival time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            cat0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.580ns (21.185%)  route 2.158ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 84.634 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.619    -1.408    sysclk
    SLICE_X61Y23         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.952 f  clkdiv_reg[20]/Q
                         net (fo=35, routed)          1.536     0.585    p_0_in[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     0.709 r  cat0[5]_i_1/O
                         net (fo=4, routed)           0.622     1.330    cat0[5]
    SLICE_X61Y20         FDRE                                         r  cat0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.507    84.634    sysclk
    SLICE_X61Y20         FDRE                                         r  cat0_reg[4]/C
                         clock pessimism              0.641    85.275    
                         clock uncertainty           -0.243    85.032    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    84.603    cat0_reg[4]
  -------------------------------------------------------------------
                         required time                         84.603    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 83.273    

Slack (MET) :             83.273ns  (required time - arrival time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            cat0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.580ns (21.185%)  route 2.158ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 84.634 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.619    -1.408    sysclk
    SLICE_X61Y23         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.952 f  clkdiv_reg[20]/Q
                         net (fo=35, routed)          1.536     0.585    p_0_in[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     0.709 r  cat0[5]_i_1/O
                         net (fo=4, routed)           0.622     1.330    cat0[5]
    SLICE_X61Y20         FDRE                                         r  cat0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.507    84.634    sysclk
    SLICE_X61Y20         FDRE                                         r  cat0_reg[5]/C
                         clock pessimism              0.641    85.275    
                         clock uncertainty           -0.243    85.032    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    84.603    cat0_reg[5]
  -------------------------------------------------------------------
                         required time                         84.603    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 83.273    

Slack (MET) :             83.332ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.700ns  (clk_out1_INCLKtoSYSCLK rise@86.700ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.582ns (50.485%)  route 1.552ns (49.515%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 84.634 - 86.700 ) 
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.625    -1.402    sysclk
    SLICE_X61Y19         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.946 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.757    -0.189    clkdiv_reg_n_0_[3]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.315 r  clkdiv_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.315    clkdiv_reg[4]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.630 r  clkdiv_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.795     1.425    clkdiv0[8]
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.307     1.732 r  clkdiv[8]_i_1/O
                         net (fo=1, routed)           0.000     1.732    p_1_in[8]
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                     86.700    86.700 r  
    W5                                                0.000    86.700 r  CLK (IN)
                         net (fo=0)                   0.000    86.700    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810    87.510 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    88.672    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    81.455 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    83.036    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.127 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.507    84.634    sysclk
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism              0.641    85.275    
                         clock uncertainty           -0.243    85.032    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.032    85.064    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         85.064    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 83.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cat0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            cathode_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X63Y22         FDRE                                         r  cat0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  cat0_reg[6]/Q
                         net (fo=2, routed)           0.071    -0.439    cat0_reg_n_0_[6]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.394 r  cathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    cathode[6]_i_1_n_0
    SLICE_X62Y22         FDSE                                         r  cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    -0.890    sysclk
    SLICE_X62Y22         FDSE                                         r  cathode_reg[6]/C
                         clock pessimism              0.252    -0.637    
    SLICE_X62Y22         FDSE (Hold_fdse_C_D)         0.092    -0.545    cathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hundredscnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            hundredsmaxcnt_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581    -0.654    sysclk
    SLICE_X58Y25         FDRE                                         r  hundredscnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hundredscnt_reg/Q
                         net (fo=1, routed)           0.086    -0.428    hundredscnt
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.045    -0.383 r  hundredsmaxcnt_en_i_1/O
                         net (fo=1, routed)           0.000    -0.383    hundredsmaxcnt_en_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  hundredsmaxcnt_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848    -0.895    sysclk
    SLICE_X59Y25         FDRE                                         r  hundredsmaxcnt_en_reg/C
                         clock pessimism              0.253    -0.641    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.091    -0.550    hundredsmaxcnt_en_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tenscnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            tensmaxcnt_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581    -0.654    sysclk
    SLICE_X59Y24         FDRE                                         r  tenscnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  tenscnt_reg/Q
                         net (fo=1, routed)           0.097    -0.417    tenscnt
    SLICE_X58Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.372 r  tensmaxcnt_en_i_1/O
                         net (fo=1, routed)           0.000    -0.372    tensmaxcnt_en_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  tensmaxcnt_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848    -0.895    sysclk
    SLICE_X58Y24         FDRE                                         r  tensmaxcnt_en_reg/C
                         clock pessimism              0.253    -0.641    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.091    -0.550    tensmaxcnt_en_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cat0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X63Y22         FDRE                                         r  cat0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  cat0_reg[2]/Q
                         net (fo=2, routed)           0.108    -0.401    cat0_reg_n_0_[2]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.356 r  cathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    cathode[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    -0.890    sysclk
    SLICE_X62Y22         FDRE                                         r  cathode_reg[2]/C
                         clock pessimism              0.252    -0.637    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.091    -0.546    cathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 refclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            anode_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.575%)  route 0.106ns (33.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X64Y27         FDRE                                         r  refclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  refclk_reg[12]/Q
                         net (fo=13, routed)          0.106    -0.380    refclk_reg[12]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.048    -0.332 r  anode[1]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.332    anode[1]
    SLICE_X65Y27         FDRE                                         r  anode_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    -0.890    sysclk
    SLICE_X65Y27         FDRE                                         r  anode_reg[1]_inv/C
                         clock pessimism              0.252    -0.637    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.107    -0.530    anode_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hundreds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            cat3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.665%)  route 0.095ns (31.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581    -0.654    sysclk
    SLICE_X60Y25         FDRE                                         r  hundreds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  hundreds_reg[2]/Q
                         net (fo=12, routed)          0.095    -0.395    hundreds_reg[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.045    -0.350 r  cat3[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    cat3[6]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  cat3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848    -0.895    sysclk
    SLICE_X61Y25         FDRE                                         r  cat3_reg[6]/C
                         clock pessimism              0.253    -0.641    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.092    -0.549    cat3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 refclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            anode_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X64Y27         FDRE                                         r  refclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  refclk_reg[12]/Q
                         net (fo=13, routed)          0.106    -0.380    refclk_reg[12]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.335 r  anode[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.335    anode[0]
    SLICE_X65Y27         FDRE                                         r  anode_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    -0.890    sysclk
    SLICE_X65Y27         FDRE                                         r  anode_reg[0]_inv/C
                         clock pessimism              0.252    -0.637    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.091    -0.546    anode_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cat0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.886%)  route 0.130ns (41.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583    -0.652    sysclk
    SLICE_X63Y23         FDRE                                         r  cat0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  cat0_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.382    cat0_reg_n_0_[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.337 r  cathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    cathode[1]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.851    -0.892    sysclk
    SLICE_X62Y23         FDRE                                         r  cathode_reg[1]/C
                         clock pessimism              0.252    -0.639    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.091    -0.548    cathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hundredsmaxcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            hundredscnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.909%)  route 0.173ns (55.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.582    -0.653    sysclk
    SLICE_X59Y23         FDRE                                         r  hundredsmaxcnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  hundredsmaxcnt_reg/Q
                         net (fo=3, routed)           0.173    -0.339    hundredsmaxcnt_reg_n_0
    SLICE_X58Y25         FDRE                                         r  hundredscnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848    -0.895    sysclk
    SLICE_X58Y25         FDRE                                         r  hundredscnt_reg/C
                         clock pessimism              0.273    -0.621    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.070    -0.551    hundredscnt_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tensmaxcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            tenscnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             clk_out1_INCLKtoSYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_INCLKtoSYSCLK rise@0.000ns - clk_out1_INCLKtoSYSCLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.237%)  route 0.171ns (54.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X63Y22         FDRE                                         r  tensmaxcnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  tensmaxcnt_reg/Q
                         net (fo=3, routed)           0.171    -0.339    tensmaxcnt_reg_n_0
    SLICE_X59Y24         FDRE                                         r  tenscnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.848    -0.895    sysclk
    SLICE_X59Y24         FDRE                                         r  tenscnt_reg/C
                         clock pessimism              0.273    -0.621    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.070    -0.551    tenscnt_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_INCLKtoSYSCLK
Waveform(ns):       { 0.000 43.350 }
Period(ns):         86.700
Sources:            { timebase_dcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         86.700      84.545     BUFGCTRL_X0Y0    timebase_dcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         86.700      85.451     MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         86.700      85.700     SLICE_X65Y27     anode_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         86.700      85.700     SLICE_X65Y27     anode_reg[1]_inv/C
Min Period        n/a     FDSE/C              n/a            1.000         86.700      85.700     SLICE_X65Y23     anode_reg[2]_inv/C
Min Period        n/a     FDSE/C              n/a            1.000         86.700      85.700     SLICE_X65Y25     anode_reg[3]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         86.700      85.700     SLICE_X61Y20     cat0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.700      85.700     SLICE_X63Y23     cat0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.700      85.700     SLICE_X63Y22     cat0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.700      85.700     SLICE_X61Y20     cat0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       86.700      126.660    MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X65Y27     anode_reg[0]_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X65Y27     anode_reg[0]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X65Y27     anode_reg[1]_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X65Y27     anode_reg[1]_inv/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         43.350      42.850     SLICE_X65Y23     anode_reg[2]_inv/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         43.350      42.850     SLICE_X65Y23     anode_reg[2]_inv/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         43.350      42.850     SLICE_X65Y25     anode_reg[3]_inv/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         43.350      42.850     SLICE_X65Y25     anode_reg[3]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X61Y20     cat0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X61Y20     cat0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X65Y27     anode_reg[0]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X65Y27     anode_reg[0]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X65Y27     anode_reg[1]_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X65Y27     anode_reg[1]_inv/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         43.350      42.850     SLICE_X65Y23     anode_reg[2]_inv/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         43.350      42.850     SLICE_X65Y23     anode_reg[2]_inv/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         43.350      42.850     SLICE_X65Y25     anode_reg[3]_inv/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         43.350      42.850     SLICE_X65Y25     anode_reg[3]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X61Y20     cat0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         43.350      42.850     SLICE_X61Y20     cat0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_INCLKtoSYSCLK
  To Clock:  clkfbout_INCLKtoSYSCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_INCLKtoSYSCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timebase_dcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    timebase_dcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  timebase_dcm/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_INCLKtoSYSCLK
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cathode_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.259ns  (logic 3.185ns (60.557%)  route 2.074ns (39.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.620    -1.407    sysclk
    SLICE_X65Y23         FDSE                                         r  cathode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDSE (Prop_fdse_C_Q)         0.419    -0.988 r  cathode_reg[7]/Q
                         net (fo=1, routed)           2.074     1.087    CAT_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         2.766     3.852 r  CAT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.852    CAT[7]
    V7                                                                r  CAT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.135ns  (logic 3.080ns (59.986%)  route 2.055ns (40.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.621    -1.406    sysclk
    SLICE_X62Y22         FDSE                                         r  cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.950 r  cathode_reg[6]/Q
                         net (fo=1, routed)           2.055     1.105    CAT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.624     3.730 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.730    CAT[6]
    U7                                                                r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            ANO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.969ns  (logic 3.072ns (61.821%)  route 1.897ns (38.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.620    -1.407    sysclk
    SLICE_X65Y23         FDSE                                         r  anode_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDSE (Prop_fdse_C_Q)         0.456    -0.951 r  anode_reg[2]_inv/Q
                         net (fo=1, routed)           1.897     0.947    ANO_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         2.616     3.563 r  ANO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.563    ANO[2]
    V4                                                                r  ANO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.921ns  (logic 3.069ns (62.364%)  route 1.852ns (37.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.624    -1.403    sysclk
    SLICE_X62Y21         FDRE                                         r  cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.947 r  cathode_reg[4]/Q
                         net (fo=1, routed)           1.852     0.906    CAT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         2.613     3.518 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.518    CAT[4]
    U5                                                                r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            ANO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.912ns  (logic 3.052ns (62.127%)  route 1.860ns (37.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.621    -1.406    sysclk
    SLICE_X65Y27         FDRE                                         r  anode_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.950 r  anode_reg[0]_inv/Q
                         net (fo=1, routed)           1.860     0.911    ANO_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         2.596     3.507 r  ANO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.507    ANO[0]
    U2                                                                r  ANO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.899ns  (logic 3.053ns (62.324%)  route 1.846ns (37.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.624    -1.403    sysclk
    SLICE_X62Y21         FDRE                                         r  cathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.947 r  cathode_reg[5]/Q
                         net (fo=1, routed)           1.846     0.899    CAT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         2.597     3.497 r  CAT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.497    CAT[5]
    V5                                                                r  CAT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.899ns  (logic 3.060ns (62.455%)  route 1.839ns (37.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.621    -1.406    sysclk
    SLICE_X62Y22         FDRE                                         r  cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.950 r  cathode_reg[0]/Q
                         net (fo=1, routed)           1.839     0.890    CAT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         2.604     3.493 r  CAT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.493    CAT[0]
    W7                                                                r  CAT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            ANO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.860ns  (logic 3.186ns (65.558%)  route 1.674ns (34.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.621    -1.406    sysclk
    SLICE_X65Y27         FDRE                                         r  anode_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.987 r  anode_reg[1]_inv/Q
                         net (fo=1, routed)           1.674     0.687    ANO_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         2.767     3.454 r  ANO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.454    ANO[1]
    U4                                                                r  ANO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.760ns  (logic 3.085ns (64.797%)  route 1.676ns (35.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.621    -1.406    sysclk
    SLICE_X62Y22         FDRE                                         r  cathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.950 r  cathode_reg[3]/Q
                         net (fo=1, routed)           1.676     0.726    CAT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         2.629     3.355 r  CAT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.355    CAT[3]
    V8                                                                r  CAT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.747ns  (logic 3.084ns (64.964%)  route 1.663ns (35.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.176    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.784 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.123    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.027 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.621    -1.406    sysclk
    SLICE_X62Y22         FDRE                                         r  cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.950 r  cathode_reg[2]/Q
                         net (fo=1, routed)           1.663     0.714    CAT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         2.628     3.342 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.342    CAT[2]
    U8                                                                r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anode_reg[3]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            ANO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.261ns (79.149%)  route 0.332ns (20.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.582    -0.653    sysclk
    SLICE_X65Y25         FDSE                                         r  anode_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.512 r  anode_reg[3]_inv/Q
                         net (fo=1, routed)           0.332    -0.180    ANO_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.120     0.940 r  ANO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.940    ANO[3]
    W4                                                                r  ANO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.280ns (79.487%)  route 0.330ns (20.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583    -0.652    sysclk
    SLICE_X62Y23         FDRE                                         r  cathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  cathode_reg[1]/Q
                         net (fo=1, routed)           0.330    -0.181    CAT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.139     0.958 r  CAT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.958    CAT[1]
    W6                                                                r  CAT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.286ns (79.790%)  route 0.326ns (20.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X62Y22         FDRE                                         r  cathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  cathode_reg[3]/Q
                         net (fo=1, routed)           0.326    -0.184    CAT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.145     0.962 r  CAT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.962    CAT[3]
    V8                                                                r  CAT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 1.286ns (79.563%)  route 0.330ns (20.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X62Y22         FDRE                                         r  cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  cathode_reg[2]/Q
                         net (fo=1, routed)           0.330    -0.179    CAT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.145     0.966 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.966    CAT[2]
    U8                                                                r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            ANO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.619ns  (logic 1.291ns (79.751%)  route 0.328ns (20.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X65Y27         FDRE                                         r  anode_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.522 r  anode_reg[1]_inv/Q
                         net (fo=1, routed)           0.328    -0.195    ANO_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.163     0.969 r  ANO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.969    ANO[1]
    U4                                                                r  ANO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.256ns (75.799%)  route 0.401ns (24.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X62Y21         FDRE                                         r  cathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  cathode_reg[5]/Q
                         net (fo=1, routed)           0.401    -0.109    CAT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.115     1.006 r  CAT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.006    CAT[5]
    V5                                                                r  CAT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.262ns (75.778%)  route 0.403ns (24.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X62Y22         FDRE                                         r  cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  cathode_reg[0]/Q
                         net (fo=1, routed)           0.403    -0.106    CAT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.121     1.015 r  CAT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.015    CAT[0]
    W7                                                                r  CAT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            ANO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.254ns (75.205%)  route 0.413ns (24.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X65Y27         FDRE                                         r  anode_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  anode_reg[0]_inv/Q
                         net (fo=1, routed)           0.413    -0.096    ANO_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.113     1.017 r  ANO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.017    ANO[0]
    U2                                                                r  ANO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.271ns (75.695%)  route 0.408ns (24.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.585    -0.650    sysclk
    SLICE_X62Y21         FDRE                                         r  cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  cathode_reg[4]/Q
                         net (fo=1, routed)           0.408    -0.101    CAT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.130     1.029 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.029    CAT[4]
    U5                                                                r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Destination:            ANO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.274ns (73.888%)  route 0.450ns (26.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.613    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.747 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.261    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.583    -0.652    sysclk
    SLICE_X65Y23         FDSE                                         r  anode_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDSE (Prop_fdse_C_Q)         0.141    -0.511 r  anode_reg[2]_inv/Q
                         net (fo=1, routed)           0.450    -0.061    ANO_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.133     1.072 r  ANO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.072    ANO[2]
    V4                                                                r  ANO[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_INCLKtoSYSCLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timebase_dcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_INCLKtoSYSCLK'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            timebase_dcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_INCLKtoSYSCLK fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK (IN)
                         net (fo=0)                   0.000    25.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361    25.361 f  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.699 f  timebase_dcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.229    timebase_dcm/inst/clkfbout_INCLKtoSYSCLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.258 f  timebase_dcm/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.074    timebase_dcm/inst/clkfbout_buf_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  timebase_dcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timebase_dcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_INCLKtoSYSCLK'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            timebase_dcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clkfbout_INCLKtoSYSCLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.116    timebase_dcm/inst/clkfbout_buf_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  timebase_dcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_INCLKtoSYSCLK

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.079ns (17.792%)  route 4.987ns (82.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.451     5.377    CLEAR_IBUF
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.153     5.530 r  cat3[5]_i_1/O
                         net (fo=4, routed)           0.536     6.066    cat3[5]
    SLICE_X62Y25         FDRE                                         r  cat3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.502    -2.071    sysclk
    SLICE_X62Y25         FDRE                                         r  cat3_reg[0]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.079ns (17.792%)  route 4.987ns (82.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.451     5.377    CLEAR_IBUF
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.153     5.530 r  cat3[5]_i_1/O
                         net (fo=4, routed)           0.536     6.066    cat3[5]
    SLICE_X62Y25         FDRE                                         r  cat3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.502    -2.071    sysclk
    SLICE_X62Y25         FDRE                                         r  cat3_reg[3]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.079ns (17.792%)  route 4.987ns (82.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.451     5.377    CLEAR_IBUF
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.153     5.530 r  cat3[5]_i_1/O
                         net (fo=4, routed)           0.536     6.066    cat3[5]
    SLICE_X62Y25         FDRE                                         r  cat3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.502    -2.071    sysclk
    SLICE_X62Y25         FDRE                                         r  cat3_reg[4]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.079ns (17.792%)  route 4.987ns (82.208%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.451     5.377    CLEAR_IBUF
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.153     5.530 r  cat3[5]_i_1/O
                         net (fo=4, routed)           0.536     6.066    cat3[5]
    SLICE_X62Y25         FDRE                                         r  cat3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.502    -2.071    sysclk
    SLICE_X62Y25         FDRE                                         r  cat3_reg[5]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.050ns (17.644%)  route 4.903ns (82.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.511     5.438    CLEAR_IBUF
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.562 r  cat1[7]_i_1/O
                         net (fo=7, routed)           0.391     5.953    cat1
    SLICE_X64Y22         FDRE                                         r  cat1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.505    -2.068    sysclk
    SLICE_X64Y22         FDRE                                         r  cat1_reg[0]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.050ns (17.644%)  route 4.903ns (82.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.511     5.438    CLEAR_IBUF
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.562 r  cat1[7]_i_1/O
                         net (fo=7, routed)           0.391     5.953    cat1
    SLICE_X64Y22         FDRE                                         r  cat1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.505    -2.068    sysclk
    SLICE_X64Y22         FDRE                                         r  cat1_reg[1]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.050ns (17.644%)  route 4.903ns (82.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.511     5.438    CLEAR_IBUF
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.562 r  cat1[7]_i_1/O
                         net (fo=7, routed)           0.391     5.953    cat1
    SLICE_X64Y22         FDRE                                         r  cat1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.505    -2.068    sysclk
    SLICE_X64Y22         FDRE                                         r  cat1_reg[2]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.050ns (17.644%)  route 4.903ns (82.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.511     5.438    CLEAR_IBUF
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.562 r  cat1[7]_i_1/O
                         net (fo=7, routed)           0.391     5.953    cat1
    SLICE_X64Y22         FDRE                                         r  cat1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.505    -2.068    sysclk
    SLICE_X64Y22         FDRE                                         r  cat1_reg[3]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.050ns (17.644%)  route 4.903ns (82.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.511     5.438    CLEAR_IBUF
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.562 r  cat1[7]_i_1/O
                         net (fo=7, routed)           0.391     5.953    cat1
    SLICE_X64Y22         FDRE                                         r  cat1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.505    -2.068    sysclk
    SLICE_X64Y22         FDRE                                         r  cat1_reg[4]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            cat1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.050ns (17.644%)  route 4.903ns (82.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.564ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          4.511     5.438    CLEAR_IBUF
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     5.562 r  cat1[7]_i_1/O
                         net (fo=7, routed)           0.391     5.953    cat1
    SLICE_X64Y22         FDRE                                         r  cat1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.972    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.246 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.664    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.573 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          1.505    -2.068    sysclk
    SLICE_X64Y22         FDRE                                         r  cat1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.156ns (10.135%)  route 1.379ns (89.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.379     1.534    CLEAR_IBUF
    SLICE_X59Y19         FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.854    -0.889    sysclk
    SLICE_X59Y19         FDRE                                         r  clkdiv_reg[0]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.156ns (9.734%)  route 1.442ns (90.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.442     1.598    CLEAR_IBUF
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    -0.890    sysclk
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[5]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.156ns (9.734%)  route 1.442ns (90.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.442     1.598    CLEAR_IBUF
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    -0.890    sysclk
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[6]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            clkdiv_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.156ns (9.734%)  route 1.442ns (90.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.442     1.598    CLEAR_IBUF
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    -0.890    sysclk
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[7]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            clkdiv_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.156ns (9.734%)  route 1.442ns (90.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.442     1.598    CLEAR_IBUF
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    -0.890    sysclk
    SLICE_X59Y20         FDRE                                         r  clkdiv_reg[8]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            onesmaxcnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.201ns (12.341%)  route 1.424ns (87.659%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.424     1.580    CLEAR_IBUF
    SLICE_X60Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  onesmaxcnt_i_1/O
                         net (fo=1, routed)           0.000     1.625    onesmaxcnt_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  onesmaxcnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    -0.888    sysclk
    SLICE_X60Y18         FDRE                                         r  onesmaxcnt_reg/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            onesmaxcnt_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.201ns (12.326%)  route 1.426ns (87.674%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.426     1.582    CLEAR_IBUF
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.627 r  onesmaxcnt_en_i_1/O
                         net (fo=1, routed)           0.000     1.627    onesmaxcnt_en_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  onesmaxcnt_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    -0.888    sysclk
    SLICE_X60Y18         FDRE                                         r  onesmaxcnt_en_reg/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.156ns (9.420%)  route 1.496ns (90.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.496     1.651    CLEAR_IBUF
    SLICE_X61Y21         FDRE                                         r  clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.852    -0.891    sysclk
    SLICE_X61Y21         FDRE                                         r  clkdiv_reg[10]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            clkdiv_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.156ns (9.420%)  route 1.496ns (90.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.496     1.651    CLEAR_IBUF
    SLICE_X61Y21         FDRE                                         r  clkdiv_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.852    -0.891    sysclk
    SLICE_X61Y21         FDRE                                         r  clkdiv_reg[11]/C

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_INCLKtoSYSCLK  {rise@0.000ns fall@43.350ns period=86.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.156ns (9.420%)  route 1.496ns (90.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  CLEAR_IBUF_inst/O
                         net (fo=91, routed)          1.496     1.651    CLEAR_IBUF
    SLICE_X61Y21         FDRE                                         r  clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_INCLKtoSYSCLK rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    timebase_dcm/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  timebase_dcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.841    timebase_dcm/inst/clk_in1_INCLKtoSYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.301 r  timebase_dcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.771    timebase_dcm/inst/clk_out1_INCLKtoSYSCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.742 r  timebase_dcm/inst/clkout1_buf/O
                         net (fo=99, routed)          0.852    -0.891    sysclk
    SLICE_X61Y21         FDRE                                         r  clkdiv_reg[12]/C





