Analysis for QUEUE_SIZE = 63, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 16s -> 16s
Frequency: 100 MHz -> Implementation: 2m 47s -> 167s
Frequency: 100 MHz -> Power: 5.838 W
Frequency: 100 MHz -> CLB LUTs Used: 1697
Frequency: 100 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 100 MHz -> CLB Registers Used: 1019
Frequency: 100 MHz -> CLB Registers Util%: 0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.968 ns
Frequency: 100 MHz -> Achieved Frequency: 248.016 MHz


Frequency: 150 MHz -> Synthesis: 13s -> 13s
Frequency: 150 MHz -> Implementation: 2m 24s -> 144s
Frequency: 150 MHz -> Power: 5.847 W
Frequency: 150 MHz -> CLB LUTs Used: 1697
Frequency: 150 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 150 MHz -> CLB Registers Used: 1019
Frequency: 150 MHz -> CLB Registers Util%: 0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.036 ns
Frequency: 150 MHz -> Achieved Frequency: 275.432 MHz


Frequency: 200 MHz -> Synthesis: 13s -> 13s
Frequency: 200 MHz -> Implementation: 2m 24s -> 144s
Frequency: 200 MHz -> Power: 5.857 W
Frequency: 200 MHz -> CLB LUTs Used: 1698
Frequency: 200 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 200 MHz -> CLB Registers Used: 1019
Frequency: 200 MHz -> CLB Registers Util%: 0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.375 ns
Frequency: 200 MHz -> Achieved Frequency: 275.862 MHz


Frequency: 250 MHz -> Synthesis: 12s -> 12s
Frequency: 250 MHz -> Implementation: 2m 24s -> 144s
Frequency: 250 MHz -> Power: 5.865 W
Frequency: 250 MHz -> CLB LUTs Used: 1697
Frequency: 250 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 250 MHz -> CLB Registers Used: 1019
Frequency: 250 MHz -> CLB Registers Util%: 0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.599 ns
Frequency: 250 MHz -> Achieved Frequency: 294.031 MHz


Frequency: 300 MHz -> Synthesis: 13s -> 13s
Frequency: 300 MHz -> Implementation: 2m 37s -> 157s
Frequency: 300 MHz -> Power: 5.874 W
Frequency: 300 MHz -> CLB LUTs Used: 1720
Frequency: 300 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 300 MHz -> CLB Registers Used: 1019
Frequency: 300 MHz -> CLB Registers Util%: 0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.406 ns
Frequency: 300 MHz -> Achieved Frequency: 341.608 MHz


Frequency: 350 MHz -> Synthesis: 14s -> 14s
Frequency: 350 MHz -> Implementation: 3m 14s -> 194s
Frequency: 350 MHz -> Power: 5.887 W
Frequency: 350 MHz -> CLB LUTs Used: 1728
Frequency: 350 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 350 MHz -> CLB Registers Used: 1019
Frequency: 350 MHz -> CLB Registers Util%: 0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.092 ns
Frequency: 350 MHz -> Achieved Frequency: 361.645 MHz


Frequency: 400 MHz -> Synthesis: 14s -> 14s
Frequency: 400 MHz -> Implementation: 5m 3s -> 303s
Frequency: 400 MHz -> Power: 5.898 W
Frequency: 400 MHz -> CLB LUTs Used: 1743
Frequency: 400 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 400 MHz -> CLB Registers Used: 1019
Frequency: 400 MHz -> CLB Registers Util%: 0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.092 ns
Frequency: 400 MHz -> Achieved Frequency: 385.802 MHz


Frequency: 450 MHz -> Synthesis: 14s -> 14s
Frequency: 450 MHz -> Implementation: 5m 25s -> 325s
Frequency: 450 MHz -> Power: 5.908 W
Frequency: 450 MHz -> CLB LUTs Used: 1746
Frequency: 450 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 450 MHz -> CLB Registers Used: 1021
Frequency: 450 MHz -> CLB Registers Util%: 0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.460 ns
Frequency: 450 MHz -> Achieved Frequency: 372.825 MHz


Frequency: 500 MHz -> Synthesis: 13s -> 13s
Frequency: 500 MHz -> Implementation: 4m 58s -> 298s
Frequency: 500 MHz -> Power: 5.915 W
Frequency: 500 MHz -> CLB LUTs Used: 1740
Frequency: 500 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 500 MHz -> CLB Registers Used: 1019
Frequency: 500 MHz -> CLB Registers Util%: 0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.796 ns
Frequency: 500 MHz -> Achieved Frequency: 357.654 MHz


Frequency: 550 MHz -> Synthesis: 14s -> 14s
Frequency: 550 MHz -> Implementation: 4m 57s -> 297s
Frequency: 550 MHz -> Power: 5.925 W
Frequency: 550 MHz -> CLB LUTs Used: 1743
Frequency: 550 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 550 MHz -> CLB Registers Used: 1020
Frequency: 550 MHz -> CLB Registers Util%: 0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.920 ns
Frequency: 550 MHz -> Achieved Frequency: 365.206 MHz


Frequency: 600 MHz -> Synthesis: 13s -> 13s
Frequency: 600 MHz -> Implementation: 5m 1s -> 301s
Frequency: 600 MHz -> Power: 5.936 W
Frequency: 600 MHz -> CLB LUTs Used: 1745
Frequency: 600 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 600 MHz -> CLB Registers Used: 1019
Frequency: 600 MHz -> CLB Registers Util%: 0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.969 ns
Frequency: 600 MHz -> Achieved Frequency: 379.411 MHz


Frequency: 650 MHz -> Synthesis: 13s -> 13s
Frequency: 650 MHz -> Implementation: 5m 29s -> 329s
Frequency: 650 MHz -> Power: 5.946 W
Frequency: 650 MHz -> CLB LUTs Used: 1749
Frequency: 650 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 650 MHz -> CLB Registers Used: 1019
Frequency: 650 MHz -> CLB Registers Util%: 0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -1.109 ns
Frequency: 650 MHz -> Achieved Frequency: 377.720 MHz


WNS exceeded -1 ns, finished

