Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'a' [D:/Vivado/project_3/project_1/project_1.srcs/sources_1/new/test.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'Zero' [D:/Vivado/project_3/project_1/project_1.srcs/sources_1/new/test.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'immout' [D:/Vivado/project_3/project_1/project_1.srcs/sources_1/new/test.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [D:/Vivado/project_3/project_1/project_1.srcs/sources_1/new/test.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4(INIT=16'b0111)
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.sccomp
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
