
## Files
- **[Makefile](schl_cpu/Makefile.driver.md)**: The `Makefile` in the `firedancer/src/wiredancer/sim/schl_cpu` directory is configured to simulate a Verilog-based CPU module using Questa, specifying various Verilog source files and compilation arguments.
- **[test.py](schl_cpu/test.py.driver.md)**: The `test.py` file in the `firedancer` codebase is a test script using the cocotb framework to verify the functionality of a CPU simulation, including mathematical operations and memory management, within the `wiredancer` module.
