{
  "name": "FPGA Implementation of a Channel Equalizer based on the LMS Algorithm",
  "tagline": "",
  "body": "## Abstraction\r\nIn wireless communication systems, a channel equalizer is a technology that enables the receiver baseband signal processing section to remove the unwanted time-variant channel characteristics such as multipath components and inter-symbol interference (ISI).  This presentation will review the Rayleigh fading channel model and discuss the methodology in which a wireless communication system requires an equalizer.  The LMS Algorithm will be introduced, followed by a detailed discussion regarding the LMS algorithmâ€™s capability to remove the unwanted channel characteristics.  The LMS Algorithm realization will be examined, followed by an implementation example for a linear receiver with diversity. \r\n\r\n\r\n## Slide 1\r\n![Slide1](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide1.PNG)\r\n\r\n## Slide 2\r\n![Slide2](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide2.PNG)\r\n\r\n\r\n## Slide 3\r\n![Slide3](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide3.PNG)\r\n\r\n\r\n## Slide 4\r\n![Slide4](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide4.PNG)\r\n\r\n\r\n## Slide 5\r\n![Slide5](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide5.PNG)\r\n\r\n\r\n## Slide 6\r\n![Slide6](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide6.PNG)\r\n\r\n\r\n## Slide 7\r\n![Slide7](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide7.PNG)\r\n\r\n\r\n## Slide 8\r\n![Slide8](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide8.PNG)\r\n\r\n\r\n## Slide 9\r\n![Slide9](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide9.PNG)\r\n\r\n\r\n## Slide 10\r\n![Slide10](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide10.PNG)\r\n\r\n\r\n## Slide 11\r\n![Slide11](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide11.PNG)\r\n\r\n\r\n## Slide 12\r\n![Slide12](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide12.PNG)\r\n\r\n\r\n## Slide 13\r\n![Slide13](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide13.PNG)\r\n\r\n\r\n## Slide 14\r\n![Slide14](http://odelay.io/projects/FPGA-Channel-Equalizer/Slide14.PNG)",
  "note": "Don't delete this file! It's used internally to help with page regeneration."
}