// Seed: 2715149878
`define pp_2 0
module module_0 (
    output id_0,
    input  id_1
);
  initial begin
    #0;
    id_0 <= 1;
    if (1) begin
      id_0 <= 1;
    end
  end
  string id_2 = "";
  logic  id_3;
  assign id_0 = 1'b0;
  logic id_4;
endmodule
