{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700066028734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700066028735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 13:33:48 2023 " "Processing started: Wed Nov 15 13:33:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700066028735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066028735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066028735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700066028919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700066028919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034401 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034401 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034401 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034402 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderInstru-comportamento " "Found design unit 1: DecoderInstru-comportamento" {  } { { "DecoderInstru.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderInstru.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034402 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderInstru " "Found entity 1: DecoderInstru" {  } { { "DecoderInstru.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/DecoderInstru.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034403 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034403 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034403 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034404 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034404 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "romMIF.vhd " "Can't analyze file -- file romMIF.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700066034404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034405 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bancoRegistradores.vhd " "Can't analyze file -- file bancoRegistradores.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700066034405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-arquitetura " "Found design unit 1: MIPS-arquitetura" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034405 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700066034405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066034405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoriaRAM.vhd " "Can't analyze file -- file memoriaRAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700066034406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700066034446 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habEscritaR3 MIPS.vhd(41) " "Verilog HDL or VHDL warning at MIPS.vhd(41): object \"habEscritaR3\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700066034447 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OpULA MIPS.vhd(43) " "Verilog HDL or VHDL warning at MIPS.vhd(43): object \"OpULA\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700066034447 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode MIPS.vhd(52) " "VHDL Signal Declaration warning at MIPS.vhd(52): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700066034447 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ProgramCounter " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ProgramCounter\"" {  } { { "MIPS.vhd" "ProgramCounter" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:SomaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:SomaPC\"" {  } { { "MIPS.vhd" "SomaPC" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM1 " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM1\"" {  } { { "MIPS.vhd" "ROM1" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034465 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700066034465 "|MIPS|ROMMIPS:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:Banco " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:Banco\"" {  } { { "MIPS.vhd" "Banco" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "MIPS.vhd" "ULA" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXRTIME " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXRTIME\"" {  } { { "MIPS.vhd" "MUXRTIME" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXRTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXRTRD\"" {  } { { "MIPS.vhd" "MUXRTRD" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "MIPS.vhd" "RAM" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:Extensor " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:Extensor\"" {  } { { "MIPS.vhd" "Extensor" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:Somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:Somador\"" {  } { { "MIPS.vhd" "Somador" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderInstru DecoderInstru:DecINSTRU " "Elaborating entity \"DecoderInstru\" for hierarchy \"DecoderInstru:DecINSTRU\"" {  } { { "MIPS.vhd" "DecINSTRU" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066034481 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:Banco\|registrador " "RAM logic \"bancoReg:Banco\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1700066034758 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM1\|memROM " "RAM logic \"ROMMIPS:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700066034758 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700066034758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[0\] GND " "Pin \"entradaAOUT\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[2\] GND " "Pin \"entradaAOUT\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[4\] GND " "Pin \"entradaAOUT\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[5\] GND " "Pin \"entradaAOUT\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[6\] GND " "Pin \"entradaAOUT\[6\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[7\] GND " "Pin \"entradaAOUT\[7\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[8\] GND " "Pin \"entradaAOUT\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[9\] GND " "Pin \"entradaAOUT\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[10\] GND " "Pin \"entradaAOUT\[10\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[11\] GND " "Pin \"entradaAOUT\[11\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[12\] GND " "Pin \"entradaAOUT\[12\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[13\] GND " "Pin \"entradaAOUT\[13\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[14\] GND " "Pin \"entradaAOUT\[14\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[15\] GND " "Pin \"entradaAOUT\[15\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[16\] GND " "Pin \"entradaAOUT\[16\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[17\] GND " "Pin \"entradaAOUT\[17\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[18\] GND " "Pin \"entradaAOUT\[18\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[19\] GND " "Pin \"entradaAOUT\[19\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[20\] GND " "Pin \"entradaAOUT\[20\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[21\] GND " "Pin \"entradaAOUT\[21\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[22\] GND " "Pin \"entradaAOUT\[22\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[23\] GND " "Pin \"entradaAOUT\[23\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[24\] GND " "Pin \"entradaAOUT\[24\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[25\] GND " "Pin \"entradaAOUT\[25\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[26\] GND " "Pin \"entradaAOUT\[26\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[27\] GND " "Pin \"entradaAOUT\[27\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[28\] GND " "Pin \"entradaAOUT\[28\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[29\] GND " "Pin \"entradaAOUT\[29\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[30\] GND " "Pin \"entradaAOUT\[30\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaAOUT\[31\] GND " "Pin \"entradaAOUT\[31\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|entradaAOUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPCOUT\[0\] GND " "Pin \"saidaPCOUT\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaPCOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPCOUT\[1\] GND " "Pin \"saidaPCOUT\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaPCOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[0\] GND " "Pin \"saidaInstrucao\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[2\] GND " "Pin \"saidaInstrucao\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[3\] GND " "Pin \"saidaInstrucao\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[4\] GND " "Pin \"saidaInstrucao\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[6\] GND " "Pin \"saidaInstrucao\[6\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[7\] GND " "Pin \"saidaInstrucao\[7\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[8\] GND " "Pin \"saidaInstrucao\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[9\] GND " "Pin \"saidaInstrucao\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[10\] GND " "Pin \"saidaInstrucao\[10\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[11\] GND " "Pin \"saidaInstrucao\[11\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[12\] GND " "Pin \"saidaInstrucao\[12\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[13\] GND " "Pin \"saidaInstrucao\[13\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[15\] GND " "Pin \"saidaInstrucao\[15\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[16\] GND " "Pin \"saidaInstrucao\[16\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[18\] GND " "Pin \"saidaInstrucao\[18\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[20\] GND " "Pin \"saidaInstrucao\[20\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[22\] GND " "Pin \"saidaInstrucao\[22\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[23\] GND " "Pin \"saidaInstrucao\[23\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[25\] GND " "Pin \"saidaInstrucao\[25\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[26\] GND " "Pin \"saidaInstrucao\[26\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[27\] GND " "Pin \"saidaInstrucao\[27\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[28\] GND " "Pin \"saidaInstrucao\[28\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[29\] GND " "Pin \"saidaInstrucao\[29\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[30\] GND " "Pin \"saidaInstrucao\[30\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaInstrucao\[31\] GND " "Pin \"saidaInstrucao\[31\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700066035019 "|MIPS|saidaInstrucao[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700066035019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700066035093 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "862 " "862 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700066035276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700066035366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700066035366 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700066035419 "|MIPS|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700066035419 "|MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700066035419 "|MIPS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS.vhd" "" { Text "/home/andre/Insper/6semestre/Descomp/MIPS/MIPS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700066035419 "|MIPS|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700066035419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700066035421 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700066035421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700066035421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700066035421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700066035428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 13:33:55 2023 " "Processing ended: Wed Nov 15 13:33:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700066035428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700066035428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700066035428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700066035428 ""}
