#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55560ce2bce0 .scope module, "ram_test" "ram_test" 2 2;
 .timescale 0 0;
v0x55560ce4c5f0_0 .var "address", 8 0;
v0x55560ce4c6d0_0 .var "data", 7 0;
v0x55560ce4c790_0 .var "data_in", 31 0;
v0x55560ce4c890_0 .var "data_length", 1 0;
v0x55560ce4c960_0 .net "data_out", 31 0, v0x55560ce4c000_0;  1 drivers
v0x55560ce4ca00_0 .var "enable", 0 0;
v0x55560ce4cad0_0 .var/i "fi", 31 0;
v0x55560ce4cb70_0 .var/i "fo", 31 0;
v0x55560ce4cc50_0 .var/i "i", 31 0;
v0x55560ce4cd30_0 .net "mfc", 0 0, v0x55560ce4c2b0_0;  1 drivers
v0x55560ce4ce00_0 .var "read_write", 0 0;
E_0x55560cdccd90 .event negedge, v0x55560ce4c0e0_0;
S_0x55560ce2be60 .scope module, "ram1" "ram" 2 15, 3 1 0, S_0x55560ce2bce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data_out"
    .port_info 1 /OUTPUT 1 "mfc"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "read_write"
    .port_info 4 /INPUT 2 "data_length"
    .port_info 5 /INPUT 9 "address"
    .port_info 6 /INPUT 32 "data_in"
P_0x55560ce251b0 .param/l "BYTE" 0 3 9, C4<00>;
P_0x55560ce251f0 .param/l "DOUBLEWORD" 0 3 12, C4<11>;
P_0x55560ce25230 .param/l "HALFWORD" 0 3 10, C4<01>;
P_0x55560ce25270 .param/l "WORD" 0 3 11, C4<10>;
v0x55560ce29ae0_0 .net "address", 8 0, v0x55560ce4c5f0_0;  1 drivers
v0x55560ce4be60_0 .net "data_in", 31 0, v0x55560ce4c790_0;  1 drivers
v0x55560ce4bf40_0 .net "data_length", 1 0, v0x55560ce4c890_0;  1 drivers
v0x55560ce4c000_0 .var "data_out", 31 0;
v0x55560ce4c0e0_0 .net "enable", 0 0, v0x55560ce4ca00_0;  1 drivers
v0x55560ce4c1f0 .array "memory", 511 0, 7 0;
v0x55560ce4c2b0_0 .var "mfc", 0 0;
v0x55560ce4c370_0 .net "read_write", 0 0, v0x55560ce4ce00_0;  1 drivers
v0x55560ce4c430_0 .var/i "temp", 31 0;
E_0x55560ce02d30 .event edge, v0x55560ce4c370_0, v0x55560ce4c0e0_0;
    .scope S_0x55560ce2be60;
T_0 ;
    %wait E_0x55560ce02d30;
    %load/vec4 v0x55560ce4c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55560ce4c2b0_0, 0;
    %load/vec4 v0x55560ce4bf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x55560ce4c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55560ce4c000_0, 0, 32;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %pad/u 32;
    %store/vec4 v0x55560ce4c000_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x55560ce4c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55560ce4c000_0, 0, 32;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x55560ce4c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
T_0.12 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x55560ce4c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 32;
    %store/vec4 v0x55560ce4c430_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_0.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.16, 5;
    %jmp/1 T_0.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %ix/getv/s 4, v0x55560ce4c430_0;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %load/vec4 v0x55560ce4c430_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %load/vec4 v0x55560ce4c430_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %load/vec4 v0x55560ce4c430_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55560ce4c1f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55560ce4c000_0, 4, 8;
    %load/vec4 v0x55560ce4c430_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55560ce4c430_0, 0, 32;
    %jmp T_0.15;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x55560ce29ae0_0;
    %pad/u 32;
    %store/vec4 v0x55560ce4c430_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_0.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.18, 5;
    %jmp/1 T_0.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x55560ce4c430_0;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55560ce4c430_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55560ce4c430_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4be60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55560ce4c430_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4c430_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55560ce4c430_0, 0, 32;
    %jmp T_0.17;
T_0.18 ;
    %pop/vec4 1;
T_0.14 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55560ce4c2b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55560ce4c2b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55560ce2bce0;
T_1 ;
    %delay 500, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55560ce2bce0;
T_2 ;
    %vpi_func 2 26 "$fopen" 32, "res/ram_input_files/ram_input_1.txt", "r" {0 0 0};
    %store/vec4 v0x55560ce4cad0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ce00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
T_2.0 ;
    %vpi_func 2 30 "$feof" 32, v0x55560ce4cad0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.1, 8;
    %vpi_func 2 32 "$fscanf" 32, v0x55560ce4cad0_0, "%d", v0x55560ce4c6d0_0 {0 0 0};
    %store/vec4 v0x55560ce4cc50_0, 0, 32;
    %load/vec4 v0x55560ce4c6d0_0;
    %load/vec4 v0x55560ce4c5f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55560ce4c1f0, 4, 0;
    %load/vec4 v0x55560ce4c5f0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 36 "$fclose", v0x55560ce4cad0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55560ce2bce0;
T_3 ;
    %delay 5, 0;
    %vpi_func 2 42 "$fopen" 32, "res/ram_output_files/mem_content.txt" {0 0 0};
    %store/vec4 v0x55560ce4cb70_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ce00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x55560ce4c5f0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0x55560ce2bce0;
T_4 ;
    %delay 170, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ce00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55560ce4c790_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x55560ce4c790_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x55560ce4c790_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x55560ce4c790_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55560ce2bce0;
T_5 ;
    %delay 255, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ce00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55560ce4c790_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55560ce4c890_0, 0, 2;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x55560ce4c5f0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55560ce4ca00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55560ce2bce0;
T_6 ;
    %vpi_call 2 135 "$dumpfile", "bin/dumpfiles/ram_test.vcd" {0 0 0};
    %vpi_call 2 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55560ce2bce0 {0 0 0};
    %vpi_call 2 138 "$display", "\012*** RAM TEST ***" {0 0 0};
    %vpi_call 2 139 "$display", "\012data_out data_in  enable read_write data_length address mfc \011\011   time" {0 0 0};
    %vpi_call 2 140 "$monitor", "%h %h   %b \011     %b \011\011 %b \011  %h\011 %b %d", v0x55560ce4c960_0, v0x55560ce4c790_0, v0x55560ce4ca00_0, v0x55560ce4ce00_0, v0x55560ce4c890_0, v0x55560ce4c5f0_0, v0x55560ce4cd30_0, $time {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55560ce2bce0;
T_7 ;
    %wait E_0x55560cdccd90;
    %vpi_call 2 145 "$fdisplay", v0x55560ce4cb70_0, "data out %d = %d  %d", v0x55560ce4c5f0_0, v0x55560ce4c960_0, $time {0 0 0};
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "src/tests/ram_test.v";
    "./src/modules/ram.v";
