<stg><name>conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5</name>


<trans_list>

<trans id="559" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %convolution = alloca i32 1

]]></Node>
<StgValue><ssdm name="convolution"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %kernel_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel_x"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %in_feat = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_feat"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %select_ln13_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln13_1

]]></Node>
<StgValue><ssdm name="select_ln13_1_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %bitcast_ln13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bitcast_ln13

]]></Node>
<StgValue><ssdm name="bitcast_ln13_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %zext_ln13_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_1_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %zext_ln26_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:8 %zext_ln13_1_cast = zext i8 %zext_ln13_1_read

]]></Node>
<StgValue><ssdm name="zext_ln13_1_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln26_cast = zext i8 %zext_ln26_read

]]></Node>
<StgValue><ssdm name="zext_ln26_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i6 0, i6 %in_feat

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i3 0, i3 %kernel_x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %convolution

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %VITIS_LOOP_30_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_6:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_30_6:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_30_6:2 %icmp_ln26 = icmp_eq  i8 %indvar_flatten_load, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_30_6:3 %add_ln26_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_6:4 %br_ln26 = br i1 %icmp_ln26, void %for.inc45, void %for.inc55_ifconv.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc45:1 %kernel_x_load = load i3 %kernel_x

]]></Node>
<StgValue><ssdm name="kernel_x_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc45:2 %in_feat_load = load i6 %in_feat

]]></Node>
<StgValue><ssdm name="in_feat_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45:3 %add_ln26 = add i6 %in_feat_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45:6 %icmp_ln28 = icmp_eq  i3 %kernel_x_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45:7 %select_ln26 = select i1 %icmp_ln28, i3 0, i3 %kernel_x_load

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc45:8 %select_ln26_1 = select i1 %icmp_ln28, i6 %add_ln26, i6 %in_feat_load

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="6">
<![CDATA[
for.inc45:9 %zext_ln33 = zext i6 %select_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:15 %mul_ln33 = mul i10 %zext_ln33, i10 25

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:16 %add_ln33 = add i10 %mul_ln33, i10 5

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="3">
<![CDATA[
for.inc45:21 %zext_ln33_3 = zext i3 %select_ln26

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:22 %add_ln33_4 = add i10 %mul_ln33, i10 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
for.inc45:23 %zext_ln33_4 = zext i10 %add_ln33_4

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:24 %conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="conv3_weights_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:25 %add_ln33_5 = add i10 %add_ln33, i10 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
for.inc45:26 %zext_ln33_5 = zext i10 %add_ln33_5

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:27 %conv3_weights_addr_1 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_5

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45:38 %add_ln1432_5 = add i9 %zext_ln26_cast, i9 510

]]></Node>
<StgValue><ssdm name="add_ln1432_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="9">
<![CDATA[
for.inc45:39 %sext_ln1432 = sext i9 %add_ln1432_5

]]></Node>
<StgValue><ssdm name="sext_ln1432"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:40 %add_ln1432 = add i10 %sext_ln1432, i10 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln1432"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:41 %sext_ln1432_1 = sext i10 %add_ln1432

]]></Node>
<StgValue><ssdm name="sext_ln1432_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:42 %x_assign = sitodp i32 %sext_ln1432_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:130 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:189 %conv3_weights_load_1 = load i10 %conv3_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv3_weights_load_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:203 %x_fp_sign_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln13_read, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:204 %x_fp_exp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_read, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_6"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:205 %x_fp_sig_6 = trunc i64 %bitcast_ln13_read

]]></Node>
<StgValue><ssdm name="x_fp_sig_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:206 %icmp_ln25_7 = icmp_eq  i11 %x_fp_exp_6, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:207 %icmp_ln25_8 = icmp_eq  i52 %x_fp_sig_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_8"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:208 %and_ln25_3 = and i1 %icmp_ln25_7, i1 %icmp_ln25_8

]]></Node>
<StgValue><ssdm name="and_ln25_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:209 %icmp_ln18_10 = icmp_eq  i11 %x_fp_exp_6, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_10"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:210 %xor_ln18_3 = xor i1 %icmp_ln25_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:211 %and_ln18_6 = and i1 %icmp_ln18_10, i1 %xor_ln18_3

]]></Node>
<StgValue><ssdm name="and_ln18_6"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:212 %or_ln18_7 = or i1 %and_ln25_3, i1 %and_ln18_6

]]></Node>
<StgValue><ssdm name="or_ln18_7"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:213 %or_ln18_8 = or i1 %or_ln18_7, i1 %x_fp_sign_3

]]></Node>
<StgValue><ssdm name="or_ln18_8"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:214 %data_15 = select i1 %or_ln18_8, i64 0, i64 %bitcast_ln13_read

]]></Node>
<StgValue><ssdm name="data_15"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:215 %x_fp_exp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:216 %x_fp_sig_7 = trunc i64 %data_15

]]></Node>
<StgValue><ssdm name="x_fp_sig_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:217 %icmp_ln18_11 = icmp_eq  i11 %x_fp_exp_7, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_11"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:218 %icmp_ln18_12 = icmp_ne  i52 %x_fp_sig_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_12"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:219 %and_ln18_7 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12

]]></Node>
<StgValue><ssdm name="and_ln18_7"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:220 %ymaggreater_7 = icmp_slt  i64 %data_15, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="ymaggreater_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:221 %select_ln488_6 = select i1 %ymaggreater_7, i64 %data_15, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="select_ln488_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:222 %select_ln488_7 = select i1 %and_ln18_7, i64 4643140847074803712, i64 %select_ln488_6

]]></Node>
<StgValue><ssdm name="select_ln488_7"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:224 %xs_exp_1_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_1_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:225 %trunc_ln534_3 = trunc i64 %select_ln488_7

]]></Node>
<StgValue><ssdm name="trunc_ln534_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc45:226 %zext_ln515_5_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_3, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_5_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="137" op_0_bw="54">
<![CDATA[
for.inc45:227 %zext_ln515_5 = zext i54 %zext_ln515_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_5"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:228 %zext_ln515_6 = zext i11 %xs_exp_1_1

]]></Node>
<StgValue><ssdm name="zext_ln515_6"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45:229 %add_ln515_3 = add i12 %zext_ln515_6, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc45:230 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:231 %sub_ln18_3 = sub i11 1023, i11 %xs_exp_1_1

]]></Node>
<StgValue><ssdm name="sub_ln18_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:232 %sext_ln18_6 = sext i11 %sub_ln18_3

]]></Node>
<StgValue><ssdm name="sext_ln18_6"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc45:233 %select_ln18_6 = select i1 %tmp_19, i12 %sext_ln18_6, i12 %add_ln515_3

]]></Node>
<StgValue><ssdm name="select_ln18_6"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="12">
<![CDATA[
for.inc45:234 %sext_ln18_7 = sext i12 %select_ln18_6

]]></Node>
<StgValue><ssdm name="sext_ln18_7"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="137" op_0_bw="32">
<![CDATA[
for.inc45:235 %zext_ln18_3 = zext i32 %sext_ln18_7

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:236 %lshr_ln18_3 = lshr i137 %zext_ln515_5, i137 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="lshr_ln18_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc45:238 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_3, i32 53

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:377 %store_ln28 = store i8 %add_ln26_1, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:378 %store_ln28 = store i6 %select_ln26_1, i6 %in_feat

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="6">
<![CDATA[
for.inc45:10 %zext_ln33_1 = zext i6 %select_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
for.inc45:11 %tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln26_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="14">
<![CDATA[
for.inc45:12 %zext_ln33_2 = zext i14 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc45:13 %sub_ln33 = sub i15 %zext_ln33_2, i15 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="15">
<![CDATA[
for.inc45:14 %sext_ln33 = sext i15 %sub_ln33

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:17 %add_ln33_1 = add i10 %mul_ln33, i10 10

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:18 %add_ln33_2 = add i10 %mul_ln33, i10 15

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:19 %add_ln33_3 = add i10 %mul_ln33, i10 20

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:28 %add_ln33_6 = add i10 %add_ln33_1, i10 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="10">
<![CDATA[
for.inc45:29 %zext_ln33_6 = zext i10 %add_ln33_6

]]></Node>
<StgValue><ssdm name="zext_ln33_6"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:30 %conv3_weights_addr_2 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_6

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:31 %add_ln33_7 = add i10 %add_ln33_2, i10 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
for.inc45:32 %zext_ln33_7 = zext i10 %add_ln33_7

]]></Node>
<StgValue><ssdm name="zext_ln33_7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:33 %conv3_weights_addr_3 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_7

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45:34 %add_ln33_8 = add i10 %add_ln33_3, i10 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:42 %x_assign = sitodp i32 %sext_ln1432_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45:85 %add_ln1432_1 = add i9 %zext_ln13_1_cast, i9 510

]]></Node>
<StgValue><ssdm name="add_ln1432_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
for.inc45:86 %sext_ln1432_2 = sext i9 %add_ln1432_1

]]></Node>
<StgValue><ssdm name="sext_ln1432_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:87 %x_assign_3 = sitodp i32 %sext_ln1432_2

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:130 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:189 %conv3_weights_load_1 = load i10 %conv3_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv3_weights_load_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:223 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:237 %shl_ln18_3 = shl i137 %zext_ln515_5, i137 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shl_ln18_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="1">
<![CDATA[
for.inc45:239 %zext_ln21_3 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:240 %tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_3, i32 53, i32 65

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:241 %select_ln18_7 = select i1 %tmp_19, i13 %zext_ln21_3, i13 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln18_7"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc45:242 %sub_ln59_2 = sub i13 0, i13 %select_ln18_7

]]></Node>
<StgValue><ssdm name="sub_ln59_2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:243 %select_ln59_2 = select i1 %tmp_17, i13 %sub_ln59_2, i13 %select_ln18_7

]]></Node>
<StgValue><ssdm name="select_ln59_2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:244 %conv3_weights_load_2 = load i10 %conv3_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv3_weights_load_2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="13">
<![CDATA[
for.inc45:246 %zext_ln33_13 = zext i13 %select_ln59_2

]]></Node>
<StgValue><ssdm name="zext_ln33_13"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45:247 %add_ln33_13 = add i16 %sext_ln33, i16 %zext_ln33_13

]]></Node>
<StgValue><ssdm name="add_ln33_13"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="16">
<![CDATA[
for.inc45:249 %trunc_ln33_2 = trunc i16 %add_ln33_13

]]></Node>
<StgValue><ssdm name="trunc_ln33_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:303 %conv3_weights_load_3 = load i10 %conv3_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv3_weights_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
for.inc45:35 %zext_ln33_8 = zext i10 %add_ln33_8

]]></Node>
<StgValue><ssdm name="zext_ln33_8"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:36 %conv3_weights_addr_4 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_8

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:42 %x_assign = sitodp i32 %sext_ln1432_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:87 %x_assign_3 = sitodp i32 %sext_ln1432_2

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45:144 %add_ln1432_2 = add i9 %zext_ln13_1_cast, i9 511

]]></Node>
<StgValue><ssdm name="add_ln1432_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="9">
<![CDATA[
for.inc45:145 %sext_ln1432_3 = sext i9 %add_ln1432_2

]]></Node>
<StgValue><ssdm name="sext_ln1432_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:146 %x_assign_3_1 = sitodp i32 %sext_ln1432_3

]]></Node>
<StgValue><ssdm name="x_assign_3_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:244 %conv3_weights_load_2 = load i10 %conv3_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv3_weights_load_2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:303 %conv3_weights_load_3 = load i10 %conv3_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv3_weights_load_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:362 %conv3_weights_load_4 = load i10 %conv3_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv3_weights_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="158" st_id="4" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:42 %x_assign = sitodp i32 %sext_ln1432_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:87 %x_assign_3 = sitodp i32 %sext_ln1432_2

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:146 %x_assign_3_1 = sitodp i32 %sext_ln1432_3

]]></Node>
<StgValue><ssdm name="x_assign_3_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45:258 %add_ln1432_3 = add i8 %select_ln13_1_read, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1432_3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="8">
<![CDATA[
for.inc45:259 %zext_ln1432 = zext i8 %add_ln1432_3

]]></Node>
<StgValue><ssdm name="zext_ln1432"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:260 %x_assign_3_3 = sitodp i32 %zext_ln1432

]]></Node>
<StgValue><ssdm name="x_assign_3_3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10">
<![CDATA[
for.inc45:362 %conv3_weights_load_4 = load i10 %conv3_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv3_weights_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:43 %data_1 = bitcast i64 %x_assign

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:44 %x_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:45 %x_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:46 %x_fp_sig = trunc i64 %data_1

]]></Node>
<StgValue><ssdm name="x_fp_sig"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:47 %icmp_ln25 = icmp_eq  i11 %x_fp_exp, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:48 %icmp_ln25_2 = icmp_eq  i52 %x_fp_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:49 %and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_2

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:50 %icmp_ln18 = icmp_eq  i11 %x_fp_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:51 %xor_ln18 = xor i1 %icmp_ln25_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:52 %and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:53 %or_ln18 = or i1 %and_ln25, i1 %and_ln18

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:54 %or_ln18_2 = or i1 %or_ln18, i1 %x_fp_sign

]]></Node>
<StgValue><ssdm name="or_ln18_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:55 %data_12 = select i1 %or_ln18_2, i64 0, i64 %data_1

]]></Node>
<StgValue><ssdm name="data_12"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:56 %x_fp_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:57 %x_fp_sig_1 = trunc i64 %data_12

]]></Node>
<StgValue><ssdm name="x_fp_sig_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:58 %icmp_ln18_2 = icmp_eq  i11 %x_fp_exp_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:59 %icmp_ln18_3 = icmp_ne  i52 %x_fp_sig_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:60 %and_ln18_1 = and i1 %icmp_ln18_2, i1 %icmp_ln18_3

]]></Node>
<StgValue><ssdm name="and_ln18_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:61 %ymaggreater_1 = icmp_slt  i64 %data_12, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="ymaggreater_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:62 %select_ln488 = select i1 %ymaggreater_1, i64 %data_12, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="select_ln488"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:63 %data = select i1 %and_ln18_1, i64 4643140847074803712, i64 %select_ln488

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:64 %xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63

]]></Node>
<StgValue><ssdm name="xs_sign"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:65 %xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:66 %trunc_ln534 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln534"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc45:67 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="137" op_0_bw="54">
<![CDATA[
for.inc45:68 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:69 %zext_ln515 = zext i11 %xs_exp

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45:70 %add_ln515 = add i12 %zext_ln515, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc45:71 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:72 %sub_ln18 = sub i11 1023, i11 %xs_exp

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:73 %sext_ln18 = sext i11 %sub_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc45:74 %select_ln18 = select i1 %tmp, i12 %sext_ln18, i12 %add_ln515

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="12">
<![CDATA[
for.inc45:75 %sext_ln18_1 = sext i12 %select_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="137" op_0_bw="32">
<![CDATA[
for.inc45:76 %zext_ln18 = zext i32 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:77 %lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc45:79 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18, i32 53

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:87 %x_assign_3 = sitodp i32 %sext_ln1432_2

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:146 %x_assign_3_1 = sitodp i32 %sext_ln1432_3

]]></Node>
<StgValue><ssdm name="x_assign_3_1"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:260 %x_assign_3_3 = sitodp i32 %zext_ln1432

]]></Node>
<StgValue><ssdm name="x_assign_3_3"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45:317 %add_ln1432_4 = add i9 %zext_ln13_1_cast, i9 2

]]></Node>
<StgValue><ssdm name="add_ln1432_4"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="9">
<![CDATA[
for.inc45:318 %zext_ln1432_1 = zext i9 %add_ln1432_4

]]></Node>
<StgValue><ssdm name="zext_ln1432_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:319 %x_assign_3_4 = sitodp i32 %zext_ln1432_1

]]></Node>
<StgValue><ssdm name="x_assign_3_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="207" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:78 %shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="21" op_0_bw="1">
<![CDATA[
for.inc45:80 %zext_ln21 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="21" op_0_bw="21" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:81 %tmp_4 = partselect i21 @_ssdm_op_PartSelect.i21.i137.i32.i32, i137 %shl_ln18, i32 53, i32 73

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
for.inc45:82 %val = select i1 %tmp, i21 %zext_ln21, i21 %tmp_4

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="xs_sign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:83 %result_2 = sub i21 0, i21 %val

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
for.inc45:84 %result = select i1 %xs_sign, i21 %result_2, i21 %val

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:146 %x_assign_3_1 = sitodp i32 %sext_ln1432_3

]]></Node>
<StgValue><ssdm name="x_assign_3_1"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="21" op_0_bw="16">
<![CDATA[
for.inc45:248 %sext_ln33_3 = sext i16 %add_ln33_13

]]></Node>
<StgValue><ssdm name="sext_ln33_3"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
for.inc45:250 %p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_2, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:251 %sub_ln33_3 = sub i21 %p_shl3, i21 %sext_ln33_3

]]></Node>
<StgValue><ssdm name="sub_ln33_3"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:252 %add_ln33_14 = add i21 %sub_ln33_3, i21 %result

]]></Node>
<StgValue><ssdm name="add_ln33_14"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="21">
<![CDATA[
for.inc45:253 %zext_ln33_14 = zext i21 %add_ln33_14

]]></Node>
<StgValue><ssdm name="zext_ln33_14"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:254 %layer2_output_addr_2 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_14

]]></Node>
<StgValue><ssdm name="layer2_output_addr_2"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:255 %layer2_output_load_2 = load i21 %layer2_output_addr_2

]]></Node>
<StgValue><ssdm name="layer2_output_load_2"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:260 %x_assign_3_3 = sitodp i32 %zext_ln1432

]]></Node>
<StgValue><ssdm name="x_assign_3_3"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:319 %x_assign_3_4 = sitodp i32 %zext_ln1432_1

]]></Node>
<StgValue><ssdm name="x_assign_3_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:88 %data_3 = bitcast i64 %x_assign_3

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:89 %x_fp_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_3, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign_1"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:90 %x_fp_exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_2"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:91 %x_fp_sig_2 = trunc i64 %data_3

]]></Node>
<StgValue><ssdm name="x_fp_sig_2"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:92 %icmp_ln25_3 = icmp_eq  i11 %x_fp_exp_2, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:93 %icmp_ln25_4 = icmp_eq  i52 %x_fp_sig_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_4"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:94 %and_ln25_1 = and i1 %icmp_ln25_3, i1 %icmp_ln25_4

]]></Node>
<StgValue><ssdm name="and_ln25_1"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:95 %icmp_ln18_4 = icmp_eq  i11 %x_fp_exp_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_4"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:96 %xor_ln18_1 = xor i1 %icmp_ln25_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:97 %and_ln18_2 = and i1 %icmp_ln18_4, i1 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18_2"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:98 %or_ln18_3 = or i1 %and_ln25_1, i1 %and_ln18_2

]]></Node>
<StgValue><ssdm name="or_ln18_3"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:99 %or_ln18_4 = or i1 %or_ln18_3, i1 %x_fp_sign_1

]]></Node>
<StgValue><ssdm name="or_ln18_4"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:100 %data_13 = select i1 %or_ln18_4, i64 0, i64 %data_3

]]></Node>
<StgValue><ssdm name="data_13"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:101 %x_fp_exp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_3"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:102 %x_fp_sig_3 = trunc i64 %data_13

]]></Node>
<StgValue><ssdm name="x_fp_sig_3"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:103 %icmp_ln18_5 = icmp_eq  i11 %x_fp_exp_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_5"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:104 %icmp_ln18_6 = icmp_ne  i52 %x_fp_sig_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_6"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:105 %and_ln18_3 = and i1 %icmp_ln18_5, i1 %icmp_ln18_6

]]></Node>
<StgValue><ssdm name="and_ln18_3"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:106 %ymaggreater_3 = icmp_slt  i64 %data_13, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="ymaggreater_3"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:107 %select_ln488_2 = select i1 %ymaggreater_3, i64 %data_13, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="select_ln488_2"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:108 %select_ln488_3 = select i1 %and_ln18_3, i64 4643140847074803712, i64 %select_ln488_2

]]></Node>
<StgValue><ssdm name="select_ln488_3"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:110 %xs_exp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_s"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:111 %trunc_ln534_1 = trunc i64 %select_ln488_3

]]></Node>
<StgValue><ssdm name="trunc_ln534_1"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc45:112 %zext_ln515_1_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_1, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_1_cast"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="137" op_0_bw="54">
<![CDATA[
for.inc45:113 %zext_ln515_1 = zext i54 %zext_ln515_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_1"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:114 %zext_ln515_2 = zext i11 %xs_exp_s

]]></Node>
<StgValue><ssdm name="zext_ln515_2"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45:115 %add_ln515_1 = add i12 %zext_ln515_2, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_1"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc45:116 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:117 %sub_ln18_1 = sub i11 1023, i11 %xs_exp_s

]]></Node>
<StgValue><ssdm name="sub_ln18_1"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:118 %sext_ln18_2 = sext i11 %sub_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln18_2"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc45:119 %select_ln18_2 = select i1 %tmp_7, i12 %sext_ln18_2, i12 %add_ln515_1

]]></Node>
<StgValue><ssdm name="select_ln18_2"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
for.inc45:120 %sext_ln18_3 = sext i12 %select_ln18_2

]]></Node>
<StgValue><ssdm name="sext_ln18_3"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="137" op_0_bw="32">
<![CDATA[
for.inc45:121 %zext_ln18_1 = zext i32 %sext_ln18_3

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:122 %lshr_ln18_1 = lshr i137 %zext_ln515_1, i137 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="lshr_ln18_1"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc45:124 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_1, i32 53

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:255 %layer2_output_load_2 = load i21 %layer2_output_addr_2

]]></Node>
<StgValue><ssdm name="layer2_output_load_2"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:260 %x_assign_3_3 = sitodp i32 %zext_ln1432

]]></Node>
<StgValue><ssdm name="x_assign_3_3"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:319 %x_assign_3_4 = sitodp i32 %zext_ln1432_1

]]></Node>
<StgValue><ssdm name="x_assign_3_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:109 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:123 %shl_ln18_1 = shl i137 %zext_ln515_1, i137 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="shl_ln18_1"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="1">
<![CDATA[
for.inc45:125 %zext_ln21_1 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:126 %tmp_6 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_1, i32 53, i32 65

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:127 %select_ln18_3 = select i1 %tmp_7, i13 %zext_ln21_1, i13 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln18_3"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc45:128 %sub_ln59 = sub i13 0, i13 %select_ln18_3

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:129 %select_ln59 = select i1 %tmp_5, i13 %sub_ln59, i13 %select_ln18_3

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="13">
<![CDATA[
for.inc45:132 %zext_ln33_9 = zext i13 %select_ln59

]]></Node>
<StgValue><ssdm name="zext_ln33_9"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45:133 %add_ln33_9 = add i16 %sext_ln33, i16 %zext_ln33_9

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="21" op_0_bw="16">
<![CDATA[
for.inc45:134 %sext_ln33_1 = sext i16 %add_ln33_9

]]></Node>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="16">
<![CDATA[
for.inc45:135 %trunc_ln33 = trunc i16 %add_ln33_9

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
for.inc45:136 %p_shl5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:137 %sub_ln33_1 = sub i21 %p_shl5, i21 %sext_ln33_1

]]></Node>
<StgValue><ssdm name="sub_ln33_1"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:138 %add_ln33_10 = add i21 %sub_ln33_1, i21 %result

]]></Node>
<StgValue><ssdm name="add_ln33_10"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="21">
<![CDATA[
for.inc45:139 %zext_ln33_10 = zext i21 %add_ln33_10

]]></Node>
<StgValue><ssdm name="zext_ln33_10"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:140 %layer2_output_addr = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_10

]]></Node>
<StgValue><ssdm name="layer2_output_addr"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:141 %layer2_output_load = load i21 %layer2_output_addr

]]></Node>
<StgValue><ssdm name="layer2_output_load"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:245 %bitcast_ln33_2 = bitcast i32 %conv3_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln33_2"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:256 %mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
for.inc45:319 %x_assign_3_4 = sitodp i32 %zext_ln1432_1

]]></Node>
<StgValue><ssdm name="x_assign_3_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="281" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:141 %layer2_output_load = load i21 %layer2_output_addr

]]></Node>
<StgValue><ssdm name="layer2_output_load"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:147 %data_5 = bitcast i64 %x_assign_3_1

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:148 %x_fp_sign_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_5, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign_2"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:149 %x_fp_exp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_4"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:150 %x_fp_sig_4 = trunc i64 %data_5

]]></Node>
<StgValue><ssdm name="x_fp_sig_4"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:151 %icmp_ln25_5 = icmp_eq  i11 %x_fp_exp_4, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_5"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:152 %icmp_ln25_6 = icmp_eq  i52 %x_fp_sig_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_6"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:153 %and_ln25_2 = and i1 %icmp_ln25_5, i1 %icmp_ln25_6

]]></Node>
<StgValue><ssdm name="and_ln25_2"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:154 %icmp_ln18_7 = icmp_eq  i11 %x_fp_exp_4, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_7"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:155 %xor_ln18_2 = xor i1 %icmp_ln25_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_2"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:156 %and_ln18_4 = and i1 %icmp_ln18_7, i1 %xor_ln18_2

]]></Node>
<StgValue><ssdm name="and_ln18_4"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:157 %or_ln18_5 = or i1 %and_ln25_2, i1 %and_ln18_4

]]></Node>
<StgValue><ssdm name="or_ln18_5"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:158 %or_ln18_6 = or i1 %or_ln18_5, i1 %x_fp_sign_2

]]></Node>
<StgValue><ssdm name="or_ln18_6"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:159 %data_14 = select i1 %or_ln18_6, i64 0, i64 %data_5

]]></Node>
<StgValue><ssdm name="data_14"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:160 %x_fp_exp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_5"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:161 %x_fp_sig_5 = trunc i64 %data_14

]]></Node>
<StgValue><ssdm name="x_fp_sig_5"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:162 %icmp_ln18_8 = icmp_eq  i11 %x_fp_exp_5, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_8"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:163 %icmp_ln18_9 = icmp_ne  i52 %x_fp_sig_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_9"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:164 %and_ln18_5 = and i1 %icmp_ln18_8, i1 %icmp_ln18_9

]]></Node>
<StgValue><ssdm name="and_ln18_5"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:165 %ymaggreater_5 = icmp_slt  i64 %data_14, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="ymaggreater_5"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:166 %select_ln488_4 = select i1 %ymaggreater_5, i64 %data_14, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="select_ln488_4"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:167 %select_ln488_5 = select i1 %and_ln18_5, i64 4643140847074803712, i64 %select_ln488_4

]]></Node>
<StgValue><ssdm name="select_ln488_5"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:169 %xs_exp_1_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_1_s"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:170 %trunc_ln534_2 = trunc i64 %select_ln488_5

]]></Node>
<StgValue><ssdm name="trunc_ln534_2"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc45:171 %zext_ln515_3_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_2, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_3_cast"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="137" op_0_bw="54">
<![CDATA[
for.inc45:172 %zext_ln515_3 = zext i54 %zext_ln515_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_3"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:173 %zext_ln515_4 = zext i11 %xs_exp_1_s

]]></Node>
<StgValue><ssdm name="zext_ln515_4"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45:174 %add_ln515_2 = add i12 %zext_ln515_4, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_2"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc45:175 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:176 %sub_ln18_2 = sub i11 1023, i11 %xs_exp_1_s

]]></Node>
<StgValue><ssdm name="sub_ln18_2"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:177 %sext_ln18_4 = sext i11 %sub_ln18_2

]]></Node>
<StgValue><ssdm name="sext_ln18_4"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc45:178 %select_ln18_4 = select i1 %tmp_13, i12 %sext_ln18_4, i12 %add_ln515_2

]]></Node>
<StgValue><ssdm name="select_ln18_4"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="12">
<![CDATA[
for.inc45:179 %sext_ln18_5 = sext i12 %select_ln18_4

]]></Node>
<StgValue><ssdm name="sext_ln18_5"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="137" op_0_bw="32">
<![CDATA[
for.inc45:180 %zext_ln18_2 = zext i32 %sext_ln18_5

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:181 %lshr_ln18_2 = lshr i137 %zext_ln515_3, i137 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="lshr_ln18_2"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc45:183 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_2, i32 53

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:256 %mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:131 %bitcast_ln33 = bitcast i32 %conv3_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:142 %mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:168 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:182 %shl_ln18_2 = shl i137 %zext_ln515_3, i137 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="shl_ln18_2"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="1">
<![CDATA[
for.inc45:184 %zext_ln21_2 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:185 %tmp_9 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_2, i32 53, i32 65

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:186 %select_ln18_5 = select i1 %tmp_13, i13 %zext_ln21_2, i13 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln18_5"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc45:187 %sub_ln59_1 = sub i13 0, i13 %select_ln18_5

]]></Node>
<StgValue><ssdm name="sub_ln59_1"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:188 %select_ln59_1 = select i1 %tmp_11, i13 %sub_ln59_1, i13 %select_ln18_5

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="13">
<![CDATA[
for.inc45:191 %zext_ln33_11 = zext i13 %select_ln59_1

]]></Node>
<StgValue><ssdm name="zext_ln33_11"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45:192 %add_ln33_11 = add i16 %sext_ln33, i16 %zext_ln33_11

]]></Node>
<StgValue><ssdm name="add_ln33_11"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="16">
<![CDATA[
for.inc45:193 %sext_ln33_2 = sext i16 %add_ln33_11

]]></Node>
<StgValue><ssdm name="sext_ln33_2"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="16">
<![CDATA[
for.inc45:194 %trunc_ln33_1 = trunc i16 %add_ln33_11

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
for.inc45:195 %p_shl4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:196 %sub_ln33_2 = sub i21 %p_shl4, i21 %sext_ln33_2

]]></Node>
<StgValue><ssdm name="sub_ln33_2"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:197 %add_ln33_12 = add i21 %sub_ln33_2, i21 %result

]]></Node>
<StgValue><ssdm name="add_ln33_12"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="21">
<![CDATA[
for.inc45:198 %zext_ln33_12 = zext i21 %add_ln33_12

]]></Node>
<StgValue><ssdm name="zext_ln33_12"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:199 %layer2_output_addr_1 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_12

]]></Node>
<StgValue><ssdm name="layer2_output_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:200 %layer2_output_load_1 = load i21 %layer2_output_addr_1

]]></Node>
<StgValue><ssdm name="layer2_output_load_1"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:256 %mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="338" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:142 %mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:200 %layer2_output_load_1 = load i21 %layer2_output_addr_1

]]></Node>
<StgValue><ssdm name="layer2_output_load_1"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:261 %data_8 = bitcast i64 %x_assign_3_3

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:262 %x_fp_sign_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_8, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign_4"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:263 %x_fp_exp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_8"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:264 %x_fp_sig_8 = trunc i64 %data_8

]]></Node>
<StgValue><ssdm name="x_fp_sig_8"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:265 %icmp_ln25_9 = icmp_eq  i11 %x_fp_exp_8, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_9"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:266 %icmp_ln25_10 = icmp_eq  i52 %x_fp_sig_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_10"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:267 %and_ln25_4 = and i1 %icmp_ln25_9, i1 %icmp_ln25_10

]]></Node>
<StgValue><ssdm name="and_ln25_4"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:268 %icmp_ln18_13 = icmp_eq  i11 %x_fp_exp_8, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_13"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:269 %xor_ln18_4 = xor i1 %icmp_ln25_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_4"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:270 %and_ln18_8 = and i1 %icmp_ln18_13, i1 %xor_ln18_4

]]></Node>
<StgValue><ssdm name="and_ln18_8"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:271 %or_ln18_9 = or i1 %and_ln25_4, i1 %and_ln18_8

]]></Node>
<StgValue><ssdm name="or_ln18_9"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:272 %or_ln18_10 = or i1 %or_ln18_9, i1 %x_fp_sign_4

]]></Node>
<StgValue><ssdm name="or_ln18_10"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:273 %data_16 = select i1 %or_ln18_10, i64 0, i64 %data_8

]]></Node>
<StgValue><ssdm name="data_16"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:274 %x_fp_exp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_9"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:275 %x_fp_sig_9 = trunc i64 %data_16

]]></Node>
<StgValue><ssdm name="x_fp_sig_9"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:276 %icmp_ln18_14 = icmp_eq  i11 %x_fp_exp_9, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_14"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:277 %icmp_ln18_15 = icmp_ne  i52 %x_fp_sig_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_15"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:278 %and_ln18_9 = and i1 %icmp_ln18_14, i1 %icmp_ln18_15

]]></Node>
<StgValue><ssdm name="and_ln18_9"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:279 %ymaggreater_9 = icmp_slt  i64 %data_16, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="ymaggreater_9"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:280 %select_ln488_8 = select i1 %ymaggreater_9, i64 %data_16, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="select_ln488_8"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:281 %select_ln488_9 = select i1 %and_ln18_9, i64 4643140847074803712, i64 %select_ln488_8

]]></Node>
<StgValue><ssdm name="select_ln488_9"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:283 %xs_exp_1_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_1_2"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:284 %trunc_ln534_4 = trunc i64 %select_ln488_9

]]></Node>
<StgValue><ssdm name="trunc_ln534_4"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc45:285 %zext_ln515_7_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_4, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_7_cast"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="137" op_0_bw="54">
<![CDATA[
for.inc45:286 %zext_ln515_7 = zext i54 %zext_ln515_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_7"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:287 %zext_ln515_8 = zext i11 %xs_exp_1_2

]]></Node>
<StgValue><ssdm name="zext_ln515_8"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45:288 %add_ln515_4 = add i12 %zext_ln515_8, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_4"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc45:289 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:290 %sub_ln18_4 = sub i11 1023, i11 %xs_exp_1_2

]]></Node>
<StgValue><ssdm name="sub_ln18_4"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:291 %sext_ln18_8 = sext i11 %sub_ln18_4

]]></Node>
<StgValue><ssdm name="sext_ln18_8"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc45:292 %select_ln18_8 = select i1 %tmp_23, i12 %sext_ln18_8, i12 %add_ln515_4

]]></Node>
<StgValue><ssdm name="select_ln18_8"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="12">
<![CDATA[
for.inc45:293 %sext_ln18_9 = sext i12 %select_ln18_8

]]></Node>
<StgValue><ssdm name="sext_ln18_9"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="137" op_0_bw="32">
<![CDATA[
for.inc45:294 %zext_ln18_4 = zext i32 %sext_ln18_9

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:295 %lshr_ln18_4 = lshr i137 %zext_ln515_7, i137 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="lshr_ln18_4"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc45:297 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_4, i32 53

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="375" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:142 %mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:190 %bitcast_ln33_1 = bitcast i32 %conv3_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln33_1"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:201 %mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:282 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_9, i32 63

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:296 %shl_ln18_4 = shl i137 %zext_ln515_7, i137 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="shl_ln18_4"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="1">
<![CDATA[
for.inc45:298 %zext_ln21_4 = zext i1 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="13" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:299 %tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_4, i32 53, i32 65

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:300 %select_ln18_9 = select i1 %tmp_23, i13 %zext_ln21_4, i13 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln18_9"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc45:301 %sub_ln59_3 = sub i13 0, i13 %select_ln18_9

]]></Node>
<StgValue><ssdm name="sub_ln59_3"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:302 %select_ln59_3 = select i1 %tmp_22, i13 %sub_ln59_3, i13 %select_ln18_9

]]></Node>
<StgValue><ssdm name="select_ln59_3"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="13">
<![CDATA[
for.inc45:305 %zext_ln33_15 = zext i13 %select_ln59_3

]]></Node>
<StgValue><ssdm name="zext_ln33_15"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45:306 %add_ln33_15 = add i16 %sext_ln33, i16 %zext_ln33_15

]]></Node>
<StgValue><ssdm name="add_ln33_15"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="21" op_0_bw="16">
<![CDATA[
for.inc45:307 %sext_ln33_4 = sext i16 %add_ln33_15

]]></Node>
<StgValue><ssdm name="sext_ln33_4"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="16">
<![CDATA[
for.inc45:308 %trunc_ln33_3 = trunc i16 %add_ln33_15

]]></Node>
<StgValue><ssdm name="trunc_ln33_3"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
for.inc45:309 %p_shl2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_3, i8 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:310 %sub_ln33_4 = sub i21 %p_shl2, i21 %sext_ln33_4

]]></Node>
<StgValue><ssdm name="sub_ln33_4"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:311 %add_ln33_16 = add i21 %sub_ln33_4, i21 %result

]]></Node>
<StgValue><ssdm name="add_ln33_16"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="21">
<![CDATA[
for.inc45:312 %zext_ln33_16 = zext i21 %add_ln33_16

]]></Node>
<StgValue><ssdm name="zext_ln33_16"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:313 %layer2_output_addr_3 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_16

]]></Node>
<StgValue><ssdm name="layer2_output_addr_3"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:314 %layer2_output_load_3 = load i21 %layer2_output_addr_3

]]></Node>
<StgValue><ssdm name="layer2_output_load_3"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc55_ifconv.exitStub:0 %convolution_load_1 = load i32 %convolution

]]></Node>
<StgValue><ssdm name="convolution_load_1"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55_ifconv.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %convolution_out, i32 %convolution_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0">
<![CDATA[
for.inc55_ifconv.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc45:0 %convolution_load = load i32 %convolution

]]></Node>
<StgValue><ssdm name="convolution_load"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:143 %convolution_s = fadd i32 %convolution_load, i32 %mul

]]></Node>
<StgValue><ssdm name="convolution_s"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:201 %mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:314 %layer2_output_load_3 = load i21 %layer2_output_addr_3

]]></Node>
<StgValue><ssdm name="layer2_output_load_3"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64">
<![CDATA[
for.inc45:320 %data_10 = bitcast i64 %x_assign_3_4

]]></Node>
<StgValue><ssdm name="data_10"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:321 %x_fp_sign_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_10, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign_5"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:322 %x_fp_exp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_10"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:323 %x_fp_sig_10 = trunc i64 %data_10

]]></Node>
<StgValue><ssdm name="x_fp_sig_10"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:324 %icmp_ln25_11 = icmp_eq  i11 %x_fp_exp_10, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_11"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:325 %icmp_ln25_12 = icmp_eq  i52 %x_fp_sig_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_12"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:326 %and_ln25_5 = and i1 %icmp_ln25_11, i1 %icmp_ln25_12

]]></Node>
<StgValue><ssdm name="and_ln25_5"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:327 %icmp_ln18_16 = icmp_eq  i11 %x_fp_exp_10, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_16"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:328 %xor_ln18_5 = xor i1 %icmp_ln25_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_5"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:329 %and_ln18_10 = and i1 %icmp_ln18_16, i1 %xor_ln18_5

]]></Node>
<StgValue><ssdm name="and_ln18_10"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:330 %or_ln18_11 = or i1 %and_ln25_5, i1 %and_ln18_10

]]></Node>
<StgValue><ssdm name="or_ln18_11"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:331 %or_ln18_12 = or i1 %or_ln18_11, i1 %x_fp_sign_5

]]></Node>
<StgValue><ssdm name="or_ln18_12"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:332 %data_17 = select i1 %or_ln18_12, i64 0, i64 %data_10

]]></Node>
<StgValue><ssdm name="data_17"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:333 %x_fp_exp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_11"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:334 %x_fp_sig_11 = trunc i64 %data_17

]]></Node>
<StgValue><ssdm name="x_fp_sig_11"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:335 %icmp_ln18_17 = icmp_eq  i11 %x_fp_exp_11, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_17"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc45:336 %icmp_ln18_18 = icmp_ne  i52 %x_fp_sig_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_18"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc45:337 %and_ln18_11 = and i1 %icmp_ln18_17, i1 %icmp_ln18_18

]]></Node>
<StgValue><ssdm name="and_ln18_11"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc45:338 %ymaggreater_11 = icmp_slt  i64 %data_17, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="ymaggreater_11"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:339 %select_ln488_10 = select i1 %ymaggreater_11, i64 %data_17, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="select_ln488_10"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:340 %select_ln488_11 = select i1 %and_ln18_11, i64 4643140847074803712, i64 %select_ln488_10

]]></Node>
<StgValue><ssdm name="select_ln488_11"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:342 %xs_exp_1_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_1_3"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="52" op_0_bw="64">
<![CDATA[
for.inc45:343 %trunc_ln534_5 = trunc i64 %select_ln488_11

]]></Node>
<StgValue><ssdm name="trunc_ln534_5"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc45:344 %zext_ln515_9_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_5, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_9_cast"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="137" op_0_bw="54">
<![CDATA[
for.inc45:345 %zext_ln515_9 = zext i54 %zext_ln515_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_9"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:346 %zext_ln515_10 = zext i11 %xs_exp_1_3

]]></Node>
<StgValue><ssdm name="zext_ln515_10"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc45:347 %add_ln515_5 = add i12 %zext_ln515_10, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_5"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc45:348 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45:349 %sub_ln18_5 = sub i11 1023, i11 %xs_exp_1_3

]]></Node>
<StgValue><ssdm name="sub_ln18_5"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="11">
<![CDATA[
for.inc45:350 %sext_ln18_10 = sext i11 %sub_ln18_5

]]></Node>
<StgValue><ssdm name="sext_ln18_10"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc45:351 %select_ln18_10 = select i1 %tmp_27, i12 %sext_ln18_10, i12 %add_ln515_5

]]></Node>
<StgValue><ssdm name="select_ln18_10"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="12">
<![CDATA[
for.inc45:352 %sext_ln18_11 = sext i12 %select_ln18_10

]]></Node>
<StgValue><ssdm name="sext_ln18_11"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="137" op_0_bw="32">
<![CDATA[
for.inc45:353 %zext_ln18_5 = zext i32 %sext_ln18_11

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:354 %lshr_ln18_5 = lshr i137 %zext_ln515_9, i137 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="lshr_ln18_5"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc45:356 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_5, i32 53

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="434" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:143 %convolution_s = fadd i32 %convolution_load, i32 %mul

]]></Node>
<StgValue><ssdm name="convolution_s"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:201 %mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:304 %bitcast_ln33_3 = bitcast i32 %conv3_weights_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln33_3"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:315 %mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc45:341 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_11, i32 63

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc45:355 %shl_ln18_5 = shl i137 %zext_ln515_9, i137 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="shl_ln18_5"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="13" op_0_bw="1">
<![CDATA[
for.inc45:357 %zext_ln21_5 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="13" op_0_bw="13" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:358 %tmp_10 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_5, i32 53, i32 65

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:359 %select_ln18_11 = select i1 %tmp_27, i13 %zext_ln21_5, i13 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln18_11"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc45:360 %sub_ln59_4 = sub i13 0, i13 %select_ln18_11

]]></Node>
<StgValue><ssdm name="sub_ln59_4"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc45:361 %select_ln59_4 = select i1 %tmp_26, i13 %sub_ln59_4, i13 %select_ln18_11

]]></Node>
<StgValue><ssdm name="select_ln59_4"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="13">
<![CDATA[
for.inc45:364 %zext_ln33_17 = zext i13 %select_ln59_4

]]></Node>
<StgValue><ssdm name="zext_ln33_17"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45:365 %add_ln33_17 = add i16 %sext_ln33, i16 %zext_ln33_17

]]></Node>
<StgValue><ssdm name="add_ln33_17"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="21" op_0_bw="16">
<![CDATA[
for.inc45:366 %sext_ln33_5 = sext i16 %add_ln33_17

]]></Node>
<StgValue><ssdm name="sext_ln33_5"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="16">
<![CDATA[
for.inc45:367 %trunc_ln33_4 = trunc i16 %add_ln33_17

]]></Node>
<StgValue><ssdm name="trunc_ln33_4"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
for.inc45:368 %p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_4, i8 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:369 %sub_ln33_5 = sub i21 %p_shl1, i21 %sext_ln33_5

]]></Node>
<StgValue><ssdm name="sub_ln33_5"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45:370 %add_ln33_18 = add i21 %sub_ln33_5, i21 %result

]]></Node>
<StgValue><ssdm name="add_ln33_18"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="21">
<![CDATA[
for.inc45:371 %zext_ln33_18 = zext i21 %add_ln33_18

]]></Node>
<StgValue><ssdm name="zext_ln33_18"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:372 %layer2_output_addr_4 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_18

]]></Node>
<StgValue><ssdm name="layer2_output_addr_4"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:373 %layer2_output_load_4 = load i21 %layer2_output_addr_4

]]></Node>
<StgValue><ssdm name="layer2_output_load_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="455" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:143 %convolution_s = fadd i32 %convolution_load, i32 %mul

]]></Node>
<StgValue><ssdm name="convolution_s"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:315 %mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="21">
<![CDATA[
for.inc45:373 %layer2_output_load_4 = load i21 %layer2_output_addr_4

]]></Node>
<StgValue><ssdm name="layer2_output_load_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="458" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:143 %convolution_s = fadd i32 %convolution_load, i32 %mul

]]></Node>
<StgValue><ssdm name="convolution_s"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:315 %mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:363 %bitcast_ln33_4 = bitcast i32 %conv3_weights_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln33_4"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:374 %mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="462" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:202 %convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_1_1"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:374 %mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="464" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:202 %convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_1_1"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:374 %mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="466" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:202 %convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_1_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="467" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:202 %convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_1_1"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45:376 %add_ln28 = add i3 %select_ln26, i3 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:379 %store_ln28 = store i3 %add_ln28, i3 %kernel_x

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="470" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:257 %convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="471" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:257 %convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="472" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:257 %convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_1_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="473" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:257 %convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_1_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="474" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:316 %convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_1_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="475" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:316 %convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_1_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="476" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:316 %convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_1_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="477" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:316 %convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_1_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="478" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:375 %convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_1_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="479" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:375 %convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_1_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="480" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:375 %convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_1_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="481" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_4_VITIS_LOOP_28_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="482" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:37 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="485" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc45:375 %convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_1_4"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:380 %store_ln28 = store i32 %convolution_1_4, i32 %convolution

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
for.inc45:381 %br_ln28 = br void %VITIS_LOOP_30_6

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
