--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml proj5_Memory_Interface.twx proj5_Memory_Interface.ncd -o
proj5_Memory_Interface.twr proj5_Memory_Interface.pcf -ucf IOPinAssignments.ucf

Design file:              proj5_Memory_Interface.ncd
Physical constraint file: proj5_Memory_Interface.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
Rx            |    2.665(R)|   -0.707(R)|clk_BUFGP         |   0.000|
baud_val<0>   |   11.781(R)|   -2.769(R)|clk_BUFGP         |   0.000|
baud_val<1>   |   11.187(R)|   -2.196(R)|clk_BUFGP         |   0.000|
baud_val<2>   |   10.286(R)|   -2.489(R)|clk_BUFGP         |   0.000|
baud_val<3>   |   11.086(R)|   -2.990(R)|clk_BUFGP         |   0.000|
bit8          |    6.282(R)|   -2.444(R)|clk_BUFGP         |   0.000|
memoryData<0> |    0.332(R)|    0.957(R)|clk_BUFGP         |   0.000|
memoryData<1> |    0.827(R)|    0.561(R)|clk_BUFGP         |   0.000|
memoryData<2> |    0.544(R)|    0.788(R)|clk_BUFGP         |   0.000|
memoryData<3> |    0.600(R)|    0.742(R)|clk_BUFGP         |   0.000|
memoryData<4> |    1.577(R)|   -0.041(R)|clk_BUFGP         |   0.000|
memoryData<5> |    0.979(R)|    0.438(R)|clk_BUFGP         |   0.000|
memoryData<6> |    1.842(R)|   -0.267(R)|clk_BUFGP         |   0.000|
memoryData<7> |    1.524(R)|   -0.014(R)|clk_BUFGP         |   0.000|
memoryData<8> |    0.954(R)|    0.455(R)|clk_BUFGP         |   0.000|
memoryData<9> |    1.147(R)|    0.301(R)|clk_BUFGP         |   0.000|
memoryData<10>|    1.132(R)|    0.303(R)|clk_BUFGP         |   0.000|
memoryData<11>|    1.337(R)|    0.138(R)|clk_BUFGP         |   0.000|
memoryData<12>|    0.616(R)|    0.726(R)|clk_BUFGP         |   0.000|
memoryData<13>|    1.453(R)|    0.057(R)|clk_BUFGP         |   0.000|
memoryData<14>|    1.762(R)|   -0.199(R)|clk_BUFGP         |   0.000|
memoryData<15>|    1.744(R)|   -0.185(R)|clk_BUFGP         |   0.000|
odd_n_even    |    6.599(R)|   -1.481(R)|clk_BUFGP         |   0.000|
parity_en     |    6.322(R)|   -1.404(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
MT_CE           |    8.603(R)|clk_BUFGP         |   0.000|
MT_OE           |    8.027(R)|clk_BUFGP         |   0.000|
MT_WE           |    8.635(R)|clk_BUFGP         |   0.000|
a               |   13.464(R)|clk_BUFGP         |   0.000|
b               |   13.013(R)|clk_BUFGP         |   0.000|
c               |   13.654(R)|clk_BUFGP         |   0.000|
d               |   13.331(R)|clk_BUFGP         |   0.000|
e               |   12.918(R)|clk_BUFGP         |   0.000|
f               |   13.713(R)|clk_BUFGP         |   0.000|
g               |   13.606(R)|clk_BUFGP         |   0.000|
memWriteAddr<0> |    7.696(R)|clk_BUFGP         |   0.000|
memWriteAddr<1> |    7.682(R)|clk_BUFGP         |   0.000|
memWriteAddr<2> |    7.428(R)|clk_BUFGP         |   0.000|
memWriteAddr<3> |    7.686(R)|clk_BUFGP         |   0.000|
memWriteAddr<4> |    7.499(R)|clk_BUFGP         |   0.000|
memWriteAddr<5> |    7.154(R)|clk_BUFGP         |   0.000|
memWriteAddr<6> |    7.132(R)|clk_BUFGP         |   0.000|
memWriteAddr<7> |    7.688(R)|clk_BUFGP         |   0.000|
memWriteAddr<8> |    8.241(R)|clk_BUFGP         |   0.000|
memWriteAddr<9> |    7.156(R)|clk_BUFGP         |   0.000|
memWriteAddr<10>|    7.443(R)|clk_BUFGP         |   0.000|
memWriteAddr<11>|    7.701(R)|clk_BUFGP         |   0.000|
memWriteAddr<12>|    7.437(R)|clk_BUFGP         |   0.000|
memWriteAddr<13>|    7.714(R)|clk_BUFGP         |   0.000|
memWriteAddr<14>|    7.950(R)|clk_BUFGP         |   0.000|
memWriteAddr<15>|    8.850(R)|clk_BUFGP         |   0.000|
memWriteAddr<16>|    8.138(R)|clk_BUFGP         |   0.000|
memWriteAddr<17>|    8.065(R)|clk_BUFGP         |   0.000|
memWriteAddr<18>|    7.456(R)|clk_BUFGP         |   0.000|
memWriteAddr<19>|    7.714(R)|clk_BUFGP         |   0.000|
memWriteAddr<20>|    8.392(R)|clk_BUFGP         |   0.000|
memWriteAddr<21>|    8.051(R)|clk_BUFGP         |   0.000|
memWriteAddr<22>|    7.939(R)|clk_BUFGP         |   0.000|
memoryData<0>   |   10.330(R)|clk_BUFGP         |   0.000|
memoryData<1>   |   10.528(R)|clk_BUFGP         |   0.000|
memoryData<2>   |   10.784(R)|clk_BUFGP         |   0.000|
memoryData<3>   |   11.032(R)|clk_BUFGP         |   0.000|
memoryData<4>   |   10.413(R)|clk_BUFGP         |   0.000|
memoryData<5>   |   10.669(R)|clk_BUFGP         |   0.000|
memoryData<6>   |   10.943(R)|clk_BUFGP         |   0.000|
memoryData<7>   |   11.173(R)|clk_BUFGP         |   0.000|
memoryData<8>   |   10.673(R)|clk_BUFGP         |   0.000|
memoryData<9>   |   10.783(R)|clk_BUFGP         |   0.000|
memoryData<10>  |    9.904(R)|clk_BUFGP         |   0.000|
memoryData<11>  |   10.444(R)|clk_BUFGP         |   0.000|
memoryData<12>  |   10.262(R)|clk_BUFGP         |   0.000|
memoryData<13>  |   10.676(R)|clk_BUFGP         |   0.000|
memoryData<14>  |   11.196(R)|clk_BUFGP         |   0.000|
memoryData<15>  |   11.735(R)|clk_BUFGP         |   0.000|
tx              |    9.273(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.057|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
baud_val<0>    |LED<0>         |    5.440|
baud_val<1>    |LED<1>         |    4.830|
baud_val<2>    |LED<2>         |    4.830|
baud_val<3>    |LED<3>         |    5.383|
bit8           |LED<6>         |    9.650|
odd_n_even     |LED<4>         |    6.739|
parity_en      |LED<5>         |    5.500|
---------------+---------------+---------+


Analysis completed Thu Dec 10 23:10:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



