<component id="root" name="root">
  <component type="System" id="system" name="system">
    <param name="core_tech_node" value="40"/>
    <param name="target_core_clockrate" value="1000"/>
    <param name="temperature" value="380"/>
    <param name="interconnect_projection_type" value="1"/>
    <param name="device_type" value="0"/>
    <param name="longer_channel_device" value="1"/>
    <param name="machine_bits" value="64"/>
    <param name="virtual_address_width" value="64"/>
    <param name="physical_address_width" value="64"/>
    <param name="virtual_memory_page_size" value="4096"/>
    <param name="wire_is_mat_type" value="2"/>
    <param name="wire_os_mat_type" value="2"/>
    <param name="delay_wt" value="100"/>
    <param name="area_wt" value="0"/>
    <param name="dynamic_power_wt" value="100"/>
    <param name="leakage_power_wt" value="0"/>
    <param name="cycle_time_wt" value="0"/>
    <param name="delay_dev" value="10000"/>
    <param name="area_dev" value="10000"/>
    <param name="dynamic_power_dev" value="10000"/>
    <param name="leakage_power_dev" value="10000"/>
    <param name="cycle_time_dev" value="10000"/>
    <param name="ed" value="2"/>
    <param name="burst_len" value="1"/>
    <param name="int_prefetch_w" value="1"/>
    <param name="page_sz_bits" value="0"/>
    <param name="rpters_in_htree" value="1"/>
    <param name="ver_htree_wires_over_array" value="0"/>
    <param name="nuca" value="0"/>
    <param name="nuca_bank_count" value="0"/>
    <param name="force_cache_config" value="0"/>
    <param name="wt" value="0"/>
    <param name="force_wiretype" value="0"/>
    <param name="print_detail" value="1"/>
    <param name="add_ecc_b_" value="1"/>
    <param name="broadcast_addr_din_over_ver_htrees" value="0"/>
    <stat name="total_cycles" value="3678287927"/>
    <component type="Core" id="system.core0" name="core0">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="3820650712"/>
      <stat name="int_instructions" value="1723153831"/>
      <stat name="fp_instructions" value="2097496881"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="778273655"/>
      <stat name="store_instructions" value="350138759"/>
      <stat name="committed_instructions" value="3820650712"/>
      <stat name="committed_int_instructions" value="1723153831"/>
      <stat name="committed_fp_instructions" value="2097496881"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="3678287927"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="14086256"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="1723153831"/>
      <stat name="fpu_accesses" value="2097496881"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core0.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core0.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="2917655810"/>
        <stat name="total_misses" value="242"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="2923789206"/>
        <stat name="read_misses" value="7899988"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core0.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="773764228"/>
        <stat name="read_misses" value="4731295"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core0.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="773517058"/>
        <stat name="write_accesses" value="349506969"/>
        <stat name="read_misses" value="22737710"/>
        <stat name="write_misses" value="2222008"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core0.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core1" name="core1">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="4041241052"/>
      <stat name="int_instructions" value="1864934881"/>
      <stat name="fp_instructions" value="2176306171"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="816943507"/>
      <stat name="store_instructions" value="364531485"/>
      <stat name="committed_instructions" value="4041241052"/>
      <stat name="committed_int_instructions" value="1864934881"/>
      <stat name="committed_fp_instructions" value="2176306171"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="3678243659"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="14620088"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="1864934881"/>
      <stat name="fpu_accesses" value="2176306171"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core1.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core1.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="3128883808"/>
        <stat name="total_misses" value="225"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="3133415177"/>
        <stat name="read_misses" value="8406455"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core1.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="809716646"/>
        <stat name="read_misses" value="9107771"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core1.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="807817969"/>
        <stat name="write_accesses" value="363125120"/>
        <stat name="read_misses" value="25798774"/>
        <stat name="write_misses" value="2200699"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core1.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core2" name="core2">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="4431047343"/>
      <stat name="int_instructions" value="2090311636"/>
      <stat name="fp_instructions" value="2340735707"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="892680973"/>
      <stat name="store_instructions" value="445859694"/>
      <stat name="committed_instructions" value="4431047343"/>
      <stat name="committed_int_instructions" value="2090311636"/>
      <stat name="committed_fp_instructions" value="2340735707"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="3678287638"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="22441109"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="2090311636"/>
      <stat name="fpu_accesses" value="2340735707"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core2.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core2.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="3380202978"/>
        <stat name="total_misses" value="1248"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="3429330980"/>
        <stat name="read_misses" value="8360591"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core2.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="880707079"/>
        <stat name="read_misses" value="6521435"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core2.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="886022134"/>
        <stat name="write_accesses" value="444614815"/>
        <stat name="read_misses" value="22065067"/>
        <stat name="write_misses" value="5011013"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core2.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core3" name="core3">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="4163260092"/>
      <stat name="int_instructions" value="1921457566"/>
      <stat name="fp_instructions" value="2241802526"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="840368122"/>
      <stat name="store_instructions" value="376748161"/>
      <stat name="committed_instructions" value="4163260092"/>
      <stat name="committed_int_instructions" value="1921457566"/>
      <stat name="committed_fp_instructions" value="2241802526"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="3678243402"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="15041739"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="1921457566"/>
      <stat name="fpu_accesses" value="2241802526"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core3.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core3.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="3225401404"/>
        <stat name="total_misses" value="355"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="3230415647"/>
        <stat name="read_misses" value="8629913"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core3.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="832825877"/>
        <stat name="read_misses" value="9475262"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core3.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="830872938"/>
        <stat name="write_accesses" value="375310707"/>
        <stat name="read_misses" value="27528051"/>
        <stat name="write_misses" value="2467618"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core3.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core4" name="core4">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="4003800466"/>
      <stat name="int_instructions" value="1831244827"/>
      <stat name="fp_instructions" value="2172555639"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="811911602"/>
      <stat name="store_instructions" value="364528444"/>
      <stat name="committed_instructions" value="4003800466"/>
      <stat name="committed_int_instructions" value="1831244827"/>
      <stat name="committed_fp_instructions" value="2172555639"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="3678243512"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="14675212"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="1831244827"/>
      <stat name="fpu_accesses" value="2172555639"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core4.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core4.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="3083707136"/>
        <stat name="total_misses" value="246"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core4.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="3088437723"/>
        <stat name="read_misses" value="8350324"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core4.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="805849315"/>
        <stat name="read_misses" value="7427958"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core4.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="804464942"/>
        <stat name="write_accesses" value="363459774"/>
        <stat name="read_misses" value="23393476"/>
        <stat name="write_misses" value="1943334"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core4.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core5" name="core5">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="3806607623"/>
      <stat name="int_instructions" value="1738859045"/>
      <stat name="fp_instructions" value="2067748578"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="772567734"/>
      <stat name="store_instructions" value="344435897"/>
      <stat name="committed_instructions" value="3806607623"/>
      <stat name="committed_int_instructions" value="1738859045"/>
      <stat name="committed_fp_instructions" value="2067748578"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="3678243508"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="13555590"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="1738859045"/>
      <stat name="fpu_accesses" value="2067748578"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core5.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core5.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="2927437025"/>
        <stat name="total_misses" value="228"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core5.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="2933205089"/>
        <stat name="read_misses" value="7713638"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core5.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="766657004"/>
        <stat name="read_misses" value="6833055"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core5.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="765714928"/>
        <stat name="write_accesses" value="343397996"/>
        <stat name="read_misses" value="21978896"/>
        <stat name="write_misses" value="2090964"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core5.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core6" name="core6">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="4099132443"/>
      <stat name="int_instructions" value="1884266056"/>
      <stat name="fp_instructions" value="2214866387"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="827550809"/>
      <stat name="store_instructions" value="365534382"/>
      <stat name="committed_instructions" value="4099132443"/>
      <stat name="committed_int_instructions" value="1884266056"/>
      <stat name="committed_fp_instructions" value="2214866387"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="3678243295"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="14493810"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="1884266056"/>
      <stat name="fpu_accesses" value="2214866387"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core6.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core6.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="3176689265"/>
        <stat name="total_misses" value="230"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core6.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="3181668159"/>
        <stat name="read_misses" value="8335966"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core6.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="819937178"/>
        <stat name="read_misses" value="9447757"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core6.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="818084038"/>
        <stat name="write_accesses" value="364143663"/>
        <stat name="read_misses" value="27293233"/>
        <stat name="write_misses" value="1941911"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core6.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="Core" id="system.core7" name="core7">
      <param name="clock_rate" value="1000"/>
      <param name="opt_local" value="0"/>
      <param name="instruction_length" value="32"/>
      <param name="opcode_width" value="7"/>
      <param name="x86" value="0"/>
      <param name="micro_opcode_width" value="8"/>
      <param name="machine_type" value="1"/>
      <param name="number_hardware_threads" value="1"/>
      <param name="fetch_width" value="1"/>
      <param name="number_instruction_fetch_ports" value="1"/>
      <param name="decode_width" value="1"/>
      <param name="issue_width" value="1"/>
      <param name="peak_issue_width" value="1"/>
      <param name="commit_width" value="1"/>
      <param name="fp_issue_width" value="1"/>
      <param name="prediction_width" value="0"/>
      <param name="int_pipelines" value="2"/>
      <param name="fp_pipelines" value="1"/>
      <param name="int_pipeline_depth" value="12"/>
      <param name="fp_pipeline_depth" value="13"/>
      <param name="ALU_per_core" value="2"/>
      <param name="MUL_per_core" value="1"/>
      <param name="FPU_per_core" value="1"/>
      <param name="instruction_buffer_size" value="32"/>
      <param name="instruction_window_scheme" value="0"/>
      <param name="instruction_window_size" value="7"/>
      <param name="fp_instruction_window_size" value="18"/>
      <param name="ROB_size" value="56"/>
      <param name="archi_Regs_IRF_size" value="30"/>
      <param name="archi_Regs_FRF_size" value="48"/>
      <param name="phy_Regs_IRF_size" value="34"/>
      <param name="phy_Regs_FRF_size" value="40"/>
      <param name="rename_scheme" value="0"/>
      <param name="register_window_size" value="0"/>
      <param name="register_window_throughput" value="4"/>
      <param name="register_window_latency" value="4"/>
      <param name="store_buffer_size" value="32"/>
      <param name="load_buffer_size" value="32"/>
      <param name="memory_ports" value="1"/>
      <param name="RAS_size" value="16"/>
      <param name="execu_wire_mat_type" value="2"/>
      <param name="execu_bypass_base_width" value="1"/>
      <param name="execu_bypass_base_height" value="1"/>
      <param name="execu_bypass_start_wiring_level" value="3"/>
      <param name="execu_bypass_route_over_perc" value="1"/>
      <param name="globalCheckpoint" value="32"/>
      <param name="perThreadState" value="8"/>
      <param name="ROB_assoc" value="1"/>
      <param name="ROB_nbanks" value="1"/>
      <param name="ROB_tag_width" value="0"/>
      <param name="scheduler_assoc" value="0"/>
      <param name="scheduler_nbanks" value="1"/>
      <param name="register_window_assoc" value="1"/>
      <param name="register_window_nbanks" value="1"/>
      <param name="register_window_tag_width" value="0"/>
      <param name="register_window_rw_ports" value="1"/>
      <param name="phy_Regs_IRF_assoc" value="1"/>
      <param name="phy_Regs_IRF_nbanks" value="1"/>
      <param name="phy_Regs_IRF_tag_width" value="0"/>
      <param name="phy_Regs_IRF_rd_ports" value="1"/>
      <param name="phy_Regs_IRF_wr_ports" value="1"/>
      <param name="phy_Regs_FRF_assoc" value="1"/>
      <param name="phy_Regs_FRF_nbanks" value="1"/>
      <param name="phy_Regs_FRF_tag_width" value="0"/>
      <param name="phy_Regs_FRF_rd_ports" value="1"/>
      <param name="phy_Regs_FRF_wr_ports" value="1"/>
      <param name="front_rat_nbanks" value="1"/>
      <param name="front_rat_rw_ports" value="1"/>
      <param name="retire_rat_nbanks" value="1"/>
      <param name="retire_rat_rw_ports" value="0"/>
      <param name="freelist_nbanks" value="1"/>
      <param name="freelist_rw_ports" value="1"/>
      <param name="load_buffer_assoc" value="0"/>
      <param name="load_buffer_nbanks" value="1"/>
      <param name="store_buffer_assoc" value="0"/>
      <param name="store_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_assoc" value="1"/>
      <param name="instruction_buffer_nbanks" value="1"/>
      <param name="instruction_buffer_tag_width" value="0"/>
      <stat name="total_instructions" value="3852564727"/>
      <stat name="int_instructions" value="1733452910"/>
      <stat name="fp_instructions" value="2119111817"/>
      <stat name="branch_instructions" value="25"/>
      <stat name="branch_mispredictions" value="2"/>
      <stat name="load_instructions" value="785325035"/>
      <stat name="store_instructions" value="355848670"/>
      <stat name="committed_instructions" value="3852564727"/>
      <stat name="committed_int_instructions" value="1733452910"/>
      <stat name="committed_fp_instructions" value="2119111817"/>
      <stat name="pipeline_duty_cycle" value="1"/>
      <stat name="total_cycles" value="3678243527"/>
      <stat name="ROB_reads" value="100"/>
      <stat name="ROB_writes" value="100"/>
      <stat name="rename_reads" value="100"/>
      <stat name="rename_writes" value="100"/>
      <stat name="fp_rename_reads" value="100"/>
      <stat name="fp_rename_writes" value="100"/>
      <stat name="inst_window_reads" value="80"/>
      <stat name="inst_window_writes" value="80"/>
      <stat name="inst_window_wakeup_accesses" value="80"/>
      <stat name="fp_inst_window_reads" value="20"/>
      <stat name="fp_inst_window_writes" value="20"/>
      <stat name="fp_inst_window_wakeup_accesses" value="20"/>
      <stat name="int_regfile_reads" value="160"/>
      <stat name="float_regfile_reads" value="40"/>
      <stat name="int_regfile_writes" value="80"/>
      <stat name="float_regfile_writes" value="20"/>
      <stat name="function_calls" value="14265386"/>
      <stat name="context_switches" value="0"/>
      <stat name="ialu_accesses" value="1733452910"/>
      <stat name="fpu_accesses" value="2119111817"/>
      <stat name="mul_accesses" value="10"/>
      <stat name="cdb_alu_accesses" value="70"/>
      <stat name="cdb_mul_accesses" value="10"/>
      <stat name="cdb_fpu_accesses" value="20"/>
      <stat name="IFU_duty_cycle" value="1"/>
      <stat name="LSU_duty_cycle" value="1"/>
      <stat name="MemManU_I_duty_cycle" value="1"/>
      <stat name="MemManU_D_duty_cycle" value="1"/>
      <stat name="ALU_duty_cycle" value="1"/>
      <stat name="MUL_duty_cycle" value="1"/>
      <stat name="FPU_duty_cycle" value="1"/>
      <stat name="ALU_cdb_duty_cycle" value="1"/>
      <stat name="MUL_cdb_duty_cycle" value="1"/>
      <stat name="FPU_cdb_duty_cycle" value="1"/>
      <component type="BranchPredictor" id="system.core7.predictor" name="PBT">
        <param name="assoc" value="1"/>
        <param name="nbanks" value="1"/>
        <param name="local_l1_predictor_size" value="12"/>
        <param name="local_l2_predictor_size" value="4"/>
        <param name="local_predictor_entries" value="8192"/>
        <param name="global_predictor_entries" value="8192"/>
        <param name="global_predictor_bits" value="4"/>
        <param name="chooser_predictor_entries" value="8192"/>
        <param name="chooser_predictor_bits" value="4"/>
      </component>
      <component type="InstructionTLB" id="system.core7.itlb" name="itlb">
        <param name="number_entries" value="48"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="total_accesses" value="2938082782"/>
        <stat name="total_misses" value="225"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core7.icache" name="Instruction Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="2943153659"/>
        <stat name="read_misses" value="8114972"/>
        <stat name="conflicts" value="0"/>
        <stat name="duty_cycle" value="0"/>
      </component>
      <component type="DataTLB" id="system.core7.dtlb" name="dtlb">
        <param name="number_entries" value="64"/>
        <param name="latency" value="8"/>
        <param name="throughput" value="3"/>
        <param name="assoc" value="0"/>
        <param name="nbanks" value="1"/>
        <stat name="read_accesses" value="781530675"/>
        <stat name="read_misses" value="4264169"/>
        <stat name="conflicts" value="0"/>
      </component>
      <component type="CacheUnit" id="system.core7.dcache" name="Data Cache">
        <param name="level" value="1"/>
        <param name="size" value="32768"/>
        <param name="block_size" value="64"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="2"/>
        <param name="throughput" value="3"/>
        <param name="miss_buffer_size" value="2"/>
        <param name="fetch_buffer_size" value="2"/>
        <param name="prefetch_buffer_size" value="2"/>
        <param name="writeback_buffer_size" value="0"/>
        <param name="clockrate" value="0"/>
        <param name="tech_type" value="0"/>
        <param name="Directory_type" value="2"/>
        <param name="device_type" value="0"/>
        <param name="core_type" value="1"/>
        <param name="wire_mat_type" value="2"/>
        <param name="wire_type" value="0"/>
        <param name="miss_buffer_assoc" value="0"/>
        <param name="fetch_buffer_assoc" value="0"/>
        <param name="prefetch_buffer_assoc" value="0"/>
        <param name="writeback_buffer_assoc" value="0"/>
        <param name="miss_buffer_banks" value="1"/>
        <param name="fetch_buffer_banks" value="1"/>
        <param name="prefetch_buffer_banks" value="1"/>
        <param name="writeback_buffer_banks" value="1"/>
        <param name="cache_access_mode" value="0"/>
        <param name="miss_buff_access_mode" value="2"/>
        <param name="fetch_buff_access_mode" value="2"/>
        <param name="prefetch_buff_access_mode" value="2"/>
        <param name="writeback_buff_access_mode" value="2"/>
        <param name="cache_rw_ports" value="1"/>
        <param name="cache_rd_ports" value="0"/>
        <param name="cache_wr_ports" value="0"/>
        <param name="cache_se_rd_ports" value="0"/>
        <param name="cache_search_ports" value="0"/>
        <param name="miss_buff_rw_ports" value="1"/>
        <param name="miss_buff_rd_ports" value="0"/>
        <param name="miss_buff_wr_ports" value="0"/>
        <param name="miss_buff_se_rd_ports" value="0"/>
        <param name="miss_buff_search_ports" value="1"/>
        <param name="fetch_buff_rw_ports" value="1"/>
        <param name="fetch_buff_rd_ports" value="0"/>
        <param name="fetch_buff_wr_ports" value="0"/>
        <param name="fetch_buff_se_rd_ports" value="0"/>
        <param name="fetch_buff_search_ports" value="1"/>
        <param name="pf_buff_rw_ports" value="1"/>
        <param name="pf_buff_rd_ports" value="0"/>
        <param name="pf_buff_wr_ports" value="0"/>
        <param name="pf_buff_se_rd_ports" value="0"/>
        <param name="pf_buff_search_ports" value="1"/>
        <param name="wb_buff_rw_ports" value="1"/>
        <param name="wb_buff_rd_ports" value="0"/>
        <param name="wb_buff_wr_ports" value="0"/>
        <param name="wb_buff_se_rd_ports" value="0"/>
        <param name="wb_buff_search_ports" value="1"/>
        <param name="pure_ram" value="0"/>
        <stat name="read_accesses" value="781042283"/>
        <stat name="write_accesses" value="355207407"/>
        <stat name="read_misses" value="22021476"/>
        <stat name="write_misses" value="1986409"/>
        <stat name="conflicts" value="1"/>
        <stat name="duty_cycle" value="1"/>
      </component>
      <component type="BranchTargetBuffer" id="system.core7.btargetbuf" name="btargetbuf">
        <param name="size" value="8192"/>
        <param name="block_size" value="4"/>
        <param name="assoc" value="2"/>
        <param name="num_banks" value="1"/>
        <param name="latency" value="1"/>
        <param name="throughput" value="3"/>
        <param name="rw_ports" value="1"/>
        <stat name="read_accesses" value="25"/>
        <stat name="write_accesses" value="25"/>
      </component>
    </component>
    <component type="CacheUnit" id="system.L20" name="L2 Cache">
      <param name="level" value="2"/>
      <param name="size" value="262144"/>
      <param name="block_size" value="64"/>
      <param name="assoc" value="8"/>
      <param name="num_banks" value="1"/>
      <param name="latency" value="20"/>
      <param name="throughput" value="3"/>
      <param name="miss_buffer_size" value="2"/>
      <param name="fetch_buffer_size" value="2"/>
      <param name="prefetch_buffer_size" value="2"/>
      <param name="writeback_buffer_size" value="0"/>
      <param name="clockrate" value="1000"/>
      <param name="tech_type" value="0"/>
      <param name="Directory_type" value="2"/>
      <param name="device_type" value="0"/>
      <param name="core_type" value="1"/>
      <param name="wire_mat_type" value="2"/>
      <param name="wire_type" value="0"/>
      <param name="miss_buffer_assoc" value="0"/>
      <param name="fetch_buffer_assoc" value="0"/>
      <param name="prefetch_buffer_assoc" value="0"/>
      <param name="writeback_buffer_assoc" value="0"/>
      <param name="miss_buffer_banks" value="1"/>
      <param name="fetch_buffer_banks" value="1"/>
      <param name="prefetch_buffer_banks" value="1"/>
      <param name="writeback_buffer_banks" value="1"/>
      <param name="cache_access_mode" value="0"/>
      <param name="miss_buff_access_mode" value="2"/>
      <param name="fetch_buff_access_mode" value="2"/>
      <param name="prefetch_buff_access_mode" value="2"/>
      <param name="writeback_buff_access_mode" value="2"/>
      <param name="cache_rw_ports" value="1"/>
      <param name="cache_rd_ports" value="0"/>
      <param name="cache_wr_ports" value="0"/>
      <param name="cache_se_rd_ports" value="0"/>
      <param name="cache_search_ports" value="0"/>
      <param name="miss_buff_rw_ports" value="1"/>
      <param name="miss_buff_rd_ports" value="0"/>
      <param name="miss_buff_wr_ports" value="0"/>
      <param name="miss_buff_se_rd_ports" value="0"/>
      <param name="miss_buff_search_ports" value="1"/>
      <param name="fetch_buff_rw_ports" value="1"/>
      <param name="fetch_buff_rd_ports" value="0"/>
      <param name="fetch_buff_wr_ports" value="0"/>
      <param name="fetch_buff_se_rd_ports" value="0"/>
      <param name="fetch_buff_search_ports" value="1"/>
      <param name="pf_buff_rw_ports" value="1"/>
      <param name="pf_buff_rd_ports" value="0"/>
      <param name="pf_buff_wr_ports" value="0"/>
      <param name="pf_buff_se_rd_ports" value="0"/>
      <param name="pf_buff_search_ports" value="1"/>
      <param name="wb_buff_rw_ports" value="1"/>
      <param name="wb_buff_rd_ports" value="0"/>
      <param name="wb_buff_wr_ports" value="0"/>
      <param name="wb_buff_se_rd_ports" value="0"/>
      <param name="wb_buff_search_ports" value="1"/>
      <param name="pure_ram" value="0"/>
      <stat name="read_accesses" value="69249166"/>
      <stat name="write_accesses" value="0"/>
      <stat name="read_misses" value="35270365"/>
      <stat name="write_misses" value="0"/>
      <stat name="conflicts" value="1"/>
      <stat name="duty_cycle" value="1"/>
    </component>
    <component type="CacheUnit" id="system.L21" name="L2 Cache">
      <param name="level" value="2"/>
      <param name="size" value="262144"/>
      <param name="block_size" value="64"/>
      <param name="assoc" value="8"/>
      <param name="num_banks" value="1"/>
      <param name="latency" value="20"/>
      <param name="throughput" value="3"/>
      <param name="miss_buffer_size" value="2"/>
      <param name="fetch_buffer_size" value="2"/>
      <param name="prefetch_buffer_size" value="2"/>
      <param name="writeback_buffer_size" value="0"/>
      <param name="clockrate" value="1000"/>
      <param name="tech_type" value="0"/>
      <param name="Directory_type" value="2"/>
      <param name="device_type" value="0"/>
      <param name="core_type" value="1"/>
      <param name="wire_mat_type" value="2"/>
      <param name="wire_type" value="0"/>
      <param name="miss_buffer_assoc" value="0"/>
      <param name="fetch_buffer_assoc" value="0"/>
      <param name="prefetch_buffer_assoc" value="0"/>
      <param name="writeback_buffer_assoc" value="0"/>
      <param name="miss_buffer_banks" value="1"/>
      <param name="fetch_buffer_banks" value="1"/>
      <param name="prefetch_buffer_banks" value="1"/>
      <param name="writeback_buffer_banks" value="1"/>
      <param name="cache_access_mode" value="0"/>
      <param name="miss_buff_access_mode" value="2"/>
      <param name="fetch_buff_access_mode" value="2"/>
      <param name="prefetch_buff_access_mode" value="2"/>
      <param name="writeback_buff_access_mode" value="2"/>
      <param name="cache_rw_ports" value="1"/>
      <param name="cache_rd_ports" value="0"/>
      <param name="cache_wr_ports" value="0"/>
      <param name="cache_se_rd_ports" value="0"/>
      <param name="cache_search_ports" value="0"/>
      <param name="miss_buff_rw_ports" value="1"/>
      <param name="miss_buff_rd_ports" value="0"/>
      <param name="miss_buff_wr_ports" value="0"/>
      <param name="miss_buff_se_rd_ports" value="0"/>
      <param name="miss_buff_search_ports" value="1"/>
      <param name="fetch_buff_rw_ports" value="1"/>
      <param name="fetch_buff_rd_ports" value="0"/>
      <param name="fetch_buff_wr_ports" value="0"/>
      <param name="fetch_buff_se_rd_ports" value="0"/>
      <param name="fetch_buff_search_ports" value="1"/>
      <param name="pf_buff_rw_ports" value="1"/>
      <param name="pf_buff_rd_ports" value="0"/>
      <param name="pf_buff_wr_ports" value="0"/>
      <param name="pf_buff_se_rd_ports" value="0"/>
      <param name="pf_buff_search_ports" value="1"/>
      <param name="wb_buff_rw_ports" value="1"/>
      <param name="wb_buff_rd_ports" value="0"/>
      <param name="wb_buff_wr_ports" value="0"/>
      <param name="wb_buff_se_rd_ports" value="0"/>
      <param name="wb_buff_search_ports" value="1"/>
      <param name="pure_ram" value="0"/>
      <stat name="read_accesses" value="74007362"/>
      <stat name="write_accesses" value="0"/>
      <stat name="read_misses" value="38619112"/>
      <stat name="write_misses" value="0"/>
      <stat name="conflicts" value="1"/>
      <stat name="duty_cycle" value="1"/>
    </component>
    <component type="CacheUnit" id="system.L22" name="L2 Cache">
      <param name="level" value="2"/>
      <param name="size" value="262144"/>
      <param name="block_size" value="64"/>
      <param name="assoc" value="8"/>
      <param name="num_banks" value="1"/>
      <param name="latency" value="20"/>
      <param name="throughput" value="3"/>
      <param name="miss_buffer_size" value="2"/>
      <param name="fetch_buffer_size" value="2"/>
      <param name="prefetch_buffer_size" value="2"/>
      <param name="writeback_buffer_size" value="0"/>
      <param name="clockrate" value="1000"/>
      <param name="tech_type" value="0"/>
      <param name="Directory_type" value="2"/>
      <param name="device_type" value="0"/>
      <param name="core_type" value="1"/>
      <param name="wire_mat_type" value="2"/>
      <param name="wire_type" value="0"/>
      <param name="miss_buffer_assoc" value="0"/>
      <param name="fetch_buffer_assoc" value="0"/>
      <param name="prefetch_buffer_assoc" value="0"/>
      <param name="writeback_buffer_assoc" value="0"/>
      <param name="miss_buffer_banks" value="1"/>
      <param name="fetch_buffer_banks" value="1"/>
      <param name="prefetch_buffer_banks" value="1"/>
      <param name="writeback_buffer_banks" value="1"/>
      <param name="cache_access_mode" value="0"/>
      <param name="miss_buff_access_mode" value="2"/>
      <param name="fetch_buff_access_mode" value="2"/>
      <param name="prefetch_buff_access_mode" value="2"/>
      <param name="writeback_buff_access_mode" value="2"/>
      <param name="cache_rw_ports" value="1"/>
      <param name="cache_rd_ports" value="0"/>
      <param name="cache_wr_ports" value="0"/>
      <param name="cache_se_rd_ports" value="0"/>
      <param name="cache_search_ports" value="0"/>
      <param name="miss_buff_rw_ports" value="1"/>
      <param name="miss_buff_rd_ports" value="0"/>
      <param name="miss_buff_wr_ports" value="0"/>
      <param name="miss_buff_se_rd_ports" value="0"/>
      <param name="miss_buff_search_ports" value="1"/>
      <param name="fetch_buff_rw_ports" value="1"/>
      <param name="fetch_buff_rd_ports" value="0"/>
      <param name="fetch_buff_wr_ports" value="0"/>
      <param name="fetch_buff_se_rd_ports" value="0"/>
      <param name="fetch_buff_search_ports" value="1"/>
      <param name="pf_buff_rw_ports" value="1"/>
      <param name="pf_buff_rd_ports" value="0"/>
      <param name="pf_buff_wr_ports" value="0"/>
      <param name="pf_buff_se_rd_ports" value="0"/>
      <param name="pf_buff_search_ports" value="1"/>
      <param name="wb_buff_rw_ports" value="1"/>
      <param name="wb_buff_rd_ports" value="0"/>
      <param name="wb_buff_wr_ports" value="0"/>
      <param name="wb_buff_se_rd_ports" value="0"/>
      <param name="wb_buff_search_ports" value="1"/>
      <param name="pure_ram" value="0"/>
      <stat name="read_accesses" value="65453429"/>
      <stat name="write_accesses" value="0"/>
      <stat name="read_misses" value="35185817"/>
      <stat name="write_misses" value="0"/>
      <stat name="conflicts" value="1"/>
      <stat name="duty_cycle" value="1"/>
    </component>
    <component type="CacheUnit" id="system.L23" name="L2 Cache">
      <param name="level" value="2"/>
      <param name="size" value="262144"/>
      <param name="block_size" value="64"/>
      <param name="assoc" value="8"/>
      <param name="num_banks" value="1"/>
      <param name="latency" value="20"/>
      <param name="throughput" value="3"/>
      <param name="miss_buffer_size" value="2"/>
      <param name="fetch_buffer_size" value="2"/>
      <param name="prefetch_buffer_size" value="2"/>
      <param name="writeback_buffer_size" value="0"/>
      <param name="clockrate" value="1000"/>
      <param name="tech_type" value="0"/>
      <param name="Directory_type" value="2"/>
      <param name="device_type" value="0"/>
      <param name="core_type" value="1"/>
      <param name="wire_mat_type" value="2"/>
      <param name="wire_type" value="0"/>
      <param name="miss_buffer_assoc" value="0"/>
      <param name="fetch_buffer_assoc" value="0"/>
      <param name="prefetch_buffer_assoc" value="0"/>
      <param name="writeback_buffer_assoc" value="0"/>
      <param name="miss_buffer_banks" value="1"/>
      <param name="fetch_buffer_banks" value="1"/>
      <param name="prefetch_buffer_banks" value="1"/>
      <param name="writeback_buffer_banks" value="1"/>
      <param name="cache_access_mode" value="0"/>
      <param name="miss_buff_access_mode" value="2"/>
      <param name="fetch_buff_access_mode" value="2"/>
      <param name="prefetch_buff_access_mode" value="2"/>
      <param name="writeback_buff_access_mode" value="2"/>
      <param name="cache_rw_ports" value="1"/>
      <param name="cache_rd_ports" value="0"/>
      <param name="cache_wr_ports" value="0"/>
      <param name="cache_se_rd_ports" value="0"/>
      <param name="cache_search_ports" value="0"/>
      <param name="miss_buff_rw_ports" value="1"/>
      <param name="miss_buff_rd_ports" value="0"/>
      <param name="miss_buff_wr_ports" value="0"/>
      <param name="miss_buff_se_rd_ports" value="0"/>
      <param name="miss_buff_search_ports" value="1"/>
      <param name="fetch_buff_rw_ports" value="1"/>
      <param name="fetch_buff_rd_ports" value="0"/>
      <param name="fetch_buff_wr_ports" value="0"/>
      <param name="fetch_buff_se_rd_ports" value="0"/>
      <param name="fetch_buff_search_ports" value="1"/>
      <param name="pf_buff_rw_ports" value="1"/>
      <param name="pf_buff_rd_ports" value="0"/>
      <param name="pf_buff_wr_ports" value="0"/>
      <param name="pf_buff_se_rd_ports" value="0"/>
      <param name="pf_buff_search_ports" value="1"/>
      <param name="wb_buff_rw_ports" value="1"/>
      <param name="wb_buff_rd_ports" value="0"/>
      <param name="wb_buff_wr_ports" value="0"/>
      <param name="wb_buff_se_rd_ports" value="0"/>
      <param name="wb_buff_search_ports" value="1"/>
      <param name="pure_ram" value="0"/>
      <stat name="read_accesses" value="69671384"/>
      <stat name="write_accesses" value="0"/>
      <stat name="read_misses" value="35363676"/>
      <stat name="write_misses" value="0"/>
      <stat name="conflicts" value="1"/>
      <stat name="duty_cycle" value="1"/>
    </component>
  </component>
</component>