(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param16 = (8'hb1))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h84):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire4;
  input wire signed [(4'hd):(1'h0)] wire3;
  input wire signed [(4'hc):(1'h0)] wire2;
  input wire signed [(4'hd):(1'h0)] wire1;
  input wire [(4'hd):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire15;
  wire [(5'h11):(1'h0)] wire14;
  wire [(3'h4):(1'h0)] wire13;
  wire [(4'hc):(1'h0)] wire12;
  wire signed [(5'h11):(1'h0)] wire11;
  wire [(4'h9):(1'h0)] wire10;
  wire signed [(4'hb):(1'h0)] wire9;
  wire signed [(5'h14):(1'h0)] wire8;
  wire [(4'hb):(1'h0)] wire7;
  wire signed [(4'hc):(1'h0)] wire6;
  wire signed [(4'hf):(1'h0)] wire5;
  assign y = {wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 (1'h0)};
  assign wire5 = {((wire3 >> $signed((~&wire2))) ?
                         (~^(~{wire0})) : wire3[(3'h7):(1'h1)])};
  assign wire6 = wire1;
  assign wire7 = $unsigned({(8'hb3),
                     (($signed(wire0) | (8'hbc)) ? $unsigned(wire2) : wire1)});
  assign wire8 = (({wire2[(2'h3):(2'h2)], wire1[(3'h5):(1'h0)]} ?
                         $unsigned((~wire4)) : wire0) ?
                     $signed((&wire0)) : wire5);
  assign wire9 = wire7;
  assign wire10 = $signed(wire3);
  assign wire11 = (wire10 ^ $signed($signed($unsigned((+wire9)))));
  assign wire12 = (wire9[(4'ha):(3'h5)] ~^ $unsigned($signed(wire11[(5'h11):(4'h8)])));
  assign wire13 = $signed((wire10[(3'h4):(2'h2)] ?
                      $unsigned(wire7[(3'h4):(1'h1)]) : wire11));
  assign wire14 = wire7;
  assign wire15 = {wire12[(2'h3):(2'h2)]};
endmodule