Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sbra_testbench_behav xil_defaultlib.sbra_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'c_out' [C:/Users/skomo/Desktop/3C7 Labs/Lab C/Lab C.srcs/sources_1/imports/Downloads/eq2_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/skomo/Desktop/3C7 Labs/Lab C/Lab C.srcs/sources_1/new/6bit_ripple_adder.v" Line 1. Module sixbit_ripple_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Desktop/3C7 Labs/Lab C/Lab C.srcs/sources_1/new/6bit_ripple_adder.v" Line 1. Module sixbit_ripple_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/skomo/Downloads/full_adder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.sixbit_ripple_adder
Compiling module xil_defaultlib.sbra_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot sbra_testbench_behav
