INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
ERROR:coreutil - ERROR:sim - Unable to find
   C:\Users\Elvin\Desktop\pipeline\fibsdram.coe
      Coregen is looking for C:\Users\Elvin\Desktop\pipeline\fibsdram.coe
   ERROR:sim - Unable to find C:\Users\Elvin\Desktop\pipeline\fibsdram.coe
      Coregen is looking for C:\Users\Elvin\Desktop\pipeline\fibsdram.coe
   ERROR:sim:781 - An invalid core configuration has been detected during
      Customization. Core parameters will be reset to their default values.
   WARNING:sim:192 - Xco Parameter changed from (depth,128) to (depth,64) during
      Recustomization.
   WARNING:sim:192 - Xco Parameter changed from (data_width,32) to
   (data_width,16)
      during Recustomization.
   WARNING:sim:192 - Xco Parameter changed from (component_name,DRAM) to
      (component_name,dist_mem_gen_v5_1) during Recustomization.
   WARNING:sim:192 - Xco Parameter changed from (memory_type,dual_port_ram) to
      (memory_type,single_port_ram) during Recustomization.
   WARNING:sim:192 - Xco Parameter changed from
      (coefficient_file,C:\Users\Elvin\Desktop\pipeline\fibsdram.coe) to
      (coefficient_file,no_coe_file_loaded) during Recustomization.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <dist_mem_gen_v5_1> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
Generating Implementation files.
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1
   instead
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
WARNING:sim:192 - Xco Parameter changed from
   (coefficient_file,Y:/Subject/digital/MipsCPU/dram_init.coe) to
   (coefficient_file,Y:\Subject\digital\MipsCPU\dram_init.coe) during
   Recustomization.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dist_mem_gen_v5_1'...
Generating metadata file...
Generating ISE project...
XCO file found: dist_mem_gen_v5_1.xco
XMDF file found: dist_mem_gen_v5_1_xmdf.tcl
Adding Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_readme.txt
-view all -origin_type imported
Adding Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_v5_1.asy -view
all -origin_type imported
Adding Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_v5_1.ngc -view
all -origin_type created
Checking file
"Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_v5_1.ngc" for
project device match ...
File "Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_v5_1.ngc"
device information matches project device.
Adding Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_v5_1.sym -view
all -origin_type imported
Adding Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_v5_1.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_v5_1.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Y:/Subject/digital/MipsCPU/ipcore_dir/tmp/_cg/dist_mem_gen_v5_1.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dist_mem_gen_v5_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'DRAM'.
