$date
	Fri Sep 20 16:48:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 8 ! alu_o [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 3 $ encode_op [2:0] $end
$scope module uut $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 3 ' encode_op [2:0] $end
$var reg 8 ( alu_o [7:0] $end
$var reg 1 ) carry $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
b100010 (
b0 '
b10010001 &
b10010001 %
b0 $
b10010001 #
b10010001 "
b100010 !
$end
#10
b1110 !
b1110 (
b1 $
b1 '
b10001 #
b10001 &
b11111 "
b11111 %
#20
b100010 !
b100010 (
b10 $
b10 '
b1 #
b1 &
b10001 "
b10001 %
#30
b1000 !
b1000 (
b11 $
b11 '
#40
b10001 !
b10001 (
b100 $
b100 '
b10001 #
b10001 &
b11111 "
b11111 %
#50
b11111 !
b11111 (
b101 $
b101 '
#60
b1110 !
b1110 (
b110 $
b110 '
#70
b1 !
b1 (
b111 $
b111 '
b11111 #
b11111 &
#90
