--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml best_d.twx best_d.ncd -o best_d.twr best_d.pcf -ucf
best_d.ucf

Design file:              best_d.ncd
Physical constraint file: best_d.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;

 18847 paths analyzed, 251 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.302ns.
--------------------------------------------------------------------------------

Paths for end point multiplier/blk000000b9 (SLICE_X58Y142.CIN), 1320 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000b9 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.194ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.871 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000b9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y142.B5     net (fanout=19)       1.367   theta<2>
    SLICE_X61Y142.COUT   Topcyb                0.312   multiplier/sig000000ac
                                                       multiplier/blk000000d7
                                                       multiplier/blk0000004a
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   multiplier/sig000000ac
    SLICE_X61Y143.BMUX   Tcinb                 0.204   multiplier/sig000000a4
                                                       multiplier/blk00000042
    SLICE_X58Y139.B5     net (fanout=1)        0.422   multiplier/sig0000007a
    SLICE_X58Y139.COUT   Topcyb                0.312   p<9>
                                                       multiplier/blk000000a8
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.CLK    Tcinck                0.122   p<21>
                                                       multiplier/blk0000007e
                                                       multiplier/blk000000b9
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (1.383ns logic, 1.811ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000b9 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.174ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.871 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000b9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y143.B5     net (fanout=19)       1.457   theta<2>
    SLICE_X61Y143.CMUX   Topbc                 0.409   multiplier/sig000000a4
                                                       multiplier/blk000000d3
                                                       multiplier/blk00000042
    SLICE_X58Y139.C6     net (fanout=1)        0.470   multiplier/sig00000076
    SLICE_X58Y139.COUT   Topcyc                0.261   p<9>
                                                       multiplier/blk000000a5
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.CLK    Tcinck                0.122   p<21>
                                                       multiplier/blk0000007e
                                                       multiplier/blk000000b9
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (1.225ns logic, 1.949ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000b9 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.170ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.871 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000b9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y142.B5     net (fanout=19)       1.367   theta<2>
    SLICE_X61Y142.COUT   Topcyb                0.312   multiplier/sig000000ac
                                                       multiplier/blk000000d7
                                                       multiplier/blk0000004a
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   multiplier/sig000000ac
    SLICE_X61Y143.CMUX   Tcinc                 0.183   multiplier/sig000000a4
                                                       multiplier/blk00000042
    SLICE_X58Y139.C6     net (fanout=1)        0.470   multiplier/sig00000076
    SLICE_X58Y139.COUT   Topcyc                0.261   p<9>
                                                       multiplier/blk000000a5
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.CLK    Tcinck                0.122   p<21>
                                                       multiplier/blk0000007e
                                                       multiplier/blk000000b9
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (1.311ns logic, 1.859ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk000000b8 (SLICE_X58Y143.CIN), 1873 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000b8 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.184ns (Levels of Logic = 7)
  Clock Path Skew:      -0.071ns (0.873 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000b8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y142.B5     net (fanout=19)       1.367   theta<2>
    SLICE_X61Y142.COUT   Topcyb                0.312   multiplier/sig000000ac
                                                       multiplier/blk000000d7
                                                       multiplier/blk0000004a
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   multiplier/sig000000ac
    SLICE_X61Y143.BMUX   Tcinb                 0.204   multiplier/sig000000a4
                                                       multiplier/blk00000042
    SLICE_X58Y139.B5     net (fanout=1)        0.422   multiplier/sig0000007a
    SLICE_X58Y139.COUT   Topcyb                0.312   p<9>
                                                       multiplier/blk000000a8
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.COUT   Tbyp                  0.060   p<21>
                                                       multiplier/blk0000007e
    SLICE_X58Y143.CIN    net (fanout=1)        0.000   multiplier/sig00000002
    SLICE_X58Y143.CLK    Tcinck                0.052   p<22>
                                                       multiplier/blk0000007c
                                                       multiplier/blk000000b8
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.373ns logic, 1.811ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000b8 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.164ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.873 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000b8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y143.B5     net (fanout=19)       1.457   theta<2>
    SLICE_X61Y143.CMUX   Topbc                 0.409   multiplier/sig000000a4
                                                       multiplier/blk000000d3
                                                       multiplier/blk00000042
    SLICE_X58Y139.C6     net (fanout=1)        0.470   multiplier/sig00000076
    SLICE_X58Y139.COUT   Topcyc                0.261   p<9>
                                                       multiplier/blk000000a5
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.COUT   Tbyp                  0.060   p<21>
                                                       multiplier/blk0000007e
    SLICE_X58Y143.CIN    net (fanout=1)        0.000   multiplier/sig00000002
    SLICE_X58Y143.CLK    Tcinck                0.052   p<22>
                                                       multiplier/blk0000007c
                                                       multiplier/blk000000b8
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (1.215ns logic, 1.949ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000b8 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.160ns (Levels of Logic = 7)
  Clock Path Skew:      -0.071ns (0.873 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000b8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y142.B5     net (fanout=19)       1.367   theta<2>
    SLICE_X61Y142.COUT   Topcyb                0.312   multiplier/sig000000ac
                                                       multiplier/blk000000d7
                                                       multiplier/blk0000004a
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   multiplier/sig000000ac
    SLICE_X61Y143.CMUX   Tcinc                 0.183   multiplier/sig000000a4
                                                       multiplier/blk00000042
    SLICE_X58Y139.C6     net (fanout=1)        0.470   multiplier/sig00000076
    SLICE_X58Y139.COUT   Topcyc                0.261   p<9>
                                                       multiplier/blk000000a5
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.COUT   Tbyp                  0.060   p<21>
                                                       multiplier/blk0000007e
    SLICE_X58Y143.CIN    net (fanout=1)        0.000   multiplier/sig00000002
    SLICE_X58Y143.CLK    Tcinck                0.052   p<22>
                                                       multiplier/blk0000007c
                                                       multiplier/blk000000b8
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (1.301ns logic, 1.859ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk000000bb (SLICE_X58Y142.CIN), 1320 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000bb (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.164ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.871 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000bb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y142.B5     net (fanout=19)       1.367   theta<2>
    SLICE_X61Y142.COUT   Topcyb                0.312   multiplier/sig000000ac
                                                       multiplier/blk000000d7
                                                       multiplier/blk0000004a
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   multiplier/sig000000ac
    SLICE_X61Y143.BMUX   Tcinb                 0.204   multiplier/sig000000a4
                                                       multiplier/blk00000042
    SLICE_X58Y139.B5     net (fanout=1)        0.422   multiplier/sig0000007a
    SLICE_X58Y139.COUT   Topcyb                0.312   p<9>
                                                       multiplier/blk000000a8
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.CLK    Tcinck                0.092   p<21>
                                                       multiplier/blk0000007e
                                                       multiplier/blk000000bb
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (1.353ns logic, 1.811ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000bb (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.144ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.871 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000bb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y143.B5     net (fanout=19)       1.457   theta<2>
    SLICE_X61Y143.CMUX   Topbc                 0.409   multiplier/sig000000a4
                                                       multiplier/blk000000d3
                                                       multiplier/blk00000042
    SLICE_X58Y139.C6     net (fanout=1)        0.470   multiplier/sig00000076
    SLICE_X58Y139.COUT   Topcyc                0.261   p<9>
                                                       multiplier/blk000000a5
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.CLK    Tcinck                0.092   p<21>
                                                       multiplier/blk0000007e
                                                       multiplier/blk000000bb
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (1.195ns logic, 1.949ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk000000bb (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.140ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.871 - 0.944)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk000000bb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y124.BMUX   Tshcko                0.313   theta<3>
                                                       theta_2
    SLICE_X61Y142.B5     net (fanout=19)       1.367   theta<2>
    SLICE_X61Y142.COUT   Topcyb                0.312   multiplier/sig000000ac
                                                       multiplier/blk000000d7
                                                       multiplier/blk0000004a
    SLICE_X61Y143.CIN    net (fanout=1)        0.000   multiplier/sig000000ac
    SLICE_X61Y143.CMUX   Tcinc                 0.183   multiplier/sig000000a4
                                                       multiplier/blk00000042
    SLICE_X58Y139.C6     net (fanout=1)        0.470   multiplier/sig00000076
    SLICE_X58Y139.COUT   Topcyc                0.261   p<9>
                                                       multiplier/blk000000a5
                                                       multiplier/blk000000a1
    SLICE_X58Y140.CIN    net (fanout=1)        0.022   multiplier/sig00000019
    SLICE_X58Y140.COUT   Tbyp                  0.060   p<13>
                                                       multiplier/blk00000095
    SLICE_X58Y141.CIN    net (fanout=1)        0.000   multiplier/sig00000011
    SLICE_X58Y141.COUT   Tbyp                  0.060   p<17>
                                                       multiplier/blk00000089
    SLICE_X58Y142.CIN    net (fanout=1)        0.000   multiplier/sig00000009
    SLICE_X58Y142.CLK    Tcinck                0.092   p<21>
                                                       multiplier/blk0000007e
                                                       multiplier/blk000000bb
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (1.281ns logic, 1.859ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point d_2 (SLICE_X60Y135.A5), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               multiplier/blk000000c6 (FF)
  Destination:          d_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 2)
  Clock Path Skew:      0.041ns (0.503 - 0.462)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: multiplier/blk000000c6 to d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y139.CQ     Tcko                  0.098   p<9>
                                                       multiplier/blk000000c6
    SLICE_X61Y135.A4     net (fanout=9)        0.249   p<8>
    SLICE_X61Y135.A      Tilo                  0.034   N65
                                                       GND_1_o_p[22]_LessThan_27_o31
    SLICE_X60Y135.A5     net (fanout=5)        0.078   GND_1_o_p[22]_LessThan_27_o
    SLICE_X60Y135.CLK    Tah         (-Th)     0.076   d_4
                                                       Mmux_GND_1_o_GND_1_o_mux_56_OUT81
                                                       d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.056ns logic, 0.327ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               multiplier/blk000000c7 (FF)
  Destination:          d_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 2)
  Clock Path Skew:      0.041ns (0.503 - 0.462)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: multiplier/blk000000c7 to d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y139.BQ     Tcko                  0.098   p<9>
                                                       multiplier/blk000000c7
    SLICE_X61Y135.A2     net (fanout=9)        0.338   p<7>
    SLICE_X61Y135.A      Tilo                  0.034   N65
                                                       GND_1_o_p[22]_LessThan_27_o31
    SLICE_X60Y135.A5     net (fanout=5)        0.078   GND_1_o_p[22]_LessThan_27_o
    SLICE_X60Y135.CLK    Tah         (-Th)     0.076   d_4
                                                       Mmux_GND_1_o_GND_1_o_mux_56_OUT81
                                                       d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.056ns logic, 0.416ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               multiplier/blk000000c5 (FF)
  Destination:          d_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 2)
  Clock Path Skew:      0.041ns (0.503 - 0.462)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: multiplier/blk000000c5 to d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y139.DQ     Tcko                  0.098   p<9>
                                                       multiplier/blk000000c5
    SLICE_X61Y135.A1     net (fanout=8)        0.408   p<9>
    SLICE_X61Y135.A      Tilo                  0.034   N65
                                                       GND_1_o_p[22]_LessThan_27_o31
    SLICE_X60Y135.A5     net (fanout=5)        0.078   GND_1_o_p[22]_LessThan_27_o
    SLICE_X60Y135.CLK    Tah         (-Th)     0.076   d_4
                                                       Mmux_GND_1_o_GND_1_o_mux_56_OUT81
                                                       d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.056ns logic, 0.486ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point d_17 (SLICE_X58Y129.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               multiplier/blk000000bc (FF)
  Destination:          d_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.509 - 0.465)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: multiplier/blk000000bc to d_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y142.AQ     Tcko                  0.098   p<21>
                                                       multiplier/blk000000bc
    SLICE_X58Y129.D5     net (fanout=9)        0.346   p<18>
    SLICE_X58Y129.CLK    Tah         (-Th)     0.057   d_17
                                                       GND_1_o_p[22]_LessThan_16_o31
                                                       d_17
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.041ns logic, 0.346ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point d_9 (SLICE_X60Y131.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               multiplier/blk000000c0 (FF)
  Destination:          d_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.508 - 0.464)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: multiplier/blk000000c0 to d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y141.AQ     Tcko                  0.098   p<17>
                                                       multiplier/blk000000c0
    SLICE_X60Y131.B4     net (fanout=12)       0.386   p<14>
    SLICE_X60Y131.CLK    Tah         (-Th)     0.077   d_11
                                                       Mmux_GND_1_o_GND_1_o_mux_56_OUT151
                                                       d_9
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.021ns logic, 0.386ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.083ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 2.501ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: theta<3>/SR
  Logical resource: theta_0/SR
  Location pin: SLICE_X62Y124.SR
  Clock network: n0000_inv
--------------------------------------------------------------------------------
Slack: 2.501ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: theta<3>/SR
  Logical resource: theta_2/SR
  Location pin: SLICE_X62Y124.SR
  Clock network: n0000_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.302|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18847 paths, 0 nets, and 547 connections

Design statistics:
   Minimum period:   3.302ns{1}   (Maximum frequency: 302.847MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 23 11:27:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 612 MB



