

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 18 20:33:26 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min |   max  |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282  |RNI_Pipeline_VITIS_LOOP_29_2  |        6|        6|  60.000 ns|  60.000 ns|    6|       6|       no|
        |grp_inner_layer_fu_295                   |inner_layer                   |        6|   132351|  60.000 ns|   1.324 ms|    6|  132351|       no|
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312     |RNI_Pipeline_WEIGHTS_LOOP     |        2|      260|  20.000 ns|   2.600 us|    2|     260|       no|
        |grp_RNI_Pipeline_RESET_LOOP_fu_328       |RNI_Pipeline_RESET_LOOP       |        6|        6|  60.000 ns|  60.000 ns|    6|       6|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+

        * Loop: 
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?|  97 ~ 268979|          -|          -|   inf|        no|
        | + NEURONS_LOOP    |       64|     4256|      4 ~ 266|          -|          -|    16|        no|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    1|     633|   1141|    -|
|Memory           |        1|    -|      43|     13|    0|
|Multiplexer      |        -|    -|       -|    314|    -|
|Register         |        -|    -|     109|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     785|   1538|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_RNI_Pipeline_RESET_LOOP_fu_328       |RNI_Pipeline_RESET_LOOP       |        0|   0|    8|   55|    0|
    |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282  |RNI_Pipeline_VITIS_LOOP_29_2  |        0|   0|   37|  104|    0|
    |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312     |RNI_Pipeline_WEIGHTS_LOOP     |        0|   1|  156|  250|    0|
    |control_s_axi_U                          |control_s_axi                 |        0|   0|   36|   40|    0|
    |grp_inner_layer_fu_295                   |inner_layer                   |        1|   0|  396|  692|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                              |        1|   1|  633| 1141|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                         Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NEURONS_MEMBRANE_U  |NEURONS_MEMBRANE_RAM_AUTO_1R1W                         |        0|   8|   5|    0|    40|    8|     1|          320|
    |NEURONS_STATE_U     |NEURONS_STATE_RAM_AUTO_1R1W                            |        0|   1|   1|    0|    40|    1|     1|           40|
    |NEURONS_INDEX_U     |inner_layer_NEURONS_INDEX_ROM_AUTO_1R                  |        0|  18|   1|    0|     5|    6|     1|           30|
    |WEIGHTS_U           |inner_layer_Pipeline_WEIGHTS_LOOP_WEIGHTS_ROM_AUTO_1R  |        1|   0|   0|    0|   256|    8|     1|         2048|
    |WEIGHTS_INDEX_U     |inner_layer_WEIGHTS_INDEX_ROM_AUTO_1R                  |        0|  16|   6|    0|    41|    8|     1|          328|
    +--------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                       |        1|  43|  13|    0|   382|   31|     5|         2766|
    +--------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_i_i67_i_fu_397_p2  |         +|   0|  0|  13|           5|           1|
    |add_ln54_fu_377_p2     |         +|   0|  0|  13|           5|           1|
    |icmp_ln54_fu_371_p2    |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln56_fu_428_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln61_fu_443_p2    |      icmp|   0|  0|  15|           8|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  70|          31|          21|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |NEURONS_INDEX_address0                  |  14|          3|    3|          9|
    |NEURONS_MEMBRANE_address0               |  20|          4|    6|         24|
    |NEURONS_MEMBRANE_ce0                    |  14|          3|    1|          3|
    |NEURONS_MEMBRANE_d0                     |  20|          4|    8|         32|
    |NEURONS_MEMBRANE_we0                    |  14|          3|    1|          3|
    |NEURONS_STATE_address0                  |  20|          4|    6|         24|
    |NEURONS_STATE_ce0                       |  20|          4|    1|          4|
    |NEURONS_STATE_d0                        |  20|          4|    1|          4|
    |NEURONS_STATE_we0                       |  20|          4|    1|          4|
    |WEIGHTS_INDEX_address0                  |  14|          3|    6|         18|
    |WEIGHTS_address0                        |  14|          3|    8|         24|
    |WEIGHTS_ce0                             |   9|          2|    1|          2|
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |empty_26_reg_273                        |   9|          2|    8|         16|
    |grp_inner_layer_fu_295_layer_index_val  |  14|          3|    2|          6|
    |input_stream_TDATA_blk_n                |   9|          2|    1|          2|
    |neuron_index_reg_262                    |   9|          2|    5|         10|
    |output_stream_TDATA_blk_n               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 314|         68|   61|        203|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |NEURONS_INDEX_load_reg_560                            |   6|   0|    6|          0|
    |NEURONS_MEMBRANE_addr_reg_555                         |   5|   0|    6|          1|
    |NEURONS_MEMBRANE_load_reg_568                         |   8|   0|    8|          0|
    |add_ln54_reg_535                                      |   5|   0|    5|          0|
    |ap_CS_fsm                                             |  15|   0|   15|          0|
    |empty_26_reg_273                                      |   8|   0|    8|          0|
    |grp_RNI_Pipeline_RESET_LOOP_fu_328_ap_start_reg       |   1|   0|    1|          0|
    |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282_ap_start_reg  |   1|   0|    1|          0|
    |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312_ap_start_reg     |   1|   0|    1|          0|
    |grp_inner_layer_fu_295_ap_start_reg                   |   1|   0|    1|          0|
    |icmp_ln61_reg_582                                     |   1|   0|    1|          0|
    |input_list_0_01_fu_122                                |   8|   0|    8|          0|
    |input_list_1_02_fu_126                                |   8|   0|    8|          0|
    |input_list_2_03_fu_130                                |   8|   0|    8|          0|
    |input_list_3_04_fu_134                                |   8|   0|    8|          0|
    |neuron_index_reg_262                                  |   5|   0|    5|          0|
    |trunc_ln25_reg_515                                    |   8|   0|    8|          0|
    |trunc_ln56_reg_574                                    |   7|   0|    7|          0|
    |zext_ln54_reg_540                                     |   5|   0|   64|         59|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 109|   0|  169|         60|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|                     RNI|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|                     RNI|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|                     RNI|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TDEST     |   in|    6|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TUSER     |   in|    2|        axis|   input_stream_V_user_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TID       |   in|    5|        axis|     input_stream_V_id_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TDEST    |  out|    6|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TUSER    |  out|    2|        axis|  output_stream_V_user_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TID      |  out|    5|        axis|    output_stream_V_id_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

