
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000708                       # Number of seconds simulated
sim_ticks                                   708448000                       # Number of ticks simulated
final_tick                                  708448000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132179                       # Simulator instruction rate (inst/s)
host_op_rate                                   256605                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39856550                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448736                       # Number of bytes of host memory used
host_seconds                                    17.78                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         268224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             362880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        49920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         133610371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378607887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             512218257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    133610371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133610371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70463887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70463887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70463887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        133610371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378607887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            582682145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000351883250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12601                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1746                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5671                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 354752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  106432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  362944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               111744                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    51                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     708446000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1746                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.368947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.179533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.079650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          385     29.59%     29.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          329     25.29%     54.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          147     11.30%     66.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           84      6.46%     72.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           56      4.30%     76.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           60      4.61%     81.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.00%     83.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.84%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          190     14.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1301                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.196078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.913017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.047701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             63     61.76%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            19     18.63%     80.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12     11.76%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.98%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      2.94%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.98%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.98%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.98%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.98%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.303922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.286258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.793404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               87     85.29%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.94%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      8.82%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.96%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           102                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       261888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       106432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 131080897.962870955467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 369664393.152355611324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 150232621.166267663240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1746                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56873000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    147367250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16851326750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38427.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35162.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9651389.89                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    100309000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               204240250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18096.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36846.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       500.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       150.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    512.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    157.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      95516.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6326040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3335805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                23897580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5976900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             73290600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1786560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       142693230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        34957440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         37252680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              373770915                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            527.591178                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            542957750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2396500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    139111000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     91034750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     144224500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    312961250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3070200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1601490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15672300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2703960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             45028290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2319360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       133392540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        32195040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         57863940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              331340160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            467.698631                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            603670250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3915500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    227293500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     83849500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      85002250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    292527250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  218202                       # Number of BP lookups
system.cpu.branchPred.condPredicted            218202                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10164                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               118726                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31271                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                333                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          118726                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102812                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15914                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1676                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      892845                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      164799                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           644                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           136                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      272424                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           320                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       708448000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1416897                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             314066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2607565                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      218202                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             134083                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1009689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20670                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  163                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1411                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          126                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    272214                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2824                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1335910                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.796572                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.658958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   575976     43.11%     43.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4154      0.31%     43.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54588      4.09%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    53869      4.03%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20110      1.51%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75914      5.68%     58.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16350      1.22%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    40760      3.05%     63.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   494189     36.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1335910                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.154000                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.840335                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   291338                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                301392                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    716778                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16067                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10335                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4985188                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10335                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   303013                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  144905                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6238                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    719454                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                151965                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4932839                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3023                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14255                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  45192                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  89212                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5627254                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10895126                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4731409                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3775417                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   450261                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            121                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     74700                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               900011                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169139                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             48903                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17536                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4856341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 247                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4765216                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6761                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          295450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       476759                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            183                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1335910                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.567019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.800004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              343651     25.72%     25.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               65192      4.88%     30.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              118180      8.85%     39.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109074      8.16%     47.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              160000     11.98%     59.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              154177     11.54%     71.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              124716      9.34%     80.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              110099      8.24%     88.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              150821     11.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1335910                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17188      9.71%      9.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   233      0.13%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     61      0.03%      9.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%      9.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   199      0.11%     10.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     10.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             78083     44.13%     54.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            65447     36.99%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3626      2.05%     93.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3290      1.86%     95.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8746      4.94%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7713      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2097798     44.02%     44.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12591      0.26%     44.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1892      0.04%     44.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566011     11.88%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  607      0.01%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26887      0.56%     56.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1524      0.03%     56.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              389989      8.18%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                671      0.01%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327402      6.87%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9966      0.21%     72.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.59%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               300849      6.31%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124549      2.61%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          589176     12.36%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41287      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4765216                       # Type of FU issued
system.cpu.iq.rate                           3.363135                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      176923                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.037128                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5392505                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2363021                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1991884                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5657521                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2789088                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2722747                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2029536                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2904890                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140460                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        63331                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          302                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8721                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2571                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10335                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   96158                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6021                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4856588                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1714                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                900011                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169139                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    695                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4776                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5193                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6697                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11890                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4740123                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                876777                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25093                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1041569                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   181123                       # Number of branches executed
system.cpu.iew.exec_stores                     164792                       # Number of stores executed
system.cpu.iew.exec_rate                     3.345425                       # Inst execution rate
system.cpu.iew.wb_sent                        4718982                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4714631                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3103718                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4898607                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.327434                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633592                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          295476                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10278                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1289762                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.536418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.181209                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       370128     28.70%     28.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       135392     10.50%     39.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       114134      8.85%     48.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64533      5.00%     53.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       112434      8.72%     61.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63799      4.95%     66.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65944      5.11%     71.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        67701      5.25%     77.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       295697     22.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1289762                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                295697                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5850678                       # The number of ROB reads
system.cpu.rob.rob_writes                     9759845                       # The number of ROB writes
system.cpu.timesIdled                             777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.603070                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.603070                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.658181                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.658181                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4401018                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1700948                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3737696                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2681507                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    764356                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   973740                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1408329                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1627.089735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              323535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2216                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            145.999549                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1627.089735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.794477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.794477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1975                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1901                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.964355                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1822105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1822105                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       731993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          731993                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159211                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       891204                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           891204                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       891204                       # number of overall hits
system.cpu.dcache.overall_hits::total          891204                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16543                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1210                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        17753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17753                       # number of overall misses
system.cpu.dcache.overall_misses::total         17753                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    953356000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    953356000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     79666499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79666499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1033022499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1033022499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1033022499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1033022499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       748536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       748536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       908957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       908957                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       908957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       908957                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022100                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007543                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019531                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57628.966935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57628.966935                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65840.081818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65840.081818                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58188.615952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58188.615952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58188.615952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58188.615952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13608                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               216                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          780                       # number of writebacks
system.cpu.dcache.writebacks::total               780                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13555                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13555                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13562                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2988                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1203                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4191                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    201099000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    201099000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     78055499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78055499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    279154499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    279154499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    279154499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    279154499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004611                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004611                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004611                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67302.208835                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67302.208835                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64884.039069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64884.039069                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66608.088523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66608.088523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66608.088523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66608.088523                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2216                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.800688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              138473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               967                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            143.198552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.800688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            545903                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           545903                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       270153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          270153                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       270153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           270153                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       270153                       # number of overall hits
system.cpu.icache.overall_hits::total          270153                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2059                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2059                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2059                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2059                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2059                       # number of overall misses
system.cpu.icache.overall_misses::total          2059                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134213499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134213499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    134213499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134213499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134213499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134213499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       272212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       272212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       272212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       272212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       272212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       272212                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007564                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007564                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007564                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007564                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007564                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65183.826615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65183.826615                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65183.826615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65183.826615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65183.826615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65183.826615                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          967                       # number of writebacks
system.cpu.icache.writebacks::total               967                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          579                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          579                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          579                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          579                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          579                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          579                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1480                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1480                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104490499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104490499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104490499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104490499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104490499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104490499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005437                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005437                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005437                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005437                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70601.688514                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70601.688514                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70601.688514                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70601.688514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70601.688514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70601.688514                       # average overall mshr miss latency
system.cpu.icache.replacements                    967                       # number of replacements
system.membus.snoop_filter.tot_requests          8854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    708448000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          780                       # Transaction distribution
system.membus.trans_dist::WritebackClean          967                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1436                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1203                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1203                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2988                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       156544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       318144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       318144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  474688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5671                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001234                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035115                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5664     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5671                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16830500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7839498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22066000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
