{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615322118977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615322118977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 12:35:18 2021 " "Processing started: Tue Mar 09 12:35:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615322118977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615322118977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615322118978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615322119312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615322119312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-a " "Found design unit 1: clock-a" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615322127328 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615322127328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615322127328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615322127330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615322127330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "decoder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615322127331 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "decoder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615322127331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615322127331 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "24to12.vhd " "Can't analyze file -- file 24to12.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1615322127333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615322127365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "converter.vhd 2 1 " "Using design file converter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-a " "Found design unit 1: converter-a" {  } { { "converter.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/converter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615322127374 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615322127374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615322127374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:inst8 " "Elaborating entity \"converter\" for hierarchy \"converter:inst8\"" {  } { { "Lab3.bdf" "inst8" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/Lab3.bdf" { { 344 720 904 424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615322127374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst " "Elaborating entity \"clock\" for hierarchy \"clock:inst\"" {  } { { "Lab3.bdf" "inst" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/Lab3.bdf" { { 72 680 856 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615322127376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:inst3 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:inst3\"" {  } { { "Lab3.bdf" "inst3" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/Lab3.bdf" { { 120 1000 1208 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615322127408 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[7\] clock:inst\|Hr\[7\]~_emulated clock:inst\|Hr\[7\]~1 " "Register \"clock:inst\|Hr\[7\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[7\]~_emulated\" and latch \"clock:inst\|Hr\[7\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Hr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[6\] clock:inst\|Hr\[6\]~_emulated clock:inst\|Hr\[6\]~5 " "Register \"clock:inst\|Hr\[6\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[6\]~_emulated\" and latch \"clock:inst\|Hr\[6\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Hr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[5\] clock:inst\|Hr\[5\]~_emulated clock:inst\|Hr\[5\]~9 " "Register \"clock:inst\|Hr\[5\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[5\]~_emulated\" and latch \"clock:inst\|Hr\[5\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Hr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[4\] clock:inst\|Hr\[4\]~_emulated clock:inst\|Hr\[4\]~13 " "Register \"clock:inst\|Hr\[4\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[4\]~_emulated\" and latch \"clock:inst\|Hr\[4\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Hr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[3\] clock:inst\|Hr\[3\]~_emulated clock:inst\|Hr\[3\]~17 " "Register \"clock:inst\|Hr\[3\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[3\]~_emulated\" and latch \"clock:inst\|Hr\[3\]~17\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Hr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[2\] clock:inst\|Hr\[2\]~_emulated clock:inst\|Hr\[2\]~21 " "Register \"clock:inst\|Hr\[2\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[2\]~_emulated\" and latch \"clock:inst\|Hr\[2\]~21\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Hr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[0\] clock:inst\|Hr\[0\]~_emulated clock:inst\|Hr\[0\]~25 " "Register \"clock:inst\|Hr\[0\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[0\]~_emulated\" and latch \"clock:inst\|Hr\[0\]~25\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Hr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[1\] clock:inst\|Hr\[1\]~_emulated clock:inst\|Hr\[1\]~29 " "Register \"clock:inst\|Hr\[1\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[1\]~_emulated\" and latch \"clock:inst\|Hr\[1\]~29\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Hr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[0\] clock:inst\|Sec\[0\]~_emulated clock:inst\|Sec\[0\]~1 " "Register \"clock:inst\|Sec\[0\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[0\]~_emulated\" and latch \"clock:inst\|Sec\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[1\] clock:inst\|Sec\[1\]~_emulated clock:inst\|Sec\[1\]~5 " "Register \"clock:inst\|Sec\[1\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[1\]~_emulated\" and latch \"clock:inst\|Sec\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[2\] clock:inst\|Sec\[2\]~_emulated clock:inst\|Sec\[2\]~9 " "Register \"clock:inst\|Sec\[2\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[2\]~_emulated\" and latch \"clock:inst\|Sec\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[3\] clock:inst\|Sec\[3\]~_emulated clock:inst\|Sec\[3\]~13 " "Register \"clock:inst\|Sec\[3\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[3\]~_emulated\" and latch \"clock:inst\|Sec\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[4\] clock:inst\|Sec\[4\]~_emulated clock:inst\|Sec\[4\]~17 " "Register \"clock:inst\|Sec\[4\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[4\]~_emulated\" and latch \"clock:inst\|Sec\[4\]~17\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Sec[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[5\] clock:inst\|Sec\[5\]~_emulated clock:inst\|Sec\[5\]~21 " "Register \"clock:inst\|Sec\[5\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[5\]~_emulated\" and latch \"clock:inst\|Sec\[5\]~21\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Sec[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[6\] clock:inst\|Sec\[6\]~_emulated clock:inst\|Sec\[6\]~25 " "Register \"clock:inst\|Sec\[6\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[6\]~_emulated\" and latch \"clock:inst\|Sec\[6\]~25\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Sec[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[7\] clock:inst\|Sec\[7\]~_emulated clock:inst\|Sec\[7\]~29 " "Register \"clock:inst\|Sec\[7\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[7\]~_emulated\" and latch \"clock:inst\|Sec\[7\]~29\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Sec[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[0\] clock:inst\|Min\[0\]~_emulated clock:inst\|Min\[0\]~1 " "Register \"clock:inst\|Min\[0\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[0\]~_emulated\" and latch \"clock:inst\|Min\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Min[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[1\] clock:inst\|Min\[1\]~_emulated clock:inst\|Min\[1\]~5 " "Register \"clock:inst\|Min\[1\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[1\]~_emulated\" and latch \"clock:inst\|Min\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[2\] clock:inst\|Min\[2\]~_emulated clock:inst\|Min\[2\]~9 " "Register \"clock:inst\|Min\[2\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[2\]~_emulated\" and latch \"clock:inst\|Min\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[3\] clock:inst\|Min\[3\]~_emulated clock:inst\|Min\[3\]~13 " "Register \"clock:inst\|Min\[3\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[3\]~_emulated\" and latch \"clock:inst\|Min\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[4\] clock:inst\|Min\[4\]~_emulated clock:inst\|Min\[4\]~17 " "Register \"clock:inst\|Min\[4\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[4\]~_emulated\" and latch \"clock:inst\|Min\[4\]~17\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Min[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[5\] clock:inst\|Min\[5\]~_emulated clock:inst\|Min\[5\]~21 " "Register \"clock:inst\|Min\[5\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[5\]~_emulated\" and latch \"clock:inst\|Min\[5\]~21\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Min[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[6\] clock:inst\|Min\[6\]~_emulated clock:inst\|Min\[6\]~25 " "Register \"clock:inst\|Min\[6\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[6\]~_emulated\" and latch \"clock:inst\|Min\[6\]~25\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Min[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[7\] clock:inst\|Min\[7\]~_emulated clock:inst\|Min\[7\]~29 " "Register \"clock:inst\|Min\[7\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[7\]~_emulated\" and latch \"clock:inst\|Min\[7\]~29\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615322128051 "|Lab3|clock:inst|Min[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1615322128051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615322128178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615322128620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615322128620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615322128716 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615322128716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615322128716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615322128716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615322128759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 12:35:28 2021 " "Processing ended: Tue Mar 09 12:35:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615322128759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615322128759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615322128759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615322128759 ""}
