// Seed: 2378931631
module module_0 (
    output wire  id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  wor   id_3,
    output wire  id_4,
    input  wand  id_5
);
  assign module_1.id_14 = 0;
  uwire id_7 = 1 ^ -1;
  wire  id_8 = id_2;
  tri1  id_9 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd8
) (
    output wor id_0,
    output tri id_1,
    input tri1 id_2,
    output wand id_3,
    output tri1 id_4,
    input tri id_5,
    input wor id_6,
    input tri id_7,
    output supply1 id_8,
    output tri1 _id_9
);
  logic id_11, id_12;
  logic [-1 : id_9] id_13;
  generate
    logic id_14[1 : 1];
  endgenerate
  assign id_14 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_2,
      id_1,
      id_7
  );
  logic id_15 = id_7;
  assign id_4 = -1;
endmodule
