-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_probe_timer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng2timer_clearProbeTimer_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    rxEng2timer_clearProbeTimer_empty_n : IN STD_LOGIC;
    rxEng2timer_clearProbeTimer_read : OUT STD_LOGIC;
    txEng2timer_setProbeTimer_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    txEng2timer_setProbeTimer_empty_n : IN STD_LOGIC;
    txEng2timer_setProbeTimer_read : OUT STD_LOGIC;
    probeTimer2eventEng_setEvent_din : OUT STD_LOGIC_VECTOR (84 downto 0);
    probeTimer2eventEng_setEvent_full_n : IN STD_LOGIC;
    probeTimer2eventEng_setEvent_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_probe_timer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv33_100001E85 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000001111010000101";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_3E8 : STD_LOGIC_VECTOR (15 downto 0) := "0000001111101000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv48_1 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal pt_WaitForWrite_load_load_fu_168_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_326_nbreadreq_fu_82_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op33_read_state1 : BOOLEAN;
    signal ap_predicate_op38_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal pt_WaitForWrite_load_reg_319 : STD_LOGIC_VECTOR (0 downto 0);
    signal pt_WaitForWrite_load_reg_319_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_328 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_328_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_350 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_i_nbwritereq_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln101_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op74_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal pt_WaitForWrite : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal pt_updSessionID_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pt_prevSessionID_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal probeTimerTable_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal probeTimerTable_ce0 : STD_LOGIC;
    signal probeTimerTable_we0 : STD_LOGIC;
    signal probeTimerTable_d0 : STD_LOGIC_VECTOR (32 downto 0);
    signal probeTimerTable_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal probeTimerTable_ce1 : STD_LOGIC;
    signal probeTimerTable_we1 : STD_LOGIC;
    signal probeTimerTable_q1 : STD_LOGIC_VECTOR (32 downto 0);
    signal pt_currSessionID_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal txEng2timer_setProbeTimer_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng2timer_clearProbeTimer_blk_n : STD_LOGIC;
    signal probeTimer2eventEng_setEvent_blk_n : STD_LOGIC;
    signal checkID_V_2_reg_144 : STD_LOGIC_VECTOR (15 downto 0);
    signal checkID_V_2_reg_144_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal checkID_V_2_reg_144_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal pt_WaitForWrite_load_reg_319_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal pt_updSessionID_V_load_reg_323 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_reg_328_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal probeTimerTable_addr_1_reg_339 : STD_LOGIC_VECTOR (9 downto 0);
    signal probeTimerTable_addr_1_reg_339_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal probeTimerTable_load_reg_345 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_phi_mux_checkID_V_2_phi_fu_147_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_checkID_V_2_reg_144 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_fastResume_reg_155 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_fastResume_reg_155 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_fastResume_reg_155 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_fastResume_reg_155 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln587_15_fu_253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln886_fu_241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln92_fu_197_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal or_ln_i_fu_291_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln885_fu_185_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1064_fu_191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1064_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1064_76_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln886_1_fu_285_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_300_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal or_ln173_fu_308_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op54_store_state2 : BOOLEAN;
    signal ap_enable_operation_54 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op51_load_state2 : BOOLEAN;
    signal ap_enable_operation_51 : BOOLEAN;
    signal ap_predicate_op56_load_state3 : BOOLEAN;
    signal ap_enable_operation_56 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op68_store_state4 : BOOLEAN;
    signal ap_enable_operation_68 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op70_store_state4 : BOOLEAN;
    signal ap_enable_operation_70 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_185 : BOOLEAN;
    signal ap_condition_50 : BOOLEAN;
    signal ap_condition_183 : BOOLEAN;
    signal ap_condition_199 : BOOLEAN;
    signal ap_condition_369 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component toe_top_probe_timer_probeTimerTable_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (32 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (32 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;



begin
    probeTimerTable_U : component toe_top_probe_timer_probeTimerTable_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 33,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => probeTimerTable_address0,
        ce0 => probeTimerTable_ce0,
        we0 => probeTimerTable_we0,
        d0 => probeTimerTable_d0,
        address1 => probeTimerTable_address1,
        ce1 => probeTimerTable_ce1,
        we1 => probeTimerTable_we1,
        d1 => ap_const_lv33_100001E85,
        q1 => probeTimerTable_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_fastResume_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_183)) then
                if ((ap_const_boolean_1 = ap_condition_50)) then 
                    ap_phi_reg_pp0_iter1_fastResume_reg_155 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_185)) then 
                    ap_phi_reg_pp0_iter1_fastResume_reg_155 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_fastResume_reg_155 <= ap_phi_reg_pp0_iter0_fastResume_reg_155;
                end if;
            end if; 
        end if;
    end process;

    checkID_V_2_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_183)) then
                if ((ap_const_boolean_1 = ap_condition_50)) then 
                    checkID_V_2_reg_144 <= rxEng2timer_clearProbeTimer_dout;
                elsif ((ap_const_boolean_1 = ap_condition_185)) then 
                    checkID_V_2_reg_144 <= pt_currSessionID_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    checkID_V_2_reg_144 <= ap_phi_reg_pp0_iter0_checkID_V_2_reg_144;
                end if;
            end if; 
        end if;
    end process;

    pt_WaitForWrite_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_183)) then
                if (((pt_WaitForWrite_load_load_fu_168_p1 = ap_const_lv1_1) and (icmp_ln1068_fu_229_p2 = ap_const_lv1_0))) then 
                    pt_WaitForWrite <= ap_const_lv1_0;
                elsif (((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (pt_WaitForWrite = ap_const_lv1_0))) then 
                    pt_WaitForWrite <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    pt_prevSessionID_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_183)) then
                if ((pt_WaitForWrite_load_load_fu_168_p1 = ap_const_lv1_1)) then 
                    pt_prevSessionID_V <= add_ln886_fu_241_p2;
                elsif (((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_0) and (pt_WaitForWrite = ap_const_lv1_0))) then 
                    pt_prevSessionID_V <= ap_phi_mux_checkID_V_2_phi_fu_147_p4;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_fastResume_reg_155 <= ap_phi_reg_pp0_iter1_fastResume_reg_155;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_fastResume_reg_155 <= ap_phi_reg_pp0_iter2_fastResume_reg_155;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                checkID_V_2_reg_144_pp0_iter1_reg <= checkID_V_2_reg_144;
                pt_WaitForWrite_load_reg_319 <= pt_WaitForWrite;
                pt_WaitForWrite_load_reg_319_pp0_iter1_reg <= pt_WaitForWrite_load_reg_319;
                pt_updSessionID_V_load_reg_323 <= pt_updSessionID_V;
                tmp_i_reg_328_pp0_iter1_reg <= tmp_i_reg_328;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                checkID_V_2_reg_144_pp0_iter2_reg <= checkID_V_2_reg_144_pp0_iter1_reg;
                probeTimerTable_addr_1_reg_339_pp0_iter2_reg <= probeTimerTable_addr_1_reg_339;
                pt_WaitForWrite_load_reg_319_pp0_iter2_reg <= pt_WaitForWrite_load_reg_319_pp0_iter1_reg;
                tmp_i_reg_328_pp0_iter2_reg <= tmp_i_reg_328_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((pt_WaitForWrite_load_load_fu_168_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1068_reg_335 <= icmp_ln1068_fu_229_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_328 = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                probeTimerTable_addr_1_reg_339 <= zext_ln587_15_fu_253_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_328_pp0_iter1_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                probeTimerTable_load_reg_345 <= probeTimerTable_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_326_nbreadreq_fu_82_p3 = ap_const_lv1_0) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_0) and (pt_WaitForWrite = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pt_currSessionID_V <= select_ln92_fu_197_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (pt_WaitForWrite = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pt_updSessionID_V <= txEng2timer_setProbeTimer_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((pt_WaitForWrite = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_328 <= tmp_i_nbreadreq_fu_74_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_328_pp0_iter1_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_350 <= probeTimerTable_q1(32 downto 32);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln885_fu_185_p2 <= std_logic_vector(unsigned(pt_currSessionID_V) + unsigned(ap_const_lv16_1));
    add_ln886_1_fu_285_p2 <= std_logic_vector(unsigned(trunc_ln1064_fu_270_p1) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln886_fu_241_p2 <= std_logic_vector(unsigned(pt_prevSessionID_V) + unsigned(ap_const_lv16_FFFF));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, rxEng2timer_clearProbeTimer_empty_n, ap_predicate_op33_read_state1, txEng2timer_setProbeTimer_empty_n, ap_predicate_op38_read_state1, ap_done_reg, probeTimer2eventEng_setEvent_full_n, ap_predicate_op74_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (probeTimer2eventEng_setEvent_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op38_read_state1 = ap_const_boolean_1) and (txEng2timer_setProbeTimer_empty_n = ap_const_logic_0)) or ((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (rxEng2timer_clearProbeTimer_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, rxEng2timer_clearProbeTimer_empty_n, ap_predicate_op33_read_state1, txEng2timer_setProbeTimer_empty_n, ap_predicate_op38_read_state1, ap_done_reg, probeTimer2eventEng_setEvent_full_n, ap_predicate_op74_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (probeTimer2eventEng_setEvent_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op38_read_state1 = ap_const_boolean_1) and (txEng2timer_setProbeTimer_empty_n = ap_const_logic_0)) or ((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (rxEng2timer_clearProbeTimer_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, rxEng2timer_clearProbeTimer_empty_n, ap_predicate_op33_read_state1, txEng2timer_setProbeTimer_empty_n, ap_predicate_op38_read_state1, ap_done_reg, probeTimer2eventEng_setEvent_full_n, ap_predicate_op74_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (probeTimer2eventEng_setEvent_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op38_read_state1 = ap_const_boolean_1) and (txEng2timer_setProbeTimer_empty_n = ap_const_logic_0)) or ((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (rxEng2timer_clearProbeTimer_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rxEng2timer_clearProbeTimer_empty_n, ap_predicate_op33_read_state1, txEng2timer_setProbeTimer_empty_n, ap_predicate_op38_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op38_read_state1 = ap_const_boolean_1) and (txEng2timer_setProbeTimer_empty_n = ap_const_logic_0)) or ((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (rxEng2timer_clearProbeTimer_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(probeTimer2eventEng_setEvent_full_n, ap_predicate_op74_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (probeTimer2eventEng_setEvent_full_n = ap_const_logic_0));
    end process;


    ap_condition_183_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_183 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_185_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, tmp_i_326_nbreadreq_fu_82_p3, pt_WaitForWrite)
    begin
                ap_condition_185 <= ((tmp_i_326_nbreadreq_fu_82_p3 = ap_const_lv1_0) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_0) and (pt_WaitForWrite = ap_const_lv1_0));
    end process;


    ap_condition_199_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_199 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_369_assign_proc : process(ap_enable_reg_pp0_iter3, pt_WaitForWrite_load_reg_319_pp0_iter2_reg, tmp_i_reg_328_pp0_iter2_reg, tmp_reg_350, tmp_30_i_nbwritereq_fu_102_p3, ap_block_pp0_stage0)
    begin
                ap_condition_369 <= ((tmp_30_i_nbwritereq_fu_102_p3 = ap_const_lv1_1) and (tmp_reg_350 = ap_const_lv1_1) and (tmp_i_reg_328_pp0_iter2_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_50_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, tmp_i_326_nbreadreq_fu_82_p3, pt_WaitForWrite)
    begin
                ap_condition_50 <= ((tmp_i_326_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_0) and (pt_WaitForWrite = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_51_assign_proc : process(ap_predicate_op51_load_state2)
    begin
                ap_enable_operation_51 <= (ap_predicate_op51_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_54_assign_proc : process(ap_predicate_op54_store_state2)
    begin
                ap_enable_operation_54 <= (ap_predicate_op54_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_56_assign_proc : process(ap_predicate_op56_load_state3)
    begin
                ap_enable_operation_56 <= (ap_predicate_op56_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_68_assign_proc : process(ap_predicate_op68_store_state4)
    begin
                ap_enable_operation_68 <= (ap_predicate_op68_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_70_assign_proc : process(ap_predicate_op70_store_state4)
    begin
                ap_enable_operation_70 <= (ap_predicate_op70_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_checkID_V_2_phi_fu_147_p4_assign_proc : process(rxEng2timer_clearProbeTimer_dout, tmp_i_nbreadreq_fu_74_p3, tmp_i_326_nbreadreq_fu_82_p3, pt_WaitForWrite, pt_currSessionID_V, ap_phi_reg_pp0_iter0_checkID_V_2_reg_144)
    begin
        if (((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_0) and (pt_WaitForWrite = ap_const_lv1_0))) then
            if ((tmp_i_326_nbreadreq_fu_82_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_checkID_V_2_phi_fu_147_p4 <= rxEng2timer_clearProbeTimer_dout;
            elsif ((tmp_i_326_nbreadreq_fu_82_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_checkID_V_2_phi_fu_147_p4 <= pt_currSessionID_V;
            else 
                ap_phi_mux_checkID_V_2_phi_fu_147_p4 <= ap_phi_reg_pp0_iter0_checkID_V_2_reg_144;
            end if;
        else 
            ap_phi_mux_checkID_V_2_phi_fu_147_p4 <= ap_phi_reg_pp0_iter0_checkID_V_2_reg_144;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_checkID_V_2_reg_144 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_fastResume_reg_155 <= "X";

    ap_predicate_op33_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, tmp_i_326_nbreadreq_fu_82_p3, pt_WaitForWrite)
    begin
                ap_predicate_op33_read_state1 <= ((tmp_i_326_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_0) and (pt_WaitForWrite = ap_const_lv1_0));
    end process;


    ap_predicate_op38_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, pt_WaitForWrite)
    begin
                ap_predicate_op38_read_state1 <= ((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (pt_WaitForWrite = ap_const_lv1_0));
    end process;


    ap_predicate_op51_load_state2_assign_proc : process(pt_WaitForWrite_load_reg_319, tmp_i_reg_328)
    begin
                ap_predicate_op51_load_state2 <= ((tmp_i_reg_328 = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319 = ap_const_lv1_0));
    end process;


    ap_predicate_op54_store_state2_assign_proc : process(pt_WaitForWrite_load_reg_319, icmp_ln1068_reg_335)
    begin
                ap_predicate_op54_store_state2 <= ((pt_WaitForWrite_load_reg_319 = ap_const_lv1_1) and (icmp_ln1068_reg_335 = ap_const_lv1_0));
    end process;


    ap_predicate_op56_load_state3_assign_proc : process(pt_WaitForWrite_load_reg_319_pp0_iter1_reg, tmp_i_reg_328_pp0_iter1_reg)
    begin
                ap_predicate_op56_load_state3 <= ((tmp_i_reg_328_pp0_iter1_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op68_store_state4_assign_proc : process(pt_WaitForWrite_load_reg_319_pp0_iter2_reg, tmp_i_reg_328_pp0_iter2_reg, tmp_reg_350, tmp_30_i_nbwritereq_fu_102_p3, or_ln101_fu_279_p2)
    begin
                ap_predicate_op68_store_state4 <= ((or_ln101_fu_279_p2 = ap_const_lv1_0) and (tmp_30_i_nbwritereq_fu_102_p3 = ap_const_lv1_1) and (tmp_reg_350 = ap_const_lv1_1) and (tmp_i_reg_328_pp0_iter2_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op70_store_state4_assign_proc : process(pt_WaitForWrite_load_reg_319_pp0_iter2_reg, tmp_i_reg_328_pp0_iter2_reg, tmp_reg_350, tmp_30_i_nbwritereq_fu_102_p3, or_ln101_fu_279_p2)
    begin
                ap_predicate_op70_store_state4 <= ((or_ln101_fu_279_p2 = ap_const_lv1_1) and (tmp_30_i_nbwritereq_fu_102_p3 = ap_const_lv1_1) and (tmp_reg_350 = ap_const_lv1_1) and (tmp_i_reg_328_pp0_iter2_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op74_write_state4_assign_proc : process(pt_WaitForWrite_load_reg_319_pp0_iter2_reg, tmp_i_reg_328_pp0_iter2_reg, tmp_reg_350, tmp_30_i_nbwritereq_fu_102_p3, or_ln101_fu_279_p2)
    begin
                ap_predicate_op74_write_state4 <= ((or_ln101_fu_279_p2 = ap_const_lv1_1) and (tmp_30_i_nbwritereq_fu_102_p3 = ap_const_lv1_1) and (tmp_reg_350 = ap_const_lv1_1) and (tmp_i_reg_328_pp0_iter2_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1064_76_fu_273_p2 <= "1" when (trunc_ln1064_fu_270_p1 = ap_const_lv32_0) else "0";
    icmp_ln1064_fu_191_p2 <= "1" when (add_ln885_fu_185_p2 = ap_const_lv16_3E8) else "0";
    icmp_ln1068_fu_229_p2 <= "1" when (pt_updSessionID_V = pt_prevSessionID_V) else "0";
    or_ln101_fu_279_p2 <= (icmp_ln1064_76_fu_273_p2 or ap_phi_reg_pp0_iter3_fastResume_reg_155);
    or_ln173_fu_308_p2 <= (shl_ln_fu_300_p3 or ap_const_lv48_1);
    or_ln_i_fu_291_p3 <= (ap_const_lv1_1 & add_ln886_1_fu_285_p2);

    probeTimer2eventEng_setEvent_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, probeTimer2eventEng_setEvent_full_n, ap_predicate_op74_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            probeTimer2eventEng_setEvent_blk_n <= probeTimer2eventEng_setEvent_full_n;
        else 
            probeTimer2eventEng_setEvent_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    probeTimer2eventEng_setEvent_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln173_fu_308_p2),85));

    probeTimer2eventEng_setEvent_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op74_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op74_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            probeTimer2eventEng_setEvent_write <= ap_const_logic_1;
        else 
            probeTimer2eventEng_setEvent_write <= ap_const_logic_0;
        end if; 
    end process;

    probeTimerTable_address0 <= probeTimerTable_addr_1_reg_339_pp0_iter2_reg;

    probeTimerTable_address1_assign_proc : process(pt_WaitForWrite_load_reg_319, tmp_i_reg_328, icmp_ln1068_reg_335, zext_ln587_15_fu_253_p1, zext_ln587_fu_258_p1, ap_condition_199)
    begin
        if ((ap_const_boolean_1 = ap_condition_199)) then
            if (((pt_WaitForWrite_load_reg_319 = ap_const_lv1_1) and (icmp_ln1068_reg_335 = ap_const_lv1_0))) then 
                probeTimerTable_address1 <= zext_ln587_fu_258_p1(10 - 1 downto 0);
            elsif (((tmp_i_reg_328 = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319 = ap_const_lv1_0))) then 
                probeTimerTable_address1 <= zext_ln587_15_fu_253_p1(10 - 1 downto 0);
            else 
                probeTimerTable_address1 <= "XXXXXXXXXX";
            end if;
        else 
            probeTimerTable_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    probeTimerTable_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, pt_WaitForWrite_load_reg_319_pp0_iter2_reg, tmp_i_reg_328_pp0_iter2_reg, tmp_reg_350, tmp_30_i_nbwritereq_fu_102_p3, or_ln101_fu_279_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((or_ln101_fu_279_p2 = ap_const_lv1_1) and (tmp_30_i_nbwritereq_fu_102_p3 = ap_const_lv1_1) and (tmp_reg_350 = ap_const_lv1_1) and (tmp_i_reg_328_pp0_iter2_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln101_fu_279_p2 = ap_const_lv1_0) and (tmp_30_i_nbwritereq_fu_102_p3 = ap_const_lv1_1) and (tmp_reg_350 = ap_const_lv1_1) and (tmp_i_reg_328_pp0_iter2_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            probeTimerTable_ce0 <= ap_const_logic_1;
        else 
            probeTimerTable_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    probeTimerTable_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, pt_WaitForWrite_load_reg_319, tmp_i_reg_328, ap_block_pp0_stage0_11001, icmp_ln1068_reg_335)
    begin
        if ((((pt_WaitForWrite_load_reg_319 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1068_reg_335 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_328 = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            probeTimerTable_ce1 <= ap_const_logic_1;
        else 
            probeTimerTable_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    probeTimerTable_d0_assign_proc : process(or_ln101_fu_279_p2, or_ln_i_fu_291_p3, ap_condition_369)
    begin
        if ((ap_const_boolean_1 = ap_condition_369)) then
            if ((or_ln101_fu_279_p2 = ap_const_lv1_1)) then 
                probeTimerTable_d0 <= ap_const_lv33_0;
            elsif ((or_ln101_fu_279_p2 = ap_const_lv1_0)) then 
                probeTimerTable_d0 <= or_ln_i_fu_291_p3;
            else 
                probeTimerTable_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            probeTimerTable_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    probeTimerTable_we0_assign_proc : process(ap_enable_reg_pp0_iter3, pt_WaitForWrite_load_reg_319_pp0_iter2_reg, tmp_i_reg_328_pp0_iter2_reg, tmp_reg_350, tmp_30_i_nbwritereq_fu_102_p3, or_ln101_fu_279_p2, ap_block_pp0_stage0_11001)
    begin
        if ((((or_ln101_fu_279_p2 = ap_const_lv1_1) and (tmp_30_i_nbwritereq_fu_102_p3 = ap_const_lv1_1) and (tmp_reg_350 = ap_const_lv1_1) and (tmp_i_reg_328_pp0_iter2_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln101_fu_279_p2 = ap_const_lv1_0) and (tmp_30_i_nbwritereq_fu_102_p3 = ap_const_lv1_1) and (tmp_reg_350 = ap_const_lv1_1) and (tmp_i_reg_328_pp0_iter2_reg = ap_const_lv1_0) and (pt_WaitForWrite_load_reg_319_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            probeTimerTable_we0 <= ap_const_logic_1;
        else 
            probeTimerTable_we0 <= ap_const_logic_0;
        end if; 
    end process;


    probeTimerTable_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, pt_WaitForWrite_load_reg_319, ap_block_pp0_stage0_11001, icmp_ln1068_reg_335)
    begin
        if (((pt_WaitForWrite_load_reg_319 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1068_reg_335 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            probeTimerTable_we1 <= ap_const_logic_1;
        else 
            probeTimerTable_we1 <= ap_const_logic_0;
        end if; 
    end process;

    pt_WaitForWrite_load_load_fu_168_p1 <= pt_WaitForWrite;

    rxEng2timer_clearProbeTimer_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng2timer_clearProbeTimer_empty_n, ap_predicate_op33_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op33_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng2timer_clearProbeTimer_blk_n <= rxEng2timer_clearProbeTimer_empty_n;
        else 
            rxEng2timer_clearProbeTimer_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng2timer_clearProbeTimer_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op33_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng2timer_clearProbeTimer_read <= ap_const_logic_1;
        else 
            rxEng2timer_clearProbeTimer_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln92_fu_197_p3 <= 
        ap_const_lv16_0 when (icmp_ln1064_fu_191_p2(0) = '1') else 
        add_ln885_fu_185_p2;
    shl_ln_fu_300_p3 <= (checkID_V_2_reg_144_pp0_iter2_reg & ap_const_lv32_0);
    tmp_30_i_nbwritereq_fu_102_p3 <= (0=>probeTimer2eventEng_setEvent_full_n, others=>'-');
    tmp_i_326_nbreadreq_fu_82_p3 <= (0=>(rxEng2timer_clearProbeTimer_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_74_p3 <= (0=>(txEng2timer_setProbeTimer_empty_n), others=>'-');
    trunc_ln1064_fu_270_p1 <= probeTimerTable_load_reg_345(32 - 1 downto 0);

    txEng2timer_setProbeTimer_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, txEng2timer_setProbeTimer_empty_n, ap_predicate_op38_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op38_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txEng2timer_setProbeTimer_blk_n <= txEng2timer_setProbeTimer_empty_n;
        else 
            txEng2timer_setProbeTimer_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txEng2timer_setProbeTimer_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op38_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op38_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txEng2timer_setProbeTimer_read <= ap_const_logic_1;
        else 
            txEng2timer_setProbeTimer_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln587_15_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(checkID_V_2_reg_144),64));
    zext_ln587_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pt_updSessionID_V_load_reg_323),64));
end behav;
