
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112493                       # Number of seconds simulated
sim_ticks                                112493444067                       # Number of ticks simulated
final_tick                               642131161377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141471                       # Simulator instruction rate (inst/s)
host_op_rate                                   185776                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7552596                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903868                       # Number of bytes of host memory used
host_seconds                                 14894.67                       # Real time elapsed on the host
sim_insts                                  2107161378                       # Number of instructions simulated
sim_ops                                    2767077365                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12279808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6006656                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18289536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1473664                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1473664                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95936                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        46927                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                142887                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11513                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11513                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    109160210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53395609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               162583128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15930                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27308                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13099999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13099999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13099999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    109160210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53395609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175683127                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               269768452                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21370641                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17404538                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906336                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8428005                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8099412                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230633                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86583                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193003440                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120250260                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21370641                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10330045                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25413954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5670936                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      19148958                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11802927                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    241302635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.602815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215888681     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722141      1.13%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132394      0.88%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2293501      0.95%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1957028      0.81%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1090199      0.45%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          747567      0.31%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940112      0.80%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12531012      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    241302635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079218                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445754                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190729952                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     21459807                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25271500                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111627                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3729745                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3644673                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6538                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145194236                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51762                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3729745                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190989963                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17892808                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2439584                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25126794                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1123729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144973533                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2780                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        426543                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       562098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        11347                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202845687                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675650522                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675650522                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34394981                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32733                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16653                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3610266                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13950893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842949                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       289240                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1744854                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144459769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137164439                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        75773                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20002390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41236265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          570                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    241302635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.276917                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    183434432     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24401925     10.11%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12306009      5.10%     91.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984078      3.31%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580582      2.73%     97.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583432      1.07%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3179805      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779032      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53340      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    241302635                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962728     75.33%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145717     11.40%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169547     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113727896     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007257      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13609807      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803399      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137164439                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.508452                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277992                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009317                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516985278                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164495611                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133360462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138442431                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       143310                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1799293                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          722                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       133383                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          559                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3729745                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17105463                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322113                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144492499                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13950893                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842949                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16650                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12535                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          722                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135398                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2198838                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134582029                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13481032                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582410                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21283683                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19211795                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802651                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.498880                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133362205                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133360462                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79199469                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213436895                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.494352                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371067                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22037467                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927569                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237572890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515490                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187844620     79.07%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23296376      9.81%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10799830      4.55%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817430      2.03%     95.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3647671      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543701      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1537706      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101836      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2983720      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237572890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2983720                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           379093000                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292737474                       # The number of ROB writes
system.switch_cpus0.timesIdled                2851491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28465817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.697684                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.697684                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.370688                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.370688                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608420753                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183752736                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137858339                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               269768452                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19595096                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17400944                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1684893                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10271951                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10023566                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1243538                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        48579                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    211031873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110901234                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19595096                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11267104                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22423870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5178170                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3313069                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12904982                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1678152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    240253227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.769054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       217829357     90.67%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1018276      0.42%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1890353      0.79%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1639459      0.68%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3323705      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4004819      1.67%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          960305      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          525556      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9061397      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    240253227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.072637                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.411098                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       209082881                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5277369                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22390681                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22389                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3479906                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1919148                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4509                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     124900793                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3479906                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       209353224                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3132926                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1242806                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22137355                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       907002                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     124754938                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          146                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82934                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       616147                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    164754662                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    564119636                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    564119636                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    136062818                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28691836                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        17217                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8636                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2613983                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21693569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3849657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69332                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       865855                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         124287287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        118042604                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75455                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18897073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39336661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    240253227                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.491326                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.174091                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    189680884     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21251225      8.85%     87.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10882219      4.53%     92.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6226554      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6948897      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3475970      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1402251      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       323481      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        61746      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    240253227                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         218004     47.56%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170934     37.29%     84.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        69403     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     92691123     78.52%     78.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       935332      0.79%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8581      0.01%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20578656     17.43%     96.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3828912      3.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     118042604                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.437570                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             458341                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003883                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    476872230                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    143201862                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    115325182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     118500945                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       208628                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3645208                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          212                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          284                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       104876                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3479906                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2353266                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72428                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    124304505                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21693569                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3849657                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8636                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          766                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          284                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       759414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1016790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1776204                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117001334                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20322481                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1041269                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24151368                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18080738                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3828887                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.433710                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             115355084                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            115325182                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         65938427                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        152296201                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.427497                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432962                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92650357                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    104423031                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19885928                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        17164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1689027                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    236773321                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.441025                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.290607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    197642295     83.47%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14845476      6.27%     89.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11571094      4.89%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2287446      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2896094      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       984293      0.42%     97.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4190051      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       925694      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1430878      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    236773321                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92650357                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     104423031                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21793139                       # Number of memory references committed
system.switch_cpus1.commit.loads             18048358                       # Number of loads committed
system.switch_cpus1.commit.membars               8582                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16468102                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         90844732                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1321747                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1430878                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           359651402                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          252097879                       # The number of ROB writes
system.switch_cpus1.timesIdled                5609288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29515225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92650357                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            104423031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92650357                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.911683                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.911683                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.343444                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.343444                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       541765676                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      150466627                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132067558                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         17164                       # number of misc regfile writes
system.l20.replacements                        103836                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             276                       # Total number of references to valid blocks.
system.l20.sampled_refs                        103900                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.002656                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.962908                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.007258                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    59.009702                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.020132                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.077545                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000113                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.922027                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000315                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          274                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    274                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7892                       # number of Writeback hits
system.l20.Writeback_hits::total                 7892                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          274                       # number of demand (read+write) hits
system.l20.demand_hits::total                     274                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          274                       # number of overall hits
system.l20.overall_hits::total                    274                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        95936                       # number of ReadReq misses
system.l20.ReadReq_misses::total                95946                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        95936                       # number of demand (read+write) misses
system.l20.demand_misses::total                 95946                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        95936                       # number of overall misses
system.l20.overall_misses::total                95946                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1707686                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  20329792722                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    20331500408                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1707686                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  20329792722                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     20331500408                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1707686                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  20329792722                       # number of overall miss cycles
system.l20.overall_miss_latency::total    20331500408                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96210                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96220                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7892                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7892                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96210                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96220                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96210                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96220                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.997152                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.997152                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.997152                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.997152                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.997152                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.997152                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170768.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211909.947486                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211905.659517                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170768.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211909.947486                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211905.659517                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170768.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211909.947486                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211905.659517                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7619                       # number of writebacks
system.l20.writebacks::total                     7619                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        95936                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           95946                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        95936                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            95946                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        95936                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           95946                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1108574                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14578989369                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14580097943                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1108574                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14578989369                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14580097943                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1108574                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14578989369                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14580097943                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.997152                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.997152                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.997152                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.997152                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.997152                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.997152                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110857.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151965.783116                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151961.498583                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110857.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151965.783116                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151961.498583                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110857.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151965.783116                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151961.498583                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         51102                       # number of replacements
system.l21.tagsinuse                               64                       # Cycle average of tags in use
system.l21.total_refs                             265                       # Total number of references to valid blocks.
system.l21.sampled_refs                         51166                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.005179                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.391140                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.016180                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    58.569465                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.023215                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.084237                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000253                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.915148                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000363                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          265                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    265                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            4161                       # number of Writeback hits
system.l21.Writeback_hits::total                 4161                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          265                       # number of demand (read+write) hits
system.l21.demand_hits::total                     265                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          265                       # number of overall hits
system.l21.overall_hits::total                    265                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        46927                       # number of ReadReq misses
system.l21.ReadReq_misses::total                46941                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        46927                       # number of demand (read+write) misses
system.l21.demand_misses::total                 46941                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        46927                       # number of overall misses
system.l21.overall_misses::total                46941                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2513324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9629913574                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9632426898                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2513324                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9629913574                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9632426898                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2513324                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9629913574                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9632426898                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47192                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47206                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         4161                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             4161                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47192                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47206                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47192                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47206                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.994385                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.994386                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.994385                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.994386                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.994385                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.994386                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 179523.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205210.509387                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205202.848214                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 179523.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205210.509387                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205202.848214                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 179523.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205210.509387                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205202.848214                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3894                       # number of writebacks
system.l21.writebacks::total                     3894                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        46927                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           46941                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        46927                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            46941                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        46927                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           46941                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1670117                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6805708293                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6807378410                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1670117                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6805708293                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6807378410                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1670117                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6805708293                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6807378410                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.994385                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.994386                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.994385                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.994386                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.994385                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.994386                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119294.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145027.559678                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145019.884749                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119294.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145027.559678                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145019.884749                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119294.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145027.559678                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145019.884749                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.996592                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011810567                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849745.095064                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.996592                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016020                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876597                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11802917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11802917                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11802917                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11802917                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11802917                       # number of overall hits
system.cpu0.icache.overall_hits::total       11802917                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1895686                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1895686                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1895686                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1895686                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1895686                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1895686                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11802927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11802927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11802927                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11802927                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11802927                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11802927                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189568.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189568.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189568.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189568.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189568.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189568.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1790686                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1790686                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1790686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1790686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1790686                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1790686                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179068.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179068.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179068.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179068.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179068.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179068.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96210                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190967724                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96466                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1979.637634                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.615915                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.384085                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916468                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083532                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10383458                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10383458                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677227                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16466                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16466                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18060685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18060685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18060685                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18060685                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402645                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402730                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402730                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402730                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402730                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  87932358954                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  87932358954                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9015327                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9015327                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  87941374281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  87941374281                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  87941374281                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  87941374281                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10786103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10786103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18463415                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18463415                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18463415                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18463415                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037330                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037330                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021812                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021812                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 218386.814574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 218386.814574                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 106062.670588                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 106062.670588                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 218363.107494                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 218363.107494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 218363.107494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 218363.107494                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7892                       # number of writebacks
system.cpu0.dcache.writebacks::total             7892                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306435                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306520                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306520                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96210                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96210                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96210                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96210                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21149093708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21149093708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  21149093708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21149093708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  21149093708                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21149093708                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005211                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005211                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005211                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005211                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219822.198399                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219822.198399                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219822.198399                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219822.198399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219822.198399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219822.198399                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.994505                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927448099                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714321.809612                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.994505                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022427                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866978                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12904965                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12904965                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12904965                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12904965                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12904965                       # number of overall hits
system.cpu1.icache.overall_hits::total       12904965                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3195388                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3195388                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3195388                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3195388                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3195388                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3195388                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12904982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12904982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12904982                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12904982                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12904982                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12904982                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       187964                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       187964                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       187964                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       187964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       187964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       187964                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2629524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2629524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2629524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2629524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2629524                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2629524                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187823.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 187823.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 187823.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 187823.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 187823.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 187823.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47192                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               228603032                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47448                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4817.969820                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.393960                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.606040                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817945                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182055                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18529473                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18529473                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3727569                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3727569                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8640                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8640                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8582                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22257042                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22257042                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22257042                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22257042                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       194067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       194067                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       194067                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        194067                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       194067                       # number of overall misses
system.cpu1.dcache.overall_misses::total       194067                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38175885452                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38175885452                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38175885452                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38175885452                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38175885452                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38175885452                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18723540                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18723540                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3727569                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3727569                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8582                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8582                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22451109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22451109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22451109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22451109                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010365                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010365                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008644                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008644                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008644                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008644                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 196714.977054                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 196714.977054                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 196714.977054                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 196714.977054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 196714.977054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 196714.977054                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4161                       # number of writebacks
system.cpu1.dcache.writebacks::total             4161                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       146875                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       146875                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       146875                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       146875                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       146875                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       146875                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47192                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47192                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47192                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47192                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47192                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47192                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10037844396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10037844396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10037844396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10037844396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10037844396                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10037844396                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002520                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002520                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212702.246059                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 212702.246059                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 212702.246059                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 212702.246059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 212702.246059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 212702.246059                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
