$date
	Fri May 13 20:46:14 2022

$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! overflow $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ! overflow $end
$var reg 4 $ counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0000 $
1#
0"
0!
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
0#
#110
1"
b0001 $
#120
0"
#130
1"
b0010 $
#140
0"
#150
1"
b0011 $
#160
0"
#170
1"
b0100 $
#180
0"
#190
1"
b0101 $
#200
0"
#210
1"
b0110 $
#220
0"
#230
1"
b0111 $
#240
0"
#250
1"
b1000 $
#260
0"
#270
1"
b1001 $
#280
0"
#290
1"
b1010 $
#300
0"
#310
1"
b1011 $
#320
0"
#330
1"
b1100 $
#340
0"
#350
1"
b1101 $
#360
0"
#370
1"
b1110 $
#380
0"
#390
1"
b1111 $
1!
#400
0"
#410
1"
0!
b0000 $
#420
0"
#430
1"
b0001 $
#440
0"
#450
1"
b0010 $
#460
0"
#470
1"
b0011 $
#480
0"
#490
1"
b0100 $
#500
0"
#510
1"
b0101 $
#520
0"
#530
1"
b0110 $
#540
0"
#550
1"
b0111 $
#560
0"
#570
1"
b1000 $
#580
0"
#590
1"
b1001 $
#600
0"
#610
1"
b1010 $
#620
0"
#630
1"
b1011 $
#640
0"
#650
1"
b1100 $
#660
0"
#670
1"
b1101 $
#680
0"
#690
1"
b1110 $
#700
0"
#710
1"
b1111 $
#720
0"
#730
1"
b0000 $
1!
#740
0"
#750
1"
0!
b0001 $
#760
0"
#770
1"
b0010 $
#780
0"
#790
1"
b0011 $
#800
0"
