# -IIR_Filter
This repository contains Verilog HDL code for implementing an IIR filter hardware design using hierarchical modeling, featuring a single-stage and two-stage IIR filter modules.
