
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
   <HEAD>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <link rel="schema.DC" href="http://www.dublincore.org/documents/2003/02/04/dces/">
      <META name="DC.Title" content="Product data representation and exchange: Application module: Via component">
      <META name="DC.Dates" content="2009-05-04 10:08:58">
      <META name="DC.Published" content="2009-07-01">
      <META name="DC.Contributor" content="Nettles, Darla">
      <META name="DC.Creator" content="Thurman, Thomas">
      <META name="DC.Description" content="The application module Via component">
      <META name="DC.Subject" content="interfacial, module, via, blind via, buried via, micro-via, stacked via, interfacial connection, filled via, tapered via">
      <META name="DC.Identifier" content="ISO TC184/SC4/WG12 N6554">
      <META name="DC.Replaces" content="ISO TC184/SC4/WG12 N5820">
      <META name="SC4.version" content="2">
      <META name="SC4.checklist.internal_review" content="ISO TC184/SC4/WG12 N6566">
      <META name="SC4.checklist.project_leader" content="ISO TC184/SC4/WG12 N6567">
      <META name="SC4.checklist.convener" content="ISO TC184/SC4/WG12 N6568">
      <META name="STEPMOD.module.rcs.date" content="Date: 2009-05-04 10:08:58">
      <META name="STEPMOD.module.rcs.revision" content="Revision: 1.44">
      <META name="PART1000.module.rcs.revision" content="$Revision: $">
      <META name="PART1000.module.rcs.date" content="$Date: $">
      <META name="STEPMOD.arm.rcs.revision" content="Revision: 1.46">
      <META name="STEPMOD.mim.rcs.revision" content="Revision: 1.44">
      <TITLE>ISO/TS 10303-1754:2009 Via component</TITLE>
   </HEAD>
   <body>
      <TABLE cellspacing="0" border="0" width="100%">
         <TR>
            <TD><small></small></TD>
         </TR>
         <TR>
            <TD valign="MIDDLE"><B>
                  Application module:
                  Via component</B></TD>
            <TD valign="MIDDLE" align="RIGHT"><b>ISO/TS 10303-1754:2009(E) <br>
                  &copy; ISO
                  </b></TD>
         </TR>
      </TABLE>
      <TABLE border="1" cellspacing="1" width="100%">
         <TR>
            <TD valign="TOP">
               <p class="toc"><A HREF="../sys/cover.htm">Cover page</A><BR><A HREF="../sys/contents.htm">Table of contents</A><BR><A HREF="../sys/cover.htm#copyright">Copyright</A><BR><A HREF="../sys/foreword.htm">Foreword</A><BR><A HREF="../sys/introduction.htm">Introduction</A><BR><A HREF="../sys/1_scope.htm">1 Scope</A><BR><A HREF="../sys/2_refs.htm">2 Normative references</A><BR><A HREF="../sys/3_defs.htm">
                     
                     3 Terms, definitions and abbreviations
                     </A></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="../sys/4_info_reqs.htm">4 Information requirements</A><BR><small>          
                     &nbsp; &nbsp;<A HREF="../sys/4_info_reqs.htm#interfaces">4.1 Required AM ARMs</A><BR>
                     &nbsp; &nbsp;<A HREF="../sys/4_info_reqs.htm#entities">4.2 ARM entity definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="../sys/4_info_reqs.htm#subtype_constraints">4.3 ARM subtype constraint definition</A><BR></small><A HREF="../sys/5_main.htm">5 Module interpreted model</A><BR><small>
                     &nbsp; &nbsp;<A HREF="../sys/5_mapping.htm#mapping">5.1 Mapping specification</A><BR>
                     &nbsp; &nbsp;<A HREF="../sys/5_mim.htm#mim_express">5.2 MIM EXPRESS short listing</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="../sys/5_mim.htm#entities">5.2.1 MIM entity definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="../sys/5_mim.htm#subtype_constraints">5.2.2 MIM subtype constraint definition</A><BR></small></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="../sys/a_short_names.htm">A MIM short names</A><BR><A HREF="../sys/b_obj_reg.htm">B Information object
                     registration</A><BR><A HREF="../sys/c_arm_expg.htm">
                     C ARM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="../armexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="../../../../images/expg.gif"></a><br><A HREF="../sys/d_mim_expg.htm">
                     D MIM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="../mimexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="../../../../images/expg.gif"></a><BR><A HREF="../sys/e_exp.htm">E Computer interpretable listings</A><BR><A HREF="../sys/biblio.htm#bibliography">Bibliography</A><BR><A HREF="../sys/modindex.htm">Index</A><BR></p>
            </TD>
         </TR>
      </TABLE>
      <H2><A NAME="arm">4 Information requirements</A></H2>
      <p>
         This clause specifies the information requirements for the 
         <b>Via component</b>
         application module. The information requirements are specified as the
         Application Reference Model (ARM) of this application module.
         
      </p>
      <p class="note"><small>
            NOTE&nbsp;1&nbsp;&nbsp;A graphical representation of the information
            requirements is given in 
            Annex <a href="./c_arm_expg.htm">C</a>.
            </small></p>
      <p class="note"><small>
            NOTE&nbsp;2&nbsp;&nbsp;The mapping specification is specified in 
            <a href="./5_mapping.htm#mapping">5.1</a>. It shows how
            the information requirements are met by using common resources and
            constructs defined or imported in the MIM schema of this application
            module. 
            </small></p>
      <p>
         The following EXPRESS specification begins the 
         <b>Via_component_arm</b>
         schema and identifies the necessary external references.
         
      </p>
      
      <p></p><u>EXPRESS specification: </u><code><br><br>
         *)<br><a name="via_component_arm">
            SCHEMA Via_component_arm;</a><br>(*<br></code><h2><A NAME="interfaces">4.1 Required AM ARMs</A></h2>
      <p>          
         The following EXPRESS interface statements specify the elements
         imported from the ARMs of other application modules.
         
      </p>
      <p><u>EXPRESS specification:</u></p>
      <p><code>*)<br>
            USE FROM
            <A HREF="../../../../data/modules/interconnect_module_connection_routing/sys/4_info_reqs.htm#interconnect_module_connection_routing_arm">Interconnect_module_connection_routing_arm</A>;
            &nbsp;&nbsp;&nbsp;--&nbsp;
            ISO/TS&nbsp;10303-1684<br><br></code></p>
      <p><code>
            USE FROM
            <A HREF="../../../../data/modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm">Layered_interconnect_module_design_arm</A>;
            &nbsp;&nbsp;&nbsp;--&nbsp;
            ISO/TS&nbsp;10303-1698<br>(*<br><br></code></p>
      <p class="note"><small>
            NOTE&nbsp;1&nbsp;&nbsp;
            The schemas referenced above are specified in the following 
            part of ISO 10303:
            </small></p>
      <blockquote>
         <table>
            <tr>
               <td width="266"><b><small>Interconnect_module_connection_routing_arm</small></b></td>
               <td width="127"><small>ISO/TS&nbsp;10303-1684</small></td>
            </tr>
            <tr>
               <td width="266"><b><small>Layered_interconnect_module_design_arm</small></b></td>
               <td width="127"><small>ISO/TS&nbsp;10303-1698</small></td>
            </tr>
         </table>
      </blockquote>
      <p class="note"><small>
            NOTE&nbsp;2&nbsp;&nbsp;
            
            See Annex <a href="c_arm_expg.htm">C</a>, 
            
            Figures
            <a href="../armexpg1.htm">C.1</a>and <a href="../armexpg2.htm">C.2</a>
            for a graphical representation of this schema.
            </small></p>
      <h2><a name="entities">4.2 ARM entity definitions</a></h2>
      <p>
         This subclause specifies the ARM entities for this
         module. Each ARM application entity is an atomic element that
         embodies a unique application concept and contains attributes
         specifying the data elements of the entity. The ARM
         entities and definitions are specified below. 
         
      </p>
      <h2><a name="via_component_arm.blind_via">4.2.1 Blind_via</a>
         &nbsp;&nbsp;<a href="../../via_component/armexpg2.htm"><img align="middle" border="0" alt="EXPRESS-G" src="../../../../images/expg.gif"></a><a href="./5_mapping.htm#aeentityblind_via"><img align="middle" border="0" alt="Mapping table" src="../../../../images/mapping.gif"></a></h2>
      <p>
         	A <b>Blind_via</b> is a type of 
         	<a href="../../../modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via"><b>Via</b></a>. 
         	Each <b>Blind_via</b> is either a 
         	<a href="../../../modules/via_component/sys/4_info_reqs.htm#via_component_arm.non_conductive_base_blind_via"><b>Non_conductive_base_blind_via</b></a>, 
         	or a 
         	<a href="../../../modules/via_component/sys/4_info_reqs.htm#via_component_arm.plated_conductive_base_blind_via"><b>Plated_conductive_base_blind_via</b></a>. 
         	<b>Blind_via</b> is defined in IEC 60050-541.
         
      </p>
      
      <p class="example"><small><a name="example_">EXAMPLE&nbsp;</a>&nbsp;&nbsp;
            
            	<a href="../../../modules/via_component/sys/4_info_reqs.htm#figure_bv">Figure 1</a> illustrates an idealized cross-section of an interconnect substrate, 
            	showing the depth of penetration of a <b>Blind_via</b> into the substrate.
            	The <b>Blind_via</b>s in this example are filled with resin extruded from the dielectric 
            	<a href="../../../modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum"><b>Stratum</b></a> 
            	represented with a cross-hatch pattern.
            </small></p>
      <br><br><a name="figure_bv"></a><div align="center"><IMG src="../bv.gif" border="0" alt="Figure 1&nbsp;&#8212;&nbsp;&nbsp;Blind via"></div><br><div align="center"><b>Figure 1&nbsp;&#8212;&nbsp;&nbsp;Blind via</b></div><br>
      
      
      <p></p>
      <p><u>EXPRESS specification:</u></p>
      <p><code>
            *)<br>
            ENTITY Blind_via<br>
            &nbsp;&nbsp;ABSTRACT SUPERTYPE
            
            OF&nbsp;(ONEOF&nbsp;(<A HREF="#via_component_arm.non_conductive_base_blind_via">Non_conductive_base_blind_via</A>,<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<A HREF="#via_component_arm.plated_conductive_base_blind_via">Plated_conductive_base_blind_via</A>))<br>
            &nbsp;&nbsp;SUBTYPE OF (<A HREF="../../../../data/modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via">Via</A>);<br>
            END_ENTITY;<br>(*
            </code></p>
      <h2><a name="via_component_arm.buried_via">4.2.2 Buried_via</a>
         &nbsp;&nbsp;<a href="../../via_component/armexpg2.htm"><img align="middle" border="0" alt="EXPRESS-G" src="../../../../images/expg.gif"></a><a href="./5_mapping.htm#aeentityburied_via"><img align="middle" border="0" alt="Mapping table" src="../../../../images/mapping.gif"></a></h2>
      <p>
         
         A <b>Buried_via</b> is a type of <a href="../../../modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via"><b>Via</b></a>. <b>Buried_via</b> is defined in IEC 60050-541.
         
      </p>
      
      <p class="example"><small><a name="example_">EXAMPLE&nbsp;</a>&nbsp;&nbsp;
            
            	<a href="../../../modules/via_component/sys/4_info_reqs.htm#figure_buv">Figure 2</a> illustrates a <b>Buried_via</b> in a cross-section view 
            	of an interconnect substrate.
            	The <b>Buried_via</b> in this example is filled by standard material processing; 
            	in this case excess resin from the dielectric 
            	<a href="../../../modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum"><b>Stratum</b></a>
            	represented with a cross-hatch pattern.
            </small></p>
      <br><br><a name="figure_buv"></a><div align="center"><IMG src="../buv.gif" border="0" alt="Figure 2&nbsp;&#8212;&nbsp;&nbsp;Buried via"></div><br><div align="center"><b>Figure 2&nbsp;&#8212;&nbsp;&nbsp;Buried via</b></div><br>
      
      <p></p>
      <p><u>EXPRESS specification:</u></p>
      <p><code>
            *)<br>
            ENTITY Buried_via<br>
            &nbsp;&nbsp;SUBTYPE OF (<A HREF="../../../../data/modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via">Via</A>);<br>
            END_ENTITY;<br>(*
            </code></p>
      <h2><a name="via_component_arm.interfacial_connection">4.2.3 Interfacial_connection</a>
         &nbsp;&nbsp;<a href="../../via_component/armexpg2.htm"><img align="middle" border="0" alt="EXPRESS-G" src="../../../../images/expg.gif"></a><a href="./5_mapping.htm#aeentityinterfacial_connection"><img align="middle" border="0" alt="Mapping table" src="../../../../images/mapping.gif"></a></h2>
      <p>
         
         An <b>Interfacial_connection</b> is a type of <a href="../../../modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via"><b>Via</b></a> that has both ends visible in 
         the printed circuit board. <b>Interfacial_connection</b> is defined in IEC 60050-541.
         
      </p>
      
      <p class="example"><small><a name="example_">EXAMPLE&nbsp;</a>&nbsp;&nbsp;
            
            	<a href="../../../modules/via_component/sys/4_info_reqs.htm#figure_ifc">Figure 3</a> illustrates an <b>Interfacial_connection</b> in a cross-section view of a substrate.
            	The <b>Interfacial_connection</b> in this example is not filled.
            </small></p>
      <br><br><a name="figure_ifc"></a><div align="center"><IMG src="../ifc.gif" border="0" alt="Figure 3&nbsp;&#8212;&nbsp;&nbsp;Interfacial connection"></div><br><div align="center"><b>Figure 3&nbsp;&#8212;&nbsp;&nbsp;Interfacial connection</b></div><br>
      
      <p></p>
      <p><u>EXPRESS specification:</u></p>
      <p><code>
            *)<br>
            ENTITY Interfacial_connection<br>
            &nbsp;&nbsp;SUBTYPE OF (<A HREF="../../../../data/modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via">Via</A>);<br>
            END_ENTITY;<br>(*
            </code></p>
      <h2><a name="via_component_arm.non_conductive_base_blind_via">4.2.4 Non_conductive_base_blind_via</a>
         &nbsp;&nbsp;<a href="../../via_component/armexpg2.htm"><img align="middle" border="0" alt="EXPRESS-G" src="../../../../images/expg.gif"></a><a href="./5_mapping.htm#aeentitynon_conductive_base_blind_via"><img align="middle" border="0" alt="Mapping table" src="../../../../images/mapping.gif"></a></h2>
      
      A <b>Non_conductive_base_blind_via</b> is a type of <a href="../../../modules/via_component/sys/4_info_reqs.htm#via_component_arm.blind_via"><b>Blind_via</b></a> with a 
      floor whose material is non-conductive.
      
      <p></p>
      <p><u>EXPRESS specification:</u></p>
      <p><code>
            *)<br>
            ENTITY Non_conductive_base_blind_via<br>
            &nbsp;&nbsp;SUBTYPE OF (<A HREF="#via_component_arm.blind_via">Blind_via</A>);<br>
            END_ENTITY;<br>(*
            </code></p>
      <h2><a name="via_component_arm.plated_conductive_base_blind_via">4.2.5 Plated_conductive_base_blind_via</a>
         &nbsp;&nbsp;<a href="../../via_component/armexpg2.htm"><img align="middle" border="0" alt="EXPRESS-G" src="../../../../images/expg.gif"></a><a href="./5_mapping.htm#aeentityplated_conductive_base_blind_via"><img align="middle" border="0" alt="Mapping table" src="../../../../images/mapping.gif"></a></h2>
      A <b>Plated_conductive_base_blind_via</b> is a type of <a href="../../../modules/via_component/sys/4_info_reqs.htm#via_component_arm.blind_via"><b>Blind_via</b></a> in 
      which the material that composes the floor of the  <a href="../../../modules/via_component/sys/4_info_reqs.htm#via_component_arm.blind_via"><b>Blind_via</b></a> is conductive, and in which the floor material 
      of the  <a href="../../../modules/via_component/sys/4_info_reqs.htm#via_component_arm.blind_via"><b>Blind_via</b></a> is contiguous with the material on the wall of the  <a href="../../../modules/via_component/sys/4_info_reqs.htm#via_component_arm.blind_via"><b>Blind_via</b></a>. The process that is to create 
      this conductive contiguous material is electroplating or similar.
      
      <p></p>
      <p><u>EXPRESS specification:</u></p>
      <p><code>
            *)<br>
            ENTITY Plated_conductive_base_blind_via<br>
            &nbsp;&nbsp;SUBTYPE OF (<A HREF="#via_component_arm.blind_via">Blind_via</A>);<br>
            END_ENTITY;<br>(*
            </code></p>
      <h2><a name="subtype_constraints">4.3 ARM subtype constraint definition</a></h2>
      <p>
         This subclause specifies the ARM subtype constraint for
         this module. The subtype constraint places a constraint on the
         possible super-type / subtype instantiations.
         The ARM subtype constraint and definition is
         specified below.
         
      </p>
      <h2><A NAME="via_component_arm.via_subtypes">4.3.1 via_subtypes</A>
         &nbsp;&nbsp;<a href="../../via_component/armexpg2.htm"><img align="middle" border="0" alt="EXPRESS-G" src="../../../../images/expg.gif"></a><a href="./5_mapping.htm#scconstraintvia_subtypes"><img align="middle" border="0" alt="Mapping table" src="../../../../images/mapping.gif"></a></h2>
      <p>
         The
         <b>via_subtypes</b> 
         constraint specifies a constraint that applies to instances of subtypes of
         <b><A HREF="../../../../data/modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via">Via</A></b>.
         
      </p>
      <p><u>EXPRESS specification:</u></p>
      <p><code>
            *)<br><A NAME="via_component_arm.via_subtypes">SUBTYPE_CONSTRAINT via_subtypes</A> FOR <A HREF="../../../../data/modules/layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.via">Via</A>;<br>
            &nbsp;&nbsp;ONEOF&nbsp;(<A HREF="#via_component_arm.blind_via">Blind_via</A>,<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<A HREF="#via_component_arm.buried_via">Buried_via</A>,<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<A HREF="#via_component_arm.interfacial_connection">Interfacial_connection</A>);<br>      
            END_SUBTYPE_CONSTRAINT;<br>(*
            </code></p><code><br><br>
         *)<br>
         END_SCHEMA;&nbsp;&nbsp;--&nbsp;Via_component_arm<br>(*
         </code><br><br><p>&copy; ISO 2009 &#8212; All rights reserved</p>
   </body>
</HTML>