///Register `IO_DTR` reader
pub type R = crate::R<IO_DTRrs>;
///Register `IO_DTR` writer
pub type W = crate::W<IO_DTRrs>;
///Field `PA0_DT` reader - PA0_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA0_DT_R = crate::BitReader;
///Field `PA0_DT` writer - PA0_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA0_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA1_DT` reader - PA1_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA1_DT_R = crate::BitReader;
///Field `PA1_DT` writer - PA1_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA1_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA2_DT` reader - PA2_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA2_DT_R = crate::BitReader;
///Field `PA2_DT` writer - PA2_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA2_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA3_DT` reader - PA3_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA3_DT_R = crate::BitReader;
///Field `PA3_DT` writer - PA3_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA3_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA8_DT` reader - PA8_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA8_DT_R = crate::BitReader;
///Field `PA8_DT` writer - PA8_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA8_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA9_DT` reader - PA9_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA9_DT_R = crate::BitReader;
///Field `PA9_DT` writer - PA9_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA9_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA10_DT` reader - PA10_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA10_DT_R = crate::BitReader;
///Field `PA10_DT` writer - PA10_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA10_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA11_DT` reader - PA11_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA11_DT_R = crate::BitReader;
///Field `PA11_DT` writer - PA11_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
pub type PA11_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB0_DT` reader - PB0_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB0_DT_R = crate::BitReader;
///Field `PB0_DT` writer - PB0_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB0_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB1_DT` reader - PB1_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB1_DT_R = crate::BitReader;
///Field `PB1_DT` writer - PB1_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB1_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB2_DT` reader - PB2_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB2_DT_R = crate::BitReader;
///Field `PB2_DT` writer - PB2_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB2_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB3_DT` reader - PB3_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB3_DT_R = crate::BitReader;
///Field `PB3_DT` writer - PB3_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB3_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB4_DT` reader - PB4_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB4_DT_R = crate::BitReader;
///Field `PB4_DT` writer - PB4_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB4_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB5_DT` reader - PB5_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB5_DT_R = crate::BitReader;
///Field `PB5_DT` writer - PB5_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB5_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB6_DT` reader - PB6_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB6_DT_R = crate::BitReader;
///Field `PB6_DT` writer - PB6_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB6_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB7_DT` reader - PB7_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB7_DT_R = crate::BitReader;
///Field `PB7_DT` writer - PB7_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB7_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB12_DT` reader - PB12_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB12_DT_R = crate::BitReader;
///Field `PB12_DT` writer - PB12_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB12_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB13_DT` reader - PB13_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB13_DT_R = crate::BitReader;
///Field `PB13_DT` writer - PB13_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB13_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB14_DT` reader - PB14_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB14_DT_R = crate::BitReader;
///Field `PB14_DT` writer - PB14_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB14_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB15_DT` reader - PB15_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB15_DT_R = crate::BitReader;
///Field `PB15_DT` writer - PB15_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
pub type PB15_DT_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - PA0_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa0_dt(&self) -> PA0_DT_R {
        PA0_DT_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - PA1_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa1_dt(&self) -> PA1_DT_R {
        PA1_DT_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - PA2_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa2_dt(&self) -> PA2_DT_R {
        PA2_DT_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - PA3_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa3_dt(&self) -> PA3_DT_R {
        PA3_DT_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 8 - PA8_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa8_dt(&self) -> PA8_DT_R {
        PA8_DT_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - PA9_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa9_dt(&self) -> PA9_DT_R {
        PA9_DT_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - PA10_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa10_dt(&self) -> PA10_DT_R {
        PA10_DT_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - PA11_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa11_dt(&self) -> PA11_DT_R {
        PA11_DT_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 16 - PB0_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb0_dt(&self) -> PB0_DT_R {
        PB0_DT_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - PB1_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb1_dt(&self) -> PB1_DT_R {
        PB1_DT_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - PB2_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb2_dt(&self) -> PB2_DT_R {
        PB2_DT_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - PB3_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb3_dt(&self) -> PB3_DT_R {
        PB3_DT_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - PB4_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb4_dt(&self) -> PB4_DT_R {
        PB4_DT_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - PB5_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb5_dt(&self) -> PB5_DT_R {
        PB5_DT_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - PB6_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb6_dt(&self) -> PB6_DT_R {
        PB6_DT_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - PB7_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb7_dt(&self) -> PB7_DT_R {
        PB7_DT_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 28 - PB12_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb12_dt(&self) -> PB12_DT_R {
        PB12_DT_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - PB13_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb13_dt(&self) -> PB13_DT_R {
        PB13_DT_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - PB14_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb14_dt(&self) -> PB14_DT_R {
        PB14_DT_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - PB15_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb15_dt(&self) -> PB15_DT_R {
        PB15_DT_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IO_DTR")
            .field("pa0_dt", &self.pa0_dt())
            .field("pa1_dt", &self.pa1_dt())
            .field("pa2_dt", &self.pa2_dt())
            .field("pa3_dt", &self.pa3_dt())
            .field("pa8_dt", &self.pa8_dt())
            .field("pa9_dt", &self.pa9_dt())
            .field("pa10_dt", &self.pa10_dt())
            .field("pa11_dt", &self.pa11_dt())
            .field("pb0_dt", &self.pb0_dt())
            .field("pb1_dt", &self.pb1_dt())
            .field("pb2_dt", &self.pb2_dt())
            .field("pb3_dt", &self.pb3_dt())
            .field("pb4_dt", &self.pb4_dt())
            .field("pb5_dt", &self.pb5_dt())
            .field("pb6_dt", &self.pb6_dt())
            .field("pb7_dt", &self.pb7_dt())
            .field("pb12_dt", &self.pb12_dt())
            .field("pb13_dt", &self.pb13_dt())
            .field("pb14_dt", &self.pb14_dt())
            .field("pb15_dt", &self.pb15_dt())
            .finish()
    }
}
impl W {
    ///Bit 0 - PA0_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa0_dt(&mut self) -> PA0_DT_W<IO_DTRrs> {
        PA0_DT_W::new(self, 0)
    }
    ///Bit 1 - PA1_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa1_dt(&mut self) -> PA1_DT_W<IO_DTRrs> {
        PA1_DT_W::new(self, 1)
    }
    ///Bit 2 - PA2_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa2_dt(&mut self) -> PA2_DT_W<IO_DTRrs> {
        PA2_DT_W::new(self, 2)
    }
    ///Bit 3 - PA3_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa3_dt(&mut self) -> PA3_DT_W<IO_DTRrs> {
        PA3_DT_W::new(self, 3)
    }
    ///Bit 8 - PA8_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa8_dt(&mut self) -> PA8_DT_W<IO_DTRrs> {
        PA8_DT_W::new(self, 8)
    }
    ///Bit 9 - PA9_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa9_dt(&mut self) -> PA9_DT_W<IO_DTRrs> {
        PA9_DT_W::new(self, 9)
    }
    ///Bit 10 - PA10_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa10_dt(&mut self) -> PA10_DT_W<IO_DTRrs> {
        PA10_DT_W::new(self, 10)
    }
    ///Bit 11 - PA11_DT: Interrupt Detection Type for port A I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pa11_dt(&mut self) -> PA11_DT_W<IO_DTRrs> {
        PA11_DT_W::new(self, 11)
    }
    ///Bit 16 - PB0_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb0_dt(&mut self) -> PB0_DT_W<IO_DTRrs> {
        PB0_DT_W::new(self, 16)
    }
    ///Bit 17 - PB1_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb1_dt(&mut self) -> PB1_DT_W<IO_DTRrs> {
        PB1_DT_W::new(self, 17)
    }
    ///Bit 18 - PB2_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb2_dt(&mut self) -> PB2_DT_W<IO_DTRrs> {
        PB2_DT_W::new(self, 18)
    }
    ///Bit 19 - PB3_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb3_dt(&mut self) -> PB3_DT_W<IO_DTRrs> {
        PB3_DT_W::new(self, 19)
    }
    ///Bit 20 - PB4_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb4_dt(&mut self) -> PB4_DT_W<IO_DTRrs> {
        PB4_DT_W::new(self, 20)
    }
    ///Bit 21 - PB5_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb5_dt(&mut self) -> PB5_DT_W<IO_DTRrs> {
        PB5_DT_W::new(self, 21)
    }
    ///Bit 22 - PB6_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb6_dt(&mut self) -> PB6_DT_W<IO_DTRrs> {
        PB6_DT_W::new(self, 22)
    }
    ///Bit 23 - PB7_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb7_dt(&mut self) -> PB7_DT_W<IO_DTRrs> {
        PB7_DT_W::new(self, 23)
    }
    ///Bit 28 - PB12_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb12_dt(&mut self) -> PB12_DT_W<IO_DTRrs> {
        PB12_DT_W::new(self, 28)
    }
    ///Bit 29 - PB13_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb13_dt(&mut self) -> PB13_DT_W<IO_DTRrs> {
        PB13_DT_W::new(self, 29)
    }
    ///Bit 30 - PB14_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb14_dt(&mut self) -> PB14_DT_W<IO_DTRrs> {
        PB14_DT_W::new(self, 30)
    }
    ///Bit 31 - PB15_DT: Interrupt Detection Type for port B I/Os. 0: edge detection. 1: level detection.
    #[inline(always)]
    pub fn pb15_dt(&mut self) -> PB15_DT_W<IO_DTRrs> {
        PB15_DT_W::new(self, 31)
    }
}
/**IO_DTR register

You can [`read`](crate::Reg::read) this register and get [`io_dtr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`io_dtr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32WB09.html#SYSTEM_CTRL:IO_DTR)*/
pub struct IO_DTRrs;
impl crate::RegisterSpec for IO_DTRrs {
    type Ux = u32;
}
///`read()` method returns [`io_dtr::R`](R) reader structure
impl crate::Readable for IO_DTRrs {}
///`write(|w| ..)` method takes [`io_dtr::W`](W) writer structure
impl crate::Writable for IO_DTRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IO_DTR to value 0
impl crate::Resettable for IO_DTRrs {}
