
*** Running vivado
    with args -log Task4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Task4.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Task4.tcl -notrace
Command: synth_design -top Task4 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 293.688 ; gain = 83.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Task4' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:50]
INFO: [Synth 8-3491] module 'modulo_quadro' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:34' bound to instance 'SQUARE' of component 'modulo_quadro' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:130]
INFO: [Synth 8-638] synthesizing module 'modulo_quadro' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:45]
INFO: [Synth 8-3491] module 'Square' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/Square_stub.vhdl:5' bound to instance 'RE2E' of component 'Square' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Square' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/Square_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Square' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/Square_stub.vhdl:5' bound to instance 'IM2E' of component 'Square' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:95]
INFO: [Synth 8-3491] module 'c_addsub_0' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/c_addsub_0_stub.vhdl:5' bound to instance 'E2' of component 'c_addsub_0' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:106]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/c_addsub_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Square' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/Square_stub.vhdl:5' bound to instance 'RE2l' of component 'Square' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:119]
INFO: [Synth 8-3491] module 'Square' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/Square_stub.vhdl:5' bound to instance 'IM2L' of component 'Square' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:129]
INFO: [Synth 8-3491] module 'c_addsub_0' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/c_addsub_0_stub.vhdl:5' bound to instance 'L2' of component 'c_addsub_0' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'modulo_quadro' (1#1) [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:45]
INFO: [Synth 8-3491] module 'DIVISORE' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/DIVISORE_stub.vhdl:5' bound to instance 'DIVISOR' of component 'DIVISORE' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:161]
INFO: [Synth 8-638] synthesizing module 'DIVISORE' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/DIVISORE_stub.vhdl:22]
INFO: [Synth 8-3491] module 'SQRT' declared at 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/SQRT_stub.vhdl:5' bound to instance 'SQUARE_ROOT' of component 'SQRT' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:191]
INFO: [Synth 8-638] synthesizing module 'SQRT' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/realtime/SQRT_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'Task4' (2#1) [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 331.102 ; gain = 120.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 331.102 ; gain = 120.961
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DIVISORE' instantiated as 'DIVISOR' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:161]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SQRT' instantiated as 'SQUARE_ROOT' [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd:191]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'Square' instantiated as 'SQUARE/RE2E'. 4 instances of this cell are unresolved black boxes. [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:85]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'c_addsub_0' instantiated as 'SQUARE/E2'. 2 instances of this cell are unresolved black boxes. [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd:106]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp/SQRT_in_context.xdc] for cell 'SQUARE_ROOT'
Finished Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp/SQRT_in_context.xdc] for cell 'SQUARE_ROOT'
Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_2/DIVISORE_in_context.xdc] for cell 'DIVISOR'
Finished Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_2/DIVISORE_in_context.xdc] for cell 'DIVISOR'
Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_3/Square_in_context.xdc] for cell 'SQUARE/RE2E'
Finished Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_3/Square_in_context.xdc] for cell 'SQUARE/RE2E'
Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_3/Square_in_context.xdc] for cell 'SQUARE/IM2E'
Finished Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_3/Square_in_context.xdc] for cell 'SQUARE/IM2E'
Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_3/Square_in_context.xdc] for cell 'SQUARE/RE2l'
Finished Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_3/Square_in_context.xdc] for cell 'SQUARE/RE2l'
Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_3/Square_in_context.xdc] for cell 'SQUARE/IM2L'
Finished Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_3/Square_in_context.xdc] for cell 'SQUARE/IM2L'
Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_4/c_addsub_0_in_context.xdc] for cell 'SQUARE/E2'
Finished Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_4/c_addsub_0_in_context.xdc] for cell 'SQUARE/E2'
Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_4/c_addsub_0_in_context.xdc] for cell 'SQUARE/L2'
Finished Parsing XDC File [C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/.Xil/Vivado-15744-Gianni-Desktop/dcp_4/c_addsub_0_in_context.xdc] for cell 'SQUARE/L2'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 586.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 586.688 ; gain = 376.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 586.688 ; gain = 376.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 586.688 ; gain = 376.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 586.688 ; gain = 376.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 586.688 ; gain = 376.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 588.387 ; gain = 378.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 588.387 ; gain = 378.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 599.055 ; gain = 388.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 599.055 ; gain = 388.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 599.055 ; gain = 388.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 599.055 ; gain = 388.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 599.055 ; gain = 388.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 599.055 ; gain = 388.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 599.055 ; gain = 388.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DIVISORE      |         1|
|2     |SQRT          |         1|
|3     |Square        |         4|
|4     |c_addsub_0    |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DIVISORE_bbox     |     1|
|2     |SQRT_bbox         |     1|
|3     |Square_bbox       |     1|
|4     |Square_bbox_0     |     1|
|5     |Square_bbox_1     |     1|
|6     |Square_bbox_2     |     1|
|7     |c_addsub_0_bbox   |     1|
|8     |c_addsub_0_bbox_3 |     1|
|9     |LUT1              |     1|
|10    |IBUF              |   133|
|11    |OBUF              |    27|
+------+------------------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   686|
|2     |  SQUARE |modulo_quadro |   384|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 599.055 ; gain = 388.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 599.055 ; gain = 122.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 599.055 ; gain = 388.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 610.820 ; gain = 394.109
INFO: [Common 17-1381] The checkpoint 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.runs/synth_1/Task4.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 610.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 16 21:40:03 2017...
