Compiling (synthesis checkpoint) kernel/IP: ulp_s00_regslice_18
Log file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_18_synth_1/runme.log
