xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX516/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX516/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx16-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx16-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX545/verilog/ad706_test/ad706_test.xst" -ofn "E:/Project/AX545/verilog/ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx45-csg324-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX309/Verilog/25_ad706_test/ad706_test.xst" -ofn "E:/Project/AX309/Verilog/25_ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx9-ftg256-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/Project/AX309/Verilog/25_ad706_test/ad706_test.xst" -ofn "E:/Project/AX309/Verilog/25_ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx9-ftg256-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/BaiduYunDownload/AX309.160229/AX309/09_VERILOG/30_ad706_test/ad706_test.xst" -ofn "E:/BaiduYunDownload/AX309.160229/AX309/09_VERILOG/30_ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx9-ftg256-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
xst -intstyle ise -ifn "E:/BaiduYunDownload/AX309.160229/AX309/09_VERILOG/30_ad706_test/ad706_test.xst" -ofn "E:/BaiduYunDownload/AX309.160229/AX309/09_VERILOG/30_ad706_test/ad706_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ad706_test.ucf -p xc6slx9-ftg256-2 ad706_test.ngc ad706_test.ngd  
map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o ad706_test_map.ncd ad706_test.ngd ad706_test.pcf 
par -w -intstyle ise -ol high -mt off ad706_test_map.ncd ad706_test.ncd ad706_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ad706_test.twx ad706_test.ncd -o ad706_test.twr ad706_test.pcf -ucf ad706_test.ucf 
bitgen -intstyle ise -f ad706_test.ut ad706_test.ncd 
