<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Thu May  9 15:21:09 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D1</item>
<item name = "Solution">comb_1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">58, 58, 0.580 us, 0.580 us, 59, 59, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_215">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_232">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_255">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_269">fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_290">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2695, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 122, 2126, 3459, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 585, -</column>
<column name="Register">-, -, 2387, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_215">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 331, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_290">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 34, 127, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_232">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3, 0, 8, 423, 505, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_255">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5, 0, 4, 70, 236, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_269">fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7, 0, 32, 262, 1101, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U101">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U102">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U103">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U104">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U105">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U106">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U107">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U108">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U109">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U110">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U111">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U112">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U113">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U114">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U115">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U116">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U117">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U118">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U119">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U120">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U121">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_fu_1078_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln102_10_fu_807_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln102_11_fu_801_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln102_12_fu_953_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_13_fu_1000_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_14_fu_1005_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_15_fu_1045_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_16_fu_1092_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_1_fu_1011_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_2_fu_1051_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_3_fu_1098_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln102_4_fu_1197_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_5_fu_1231_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_6_fu_1265_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_7_fu_1305_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_8_fu_1339_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln102_9_fu_795_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln102_fu_959_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln103_1_fu_1124_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln103_2_fu_1129_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln103_fu_1411_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln104_1_fu_1146_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln104_2_fu_1135_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln104_3_fu_1140_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln104_fu_1444_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln105_fu_1152_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln106_fu_1163_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln80_1_fu_867_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln80_fu_873_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_1_fu_847_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_fu_853_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln89_1_fu_823_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln89_fu_939_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln90_fu_948_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln92_fu_739_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln95_1_fu_783_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln95_fu_777_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln99_1_fu_883_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_2_fu_889_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_fu_1070_p2">+, 0, 0, 64, 64, 64</column>
<column name="arr_20_fu_789_p2">+, 0, 0, 64, 64, 64</column>
<column name="arr_23_fu_612_p2">+, 0, 0, 71, 64, 64</column>
<column name="arr_24_fu_1285_p2">+, 0, 0, 71, 64, 64</column>
<column name="out1_w_1_fu_1435_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_2_fu_1465_p2">+, 0, 0, 34, 27, 27</column>
<column name="out1_w_3_fu_1158_p2">+, 0, 0, 25, 25, 25</column>
<column name="out1_w_4_fu_1169_p2">+, 0, 0, 26, 26, 26</column>
<column name="out1_w_5_fu_1355_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_6_fu_1360_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_7_fu_1366_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_8_fu_1372_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_9_fu_1378_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_fu_1402_p2">+, 0, 0, 33, 26, 26</column>
<column name="ap_block_state15_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">130, 26, 1, 26</column>
<column name="grp_fu_307_p0">14, 3, 32, 96</column>
<column name="grp_fu_307_p1">14, 3, 32, 96</column>
<column name="grp_fu_311_p0">14, 3, 32, 96</column>
<column name="grp_fu_311_p1">14, 3, 32, 96</column>
<column name="grp_fu_315_p0">14, 3, 32, 96</column>
<column name="grp_fu_315_p1">14, 3, 32, 96</column>
<column name="grp_fu_319_p0">14, 3, 32, 96</column>
<column name="grp_fu_319_p1">14, 3, 32, 96</column>
<column name="grp_fu_323_p0">26, 5, 32, 160</column>
<column name="grp_fu_323_p1">26, 5, 32, 160</column>
<column name="grp_fu_327_p0">20, 4, 32, 128</column>
<column name="grp_fu_327_p1">20, 4, 32, 128</column>
<column name="grp_fu_331_p0">20, 4, 32, 128</column>
<column name="grp_fu_331_p1">20, 4, 32, 128</column>
<column name="grp_fu_335_p0">14, 3, 32, 96</column>
<column name="grp_fu_335_p1">14, 3, 32, 96</column>
<column name="grp_fu_379_p0">26, 5, 32, 160</column>
<column name="grp_fu_379_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln102_10_reg_1783">26, 0, 26, 0</column>
<column name="add_ln103_2_reg_1869">25, 0, 25, 0</column>
<column name="add_ln104_1_reg_1875">26, 0, 26, 0</column>
<column name="add_ln80_reg_1829">64, 0, 64, 0</column>
<column name="add_ln84_reg_1814">64, 0, 64, 0</column>
<column name="add_ln89_1_reg_1794">64, 0, 64, 0</column>
<column name="add_ln99_1_reg_1839">64, 0, 64, 0</column>
<column name="add_ln99_2_reg_1844">64, 0, 64, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="arr_16_reg_1669">64, 0, 64, 0</column>
<column name="arr_17_reg_1680">64, 0, 64, 0</column>
<column name="arr_21_reg_1750">64, 0, 64, 0</column>
<column name="arr_22_reg_1695">64, 0, 64, 0</column>
<column name="arr_23_reg_1760">64, 0, 64, 0</column>
<column name="arr_4_reg_1730">63, 0, 64, 1</column>
<column name="arr_6_reg_1740">63, 0, 64, 1</column>
<column name="arr_8_reg_1745">63, 0, 64, 1</column>
<column name="arr_reg_1755">64, 0, 64, 0</column>
<column name="empty_22_reg_1627">31, 0, 31, 0</column>
<column name="empty_23_reg_1638">31, 0, 31, 0</column>
<column name="empty_24_reg_1712">31, 0, 31, 0</column>
<column name="empty_25_reg_1644">31, 0, 31, 0</column>
<column name="empty_26_reg_1718">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_215_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_290_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_232_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_255_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_269_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln102_4_reg_1859">38, 0, 38, 0</column>
<column name="lshr_ln_reg_1789">38, 0, 38, 0</column>
<column name="mul_ln86_reg_1773">63, 0, 63, 0</column>
<column name="mul_ln88_reg_1778">63, 0, 63, 0</column>
<column name="mul_ln93_reg_1765">32, 0, 32, 0</column>
<column name="out1_w_1_reg_1930">25, 0, 25, 0</column>
<column name="out1_w_2_reg_1935">27, 0, 27, 0</column>
<column name="out1_w_3_reg_1880">25, 0, 25, 0</column>
<column name="out1_w_4_reg_1885">26, 0, 26, 0</column>
<column name="out1_w_5_reg_1895">25, 0, 25, 0</column>
<column name="out1_w_6_reg_1900">26, 0, 26, 0</column>
<column name="out1_w_7_reg_1905">25, 0, 25, 0</column>
<column name="out1_w_8_reg_1910">26, 0, 26, 0</column>
<column name="out1_w_9_reg_1915">25, 0, 25, 0</column>
<column name="out1_w_reg_1925">26, 0, 26, 0</column>
<column name="reg_395">32, 0, 32, 0</column>
<column name="reg_399">64, 0, 64, 0</column>
<column name="reg_404">32, 0, 32, 0</column>
<column name="trunc_ln102_12_reg_1890">39, 0, 39, 0</column>
<column name="trunc_ln102_5_reg_1864">25, 0, 25, 0</column>
<column name="trunc_ln115_1_reg_1604">62, 0, 62, 0</column>
<column name="trunc_ln22_1_reg_1598">62, 0, 62, 0</column>
<column name="trunc_ln6_reg_1809">25, 0, 25, 0</column>
<column name="trunc_ln81_1_reg_1834">25, 0, 25, 0</column>
<column name="trunc_ln85_1_reg_1824">26, 0, 26, 0</column>
<column name="trunc_ln85_reg_1819">25, 0, 25, 0</column>
<column name="trunc_ln89_1_reg_1804">25, 0, 25, 0</column>
<column name="trunc_ln89_reg_1799">24, 0, 24, 0</column>
<column name="trunc_ln99_1_reg_1854">26, 0, 26, 0</column>
<column name="trunc_ln99_reg_1849">26, 0, 26, 0</column>
<column name="zext_ln27_reg_1650">32, 0, 64, 32</column>
<column name="zext_ln37_2_reg_1662">32, 0, 64, 32</column>
<column name="zext_ln37_4_reg_1674">32, 0, 64, 32</column>
<column name="zext_ln37_8_reg_1724">32, 0, 63, 31</column>
<column name="zext_ln37_9_reg_1735">32, 0, 63, 31</column>
<column name="zext_ln37_reg_1656">32, 0, 64, 32</column>
<column name="zext_ln41_1_reg_1685">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
