<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>adc_interface</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_TOLERANCE_HZ">-1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adc_interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>85d3b57a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adc_interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>85d3b57a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>42d33723</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_examples</spirit:name>
        <spirit:displayName>Examples</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:examples</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>09b0f8aa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ltc2325.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_interface_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_interface_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_09b0f8aa</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ltc2325.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_interface_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_interface_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/adc_interface_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_42d33723</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Interface for Robosub ADC over AXI-Stream</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">adc_interface_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>adc_interface_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-12-16T22:43:15Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@353eb1d1_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b89fb8b_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49cf2119_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ca33c71_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@703ae5c0_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8c80436_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@255188fb_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7caac220_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ce84058_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e278a55_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c2c67f3_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3497e853_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28445b7d_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f8a06ab_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e1a80dc_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ccbdafb_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a6e9d16_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aebfee8_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d58c419_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ccacbc_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8965e6_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e328619_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@828a078_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f8b45b_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5261f842_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a01932a_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20671059_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7584c45e_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@134f580e_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fed4224_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27f8628d_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27d776cb_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78a37ac_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fee49e3_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4edcd35f_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@295cc94f_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dc8a891_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@694d837e_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12d39665_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660101b4_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fcc03ac_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56959fe6_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1451c89_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3670eff8_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@364d2f6f_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66be905a_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@662164f1_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61832ba8_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f30978_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b82d58b_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59363196_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d921abb_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fbcefef_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@546454d5_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43a39f8_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41bfa85b_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a775510_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@194f0c36_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@295d3969_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27dc4fae_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22394f32_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7899298a_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e259324_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d6de20b_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3374abb4_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5814be98_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14da522e_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e149606_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@533d51f7_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c7f0481_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5adc5d6f_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a41d30_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a883a9e_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ebde1d2_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26c06302_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31c843c7_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37b66af0_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765eb126_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eadefc4_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@544084cc_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eae004a_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8501f48_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f9b37a7_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d318ef7_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a0a96ea_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e6e9dfc_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16441e25_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@369a9acc_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1566defd_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6998d621_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4949d05_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8e4edf_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6254cbc1_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59868f4f_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e88d4e3_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39718c73_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6676aec9_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f0484d0_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8c29381_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aab0fe3_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f735e3d_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d731b7_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ad9ae93_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fb52681_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bdd3222_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ad1f1b6_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41e7f274_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c2651ab_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@296eceeb_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@596f1d8c_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@570cf6e6_ARCHIVE_LOCATION">/home/donovan/ip_repo/adc_interface_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:sdxKernelAttributes>
        <xilinx:sdx_kernel>true</xilinx:sdx_kernel>
        <xilinx:sdx_kernel_type>rtl</xilinx:sdx_kernel_type>
      </xilinx:sdxKernelAttributes>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="979e791d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="374d24fa"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="98d9e37e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9a194edc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b3ec641e"/>
      <xilinx:targetDRCs>
        <xilinx:targetDRC xilinx:tool="vitis">
          <xilinx:targetDRCOption xilinx:name="ctrl_protocol" xilinx:value="ap_ctrl_none"/>
        </xilinx:targetDRC>
        <xilinx:targetDRC xilinx:tool="ipi">
          <xilinx:targetDRCOption xilinx:name="ignore_freq_hz" xilinx:value="true"/>
        </xilinx:targetDRC>
      </xilinx:targetDRCs>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
