<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Verilog_HDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Counter_DataFlow_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_DataFlow_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataFlow_JK_FF_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataFlow_JK_FF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DataFlow_JK_FF_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataFlow_JK_FF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataFlow_T_FF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataFlow_T_FF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1647504099" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1647504099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647504118" xil_pn:in_ck="1852814860684629348" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1647504118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Arithmetic.v"/>
      <outfile xil_pn:name="Bitwise.v"/>
      <outfile xil_pn:name="ClockGeneration.v"/>
      <outfile xil_pn:name="Comparison.v"/>
      <outfile xil_pn:name="Concatenation.v"/>
      <outfile xil_pn:name="Conditional.v"/>
      <outfile xil_pn:name="Counter_DataFlow.v"/>
      <outfile xil_pn:name="D_FF.v"/>
      <outfile xil_pn:name="DataFlow_JK_FF.v"/>
      <outfile xil_pn:name="DataFlow_T_FF.v"/>
      <outfile xil_pn:name="FA.v"/>
      <outfile xil_pn:name="HA.v"/>
      <outfile xil_pn:name="HS.v"/>
      <outfile xil_pn:name="JK_FF.v"/>
      <outfile xil_pn:name="Logical.v"/>
      <outfile xil_pn:name="Parallel_Adder.v"/>
      <outfile xil_pn:name="T_FF.v"/>
    </transform>
    <transform xil_pn:end_ts="1647504126" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7710334617221534248" xil_pn:start_ts="1647504126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647504126" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3968119161405106106" xil_pn:start_ts="1647504126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647244870" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6804388107489977" xil_pn:start_ts="1647244870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647504126" xil_pn:in_ck="1852814860684629348" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1647504126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Arithmetic.v"/>
      <outfile xil_pn:name="Bitwise.v"/>
      <outfile xil_pn:name="ClockGeneration.v"/>
      <outfile xil_pn:name="Comparison.v"/>
      <outfile xil_pn:name="Concatenation.v"/>
      <outfile xil_pn:name="Conditional.v"/>
      <outfile xil_pn:name="Counter_DataFlow.v"/>
      <outfile xil_pn:name="D_FF.v"/>
      <outfile xil_pn:name="DataFlow_JK_FF.v"/>
      <outfile xil_pn:name="DataFlow_T_FF.v"/>
      <outfile xil_pn:name="FA.v"/>
      <outfile xil_pn:name="HA.v"/>
      <outfile xil_pn:name="HS.v"/>
      <outfile xil_pn:name="JK_FF.v"/>
      <outfile xil_pn:name="Logical.v"/>
      <outfile xil_pn:name="Parallel_Adder.v"/>
      <outfile xil_pn:name="T_FF.v"/>
    </transform>
    <transform xil_pn:end_ts="1647504132" xil_pn:in_ck="1852814860684629348" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4430563403956717633" xil_pn:start_ts="1647504126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DataFlow_JK_FF_beh.prj"/>
      <outfile xil_pn:name="DataFlow_JK_FF_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1647504134" xil_pn:in_ck="5929623055841580991" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4049941314782015394" xil_pn:start_ts="1647504132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DataFlow_JK_FF_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
