{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614366309480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614366309480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 16:05:09 2021 " "Processing started: Fri Feb 26 16:05:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614366309480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614366309480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwla_sigmoid -c pwla_sigmoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwla_sigmoid -c pwla_sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614366309480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614366309608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614366309608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwla_sigmoid_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwla_sigmoid_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwla_sigmoid_tb " "Found entity 1: pwla_sigmoid_tb" {  } { { "pwla_sigmoid_tb.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614366315832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614366315832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwla_sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwla_sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwla_sigmoid " "Found entity 1: pwla_sigmoid" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614366315832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614366315832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwla_sigmoid_tb " "Elaborating entity \"pwla_sigmoid_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614366315871 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "f_x = 0.000000 pwla_sigmoid_tb.sv(22) " "Verilog HDL Display System Task info at pwla_sigmoid_tb.sv(22): f_x = 0.000000" {  } { { "pwla_sigmoid_tb.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid_tb.sv" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614366315872 "|pwla_sigmoid_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwla_sigmoid pwla_sigmoid:pwla_sigmoid_DUT " "Elaborating entity \"pwla_sigmoid\" for hierarchy \"pwla_sigmoid:pwla_sigmoid_DUT\"" {  } { { "pwla_sigmoid_tb.sv" "pwla_sigmoid_DUT" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid_tb.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614366315875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_int pwla_sigmoid.sv(5) " "Verilog HDL or VHDL warning at pwla_sigmoid.sv(5): object \"x_int\" assigned a value but never read" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614366315876 "|pwla_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwla_sigmoid.sv(8) " "Verilog HDL assignment warning at pwla_sigmoid.sv(8): truncated value with size 32 to match size of target (16)" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614366315876 "|pwla_sigmoid"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "16'b......0000000000 pwla_sigmoid.sv(9) " "Verilog HDL Display System Task info at pwla_sigmoid.sv(9): 16'b......0000000000" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 9 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614366315876 "|pwla_sigmoid"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "x_int pwla_sigmoid.sv(7) " "Verilog HDL warning at pwla_sigmoid.sv(7): initial value for variable x_int should be constant" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 7 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1614366315876 "|pwla_sigmoid"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f_x pwla_sigmoid.sv(3) " "Output port \"f_x\" at pwla_sigmoid.sv(3) has no driver" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1614366315876 "|pwla_sigmoid"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1614366316132 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614366316169 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 26 16:05:16 2021 " "Processing ended: Fri Feb 26 16:05:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614366316169 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614366316169 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614366316169 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614366316169 ""}
