Time resolution is 1 ps
Starting Data Memory Testbench...
Test 1: SW -> LW
  [PASS] SW/LW test passed. Read: deadbeef
Test 2: SH -> LW
  [PASS] SH/LW test passed. Read: beefcafe
Test 3: SB -> LW
  [PASS] SB/LW test passed. Read: 44332211
All tests finished.
$stop called at time : 10235 ns : File "/home/yonggi/Project_verilog/risc-v-ver.2/testbench/4.Memory_Stage/module/tb_data_memory.sv" Line 151
