// Seed: 259447019
module module_0 ();
  assign module_2.type_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1);
  uwire id_8 = 1 == id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd19,
    parameter id_12 = 32'd80
) (
    input tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wand id_4
    , id_9,
    output supply0 id_5,
    output tri id_6
    , id_10,
    output uwire id_7
);
  defparam id_11.id_12 = {
    id_12, 1 - 1
  };
  module_0 modCall_1 ();
endmodule
