$date
	Sun Oct 23 08:42:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#316151
b10000 !
1"
#316154
b10000 &
b10000 %
1$
#316155
0"
#316158
b1000 &
b1000 %
#316162
b100 &
b100 %
#316166
b10 &
b10 %
#316170
b1 &
b1 %
1#
#316174
b0 &
0#
b0 %
0$
#1266727
b1100 !
1"
#1266730
b1100 &
b1100 %
1$
#1266731
0"
#1266734
b110 &
b110 %
#1266738
b11 &
b11 %
#1266742
b1010 &
b1010 %
#1266746
b101 &
b101 %
#1266750
b10000 &
b10000 %
#1266754
b1000 &
b1000 %
#1266758
b100 &
b100 %
#1266762
b10 &
b10 %
#1266766
b1 &
1#
b1 %
#1266770
b0 &
b0 %
0#
0$
#2338217
b10111 !
1"
#2338218
b10111 &
b10111 %
1$
#2338219
0"
#2338222
b1000110 &
b1000110 %
#2338226
b100011 &
b100011 %
#2338230
b1101010 &
b1101010 %
#2338234
b110101 &
b110101 %
#2338238
b10100000 &
b10100000 %
#2338242
b1010000 &
b1010000 %
#2338246
b101000 &
b101000 %
#2338250
b10100 &
b10100 %
#2338254
b1010 &
b1010 %
#2338258
b101 &
b101 %
#2338262
b10000 &
b10000 %
#2338266
b1000 &
b1000 %
#2338270
b100 &
b100 %
#2338274
b10 &
b10 %
#2338278
b1 &
1#
b1 %
#2338282
b0 &
b0 %
0#
0$
#4500012
