# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Feb 10 2021 19:14:20

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: a[0]
			6.1.2::Path details for port: a[1]
			6.1.3::Path details for port: a[2]
			6.1.4::Path details for port: a[3]
			6.1.5::Path details for port: b[0]
			6.1.6::Path details for port: b[1]
			6.1.7::Path details for port: b[2]
			6.1.8::Path details for port: b[3]
			6.1.9::Path details for port: func[0]
			6.1.10::Path details for port: func[1]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: result[0]
			6.2.2::Path details for port: result[1]
			6.2.3::Path details for port: result[2]
			6.2.4::Path details for port: result[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: a[0]
			6.4.2::Path details for port: a[1]
			6.4.3::Path details for port: a[2]
			6.4.4::Path details for port: a[3]
			6.4.5::Path details for port: b[0]
			6.4.6::Path details for port: b[1]
			6.4.7::Path details for port: b[2]
			6.4.8::Path details for port: b[3]
			6.4.9::Path details for port: func[0]
			6.4.10::Path details for port: func[1]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: result[0]
			6.5.2::Path details for port: result[1]
			6.5.3::Path details for port: result[2]
			6.5.4::Path details for port: result[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|clk  | N/A  | Target: 0.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
a[0]       clk         2653         top|clk:R              
a[1]       clk         2407         top|clk:R              
a[2]       clk         2070         top|clk:R              
a[3]       clk         2540         top|clk:R              
b[0]       clk         3529         top|clk:R              
b[1]       clk         3515         top|clk:R              
b[2]       clk         2295         top|clk:R              
b[3]       clk         2540         top|clk:R              
func[0]    clk         3613         top|clk:R              
func[1]    clk         1152         top|clk:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
result[0]  clk         4955          top|clk:R              
result[1]  clk         4955          top|clk:R              
result[2]  clk         4955          top|clk:R              
result[3]  clk         4955          top|clk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
a[0]       clk         -955        top|clk:R              
a[1]       clk         -337        top|clk:R              
a[2]       clk         -976        top|clk:R              
a[3]       clk         -1908       top|clk:R              
b[0]       clk         -997        top|clk:R              
b[1]       clk         -1873       top|clk:R              
b[2]       clk         -884        top|clk:R              
b[3]       clk         -2007       top|clk:R              
func[0]    clk         -1011       top|clk:R              
func[1]    clk         -625        top|clk:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
result[0]  clk         4865                  top|clk:R              
result[1]  clk         4865                  top|clk:R              
result[2]  clk         4865                  top|clk:R              
result[3]  clk         4865                  top|clk:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary

===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 


===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: a[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2653


Data Path Delay                5037
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2653

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[0]                                  top                        0      0                  RISE  1       
a_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_0_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__40/I                               Odrv4                      0      1207               RISE  1       
I__40/O                               Odrv4                      351    1558               RISE  1       
I__41/I                               Span4Mux_v                 0      1558               RISE  1       
I__41/O                               Span4Mux_v                 351    1909               RISE  1       
I__42/I                               LocalMux                   0      1909               RISE  1       
I__42/O                               LocalMux                   330    2238               RISE  1       
I__44/I                               InMux                      0      2238               RISE  1       
I__44/O                               InMux                      259    2498               RISE  1       
result_RNO_1_0_LC_1_5_1/in1           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_1_0_LC_1_5_1/carryout      LogicCell40_SEQ_MODE_0000  259    2757               RISE  2       
result_RNO_1_1_LC_1_5_2/carryin       LogicCell40_SEQ_MODE_0000  0      2757               RISE  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  126    2883               RISE  2       
I__67/I                               InMux                      0      2883               RISE  1       
I__67/O                               InMux                      259    3143               RISE  1       
result_RNO_1_2_LC_1_5_3/in3           LogicCell40_SEQ_MODE_0000  0      3143               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  316    3459               RISE  1       
I__58/I                               LocalMux                   0      3459               RISE  1       
I__58/O                               LocalMux                   330    3788               RISE  1       
I__59/I                               InMux                      0      3788               RISE  1       
I__59/O                               InMux                      259    4048               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      4048               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  400    4447               RISE  1       
I__56/I                               LocalMux                   0      4447               RISE  1       
I__56/O                               LocalMux                   330    4777               RISE  1       
I__57/I                               IoInMux                    0      4777               RISE  1       
I__57/O                               IoInMux                    259    5037               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5037               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.2::Path details for port: a[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2407


Data Path Delay                4791
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2407

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[1]                                  top                        0      0                  RISE  1       
a_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_1_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__134/I                              Odrv4                      0      1207               RISE  1       
I__134/O                              Odrv4                      351    1558               RISE  1       
I__136/I                              Span4Mux_v                 0      1558               RISE  1       
I__136/O                              Span4Mux_v                 351    1909               RISE  1       
I__138/I                              LocalMux                   0      1909               RISE  1       
I__138/O                              LocalMux                   330    2238               RISE  1       
I__140/I                              InMux                      0      2238               RISE  1       
I__140/O                              InMux                      259    2498               RISE  1       
result_RNO_0_1_LC_1_6_4/in0           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_0_1_LC_1_6_4/lcout         LogicCell40_SEQ_MODE_0000  449    2947               RISE  1       
I__124/I                              Odrv4                      0      2947               RISE  1       
I__124/O                              Odrv4                      351    3297               RISE  1       
I__125/I                              LocalMux                   0      3297               RISE  1       
I__125/O                              LocalMux                   330    3627               RISE  1       
I__126/I                              InMux                      0      3627               RISE  1       
I__126/O                              InMux                      259    3886               RISE  1       
result_RNO_1_LC_1_5_5/in3             LogicCell40_SEQ_MODE_0000  0      3886               RISE  1       
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000  316    4202               RISE  1       
I__60/I                               LocalMux                   0      4202               RISE  1       
I__60/O                               LocalMux                   330    4532               RISE  1       
I__61/I                               IoInMux                    0      4532               RISE  1       
I__61/O                               IoInMux                    259    4791               RISE  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      4791               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.3::Path details for port: a[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2070


Data Path Delay                4454
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2070

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[2]                                  top                        0      0                  RISE  1       
a_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_2_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__110/I                              Odrv4                      0      1207               RISE  1       
I__110/O                              Odrv4                      351    1558               RISE  1       
I__111/I                              Span4Mux_v                 0      1558               RISE  1       
I__111/O                              Span4Mux_v                 351    1909               RISE  1       
I__112/I                              LocalMux                   0      1909               RISE  1       
I__112/O                              LocalMux                   330    2238               RISE  1       
I__114/I                              InMux                      0      2238               RISE  1       
I__114/O                              InMux                      259    2498               RISE  1       
I__117/I                              CascadeMux                 0      2498               RISE  1       
I__117/O                              CascadeMux                 0      2498               RISE  1       
result_RNO_1_2_LC_1_5_3/in2           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  379    2876               RISE  1       
I__58/I                               LocalMux                   0      2876               RISE  1       
I__58/O                               LocalMux                   330    3206               RISE  1       
I__59/I                               InMux                      0      3206               RISE  1       
I__59/O                               InMux                      259    3466               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      3466               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  400    3865               RISE  1       
I__56/I                               LocalMux                   0      3865               RISE  1       
I__56/O                               LocalMux                   330    4195               RISE  1       
I__57/I                               IoInMux                    0      4195               RISE  1       
I__57/O                               IoInMux                    259    4454               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      4454               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.4::Path details for port: a[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2540


Data Path Delay                4924
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2540

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[3]                                  top                        0      0                  RISE  1       
a_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__79/I                               Odrv4                      0      1207               RISE  1       
I__79/O                               Odrv4                      351    1558               RISE  1       
I__80/I                               Span4Mux_v                 0      1558               RISE  1       
I__80/O                               Span4Mux_v                 351    1909               RISE  1       
I__81/I                               LocalMux                   0      1909               RISE  1       
I__81/O                               LocalMux                   330    2238               RISE  1       
I__83/I                               InMux                      0      2238               RISE  1       
I__83/O                               InMux                      259    2498               RISE  1       
I__84/I                               CascadeMux                 0      2498               RISE  1       
I__84/O                               CascadeMux                 0      2498               RISE  1       
result_RNO_1_3_LC_1_7_1/in2           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_1_3_LC_1_7_1/lcout         LogicCell40_SEQ_MODE_0000  379    2876               RISE  1       
I__70/I                               Odrv12                     0      2876               RISE  1       
I__70/O                               Odrv12                     491    3367               RISE  1       
I__71/I                               LocalMux                   0      3367               RISE  1       
I__71/O                               LocalMux                   330    3697               RISE  1       
I__72/I                               InMux                      0      3697               RISE  1       
I__72/O                               InMux                      259    3956               RISE  1       
I__73/I                               CascadeMux                 0      3956               RISE  1       
I__73/O                               CascadeMux                 0      3956               RISE  1       
result_RNO_3_LC_1_5_4/in2             LogicCell40_SEQ_MODE_0000  0      3956               RISE  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  379    4335               RISE  1       
I__64/I                               LocalMux                   0      4335               RISE  1       
I__64/O                               LocalMux                   330    4665               RISE  1       
I__65/I                               IoInMux                    0      4665               RISE  1       
I__65/O                               IoInMux                    259    4924               RISE  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4924               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__39/I                                           ClkMux                  0      2153               RISE  1       
I__39/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.5::Path details for port: b[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3529


Data Path Delay                5913
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3529

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[0]                                  top                        0      0                  RISE  1       
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_0_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__47/I                               Odrv4                      0      1207               RISE  1       
I__47/O                               Odrv4                      351    1558               RISE  1       
I__48/I                               Span4Mux_v                 0      1558               RISE  1       
I__48/O                               Span4Mux_v                 351    1909               RISE  1       
I__49/I                               LocalMux                   0      1909               RISE  1       
I__49/O                               LocalMux                   330    2238               RISE  1       
I__50/I                               InMux                      0      2238               RISE  1       
I__50/O                               InMux                      259    2498               RISE  1       
b_ibuf_RNIMA6R_0_LC_1_6_0/in3         LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
b_ibuf_RNIMA6R_0_LC_1_6_0/lcout       LogicCell40_SEQ_MODE_0000  316    2813               RISE  1       
I__53/I                               LocalMux                   0      2813               RISE  1       
I__53/O                               LocalMux                   330    3143               RISE  1       
I__54/I                               InMux                      0      3143               RISE  1       
I__54/O                               InMux                      259    3402               RISE  1       
I__55/I                               CascadeMux                 0      3402               RISE  1       
I__55/O                               CascadeMux                 0      3402               RISE  1       
result_RNO_1_0_LC_1_5_1/in2           LogicCell40_SEQ_MODE_0000  0      3402               RISE  1       
result_RNO_1_0_LC_1_5_1/carryout      LogicCell40_SEQ_MODE_0000  231    3634               RISE  2       
result_RNO_1_1_LC_1_5_2/carryin       LogicCell40_SEQ_MODE_0000  0      3634               RISE  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  126    3760               RISE  2       
I__67/I                               InMux                      0      3760               RISE  1       
I__67/O                               InMux                      259    4020               RISE  1       
result_RNO_1_2_LC_1_5_3/in3           LogicCell40_SEQ_MODE_0000  0      4020               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  316    4335               RISE  1       
I__58/I                               LocalMux                   0      4335               RISE  1       
I__58/O                               LocalMux                   330    4665               RISE  1       
I__59/I                               InMux                      0      4665               RISE  1       
I__59/O                               InMux                      259    4924               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      4924               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  400    5324               RISE  1       
I__56/I                               LocalMux                   0      5324               RISE  1       
I__56/O                               LocalMux                   330    5654               RISE  1       
I__57/I                               IoInMux                    0      5654               RISE  1       
I__57/O                               IoInMux                    259    5913               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5913               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.6::Path details for port: b[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3515


Data Path Delay                5899
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3515

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[1]                                  top                        0      0                  RISE  1       
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_1_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__127/I                              Odrv4                      0      1207               RISE  1       
I__127/O                              Odrv4                      351    1558               RISE  1       
I__128/I                              Span4Mux_v                 0      1558               RISE  1       
I__128/O                              Span4Mux_v                 351    1909               RISE  1       
I__129/I                              LocalMux                   0      1909               RISE  1       
I__129/O                              LocalMux                   330    2238               RISE  1       
I__130/I                              InMux                      0      2238               RISE  1       
I__130/O                              InMux                      259    2498               RISE  1       
b_ibuf_RNIOC6R_1_LC_1_6_3/in1         LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
b_ibuf_RNIOC6R_1_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000  400    2897               RISE  1       
I__141/I                              LocalMux                   0      2897               RISE  1       
I__141/O                              LocalMux                   330    3227               RISE  1       
I__142/I                              InMux                      0      3227               RISE  1       
I__142/O                              InMux                      259    3487               RISE  1       
result_RNO_1_1_LC_1_5_2/in1           LogicCell40_SEQ_MODE_0000  0      3487               RISE  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  259    3746               RISE  2       
I__67/I                               InMux                      0      3746               RISE  1       
I__67/O                               InMux                      259    4006               RISE  1       
result_RNO_1_2_LC_1_5_3/in3           LogicCell40_SEQ_MODE_0000  0      4006               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  316    4321               RISE  1       
I__58/I                               LocalMux                   0      4321               RISE  1       
I__58/O                               LocalMux                   330    4651               RISE  1       
I__59/I                               InMux                      0      4651               RISE  1       
I__59/O                               InMux                      259    4910               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      4910               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  400    5310               RISE  1       
I__56/I                               LocalMux                   0      5310               RISE  1       
I__56/O                               LocalMux                   330    5640               RISE  1       
I__57/I                               IoInMux                    0      5640               RISE  1       
I__57/O                               IoInMux                    259    5899               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5899               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.7::Path details for port: b[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2295


Data Path Delay                4679
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2295

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[2]                                  top                        0      0                  RISE  1       
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_2_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__118/I                              LocalMux                   0      1207               RISE  1       
I__118/O                              LocalMux                   330    1537               RISE  1       
I__120/I                              InMux                      0      1537               RISE  1       
I__120/O                              InMux                      259    1796               RISE  1       
b_ibuf_RNIQE6R_2_LC_1_6_6/in3         LogicCell40_SEQ_MODE_0000  0      1796               RISE  1       
b_ibuf_RNIQE6R_2_LC_1_6_6/lcout       LogicCell40_SEQ_MODE_0000  316    2112               RISE  1       
I__122/I                              LocalMux                   0      2112               RISE  1       
I__122/O                              LocalMux                   330    2442               RISE  1       
I__123/I                              InMux                      0      2442               RISE  1       
I__123/O                              InMux                      259    2701               RISE  1       
result_RNO_1_2_LC_1_5_3/in1           LogicCell40_SEQ_MODE_0000  0      2701               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  400    3101               RISE  1       
I__58/I                               LocalMux                   0      3101               RISE  1       
I__58/O                               LocalMux                   330    3430               RISE  1       
I__59/I                               InMux                      0      3430               RISE  1       
I__59/O                               InMux                      259    3690               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      3690               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  400    4090               RISE  1       
I__56/I                               LocalMux                   0      4090               RISE  1       
I__56/O                               LocalMux                   330    4419               RISE  1       
I__57/I                               IoInMux                    0      4419               RISE  1       
I__57/O                               IoInMux                    259    4679               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      4679               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.8::Path details for port: b[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2540


Data Path Delay                4924
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2540

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[3]                                  top                        0      0                  RISE  1       
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__74/I                               Odrv4                      0      1207               RISE  1       
I__74/O                               Odrv4                      351    1558               RISE  1       
I__75/I                               Span4Mux_v                 0      1558               RISE  1       
I__75/O                               Span4Mux_v                 351    1909               RISE  1       
I__76/I                               LocalMux                   0      1909               RISE  1       
I__76/O                               LocalMux                   330    2238               RISE  1       
I__77/I                               InMux                      0      2238               RISE  1       
I__77/O                               InMux                      259    2498               RISE  1       
result_RNO_0_3_LC_1_7_0/in0           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000  449    2947               RISE  1       
I__105/I                              Odrv4                      0      2947               RISE  1       
I__105/O                              Odrv4                      351    3297               RISE  1       
I__106/I                              LocalMux                   0      3297               RISE  1       
I__106/O                              LocalMux                   330    3627               RISE  1       
I__107/I                              InMux                      0      3627               RISE  1       
I__107/O                              InMux                      259    3886               RISE  1       
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000  0      3886               RISE  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  449    4335               RISE  1       
I__64/I                               LocalMux                   0      4335               RISE  1       
I__64/O                               LocalMux                   330    4665               RISE  1       
I__65/I                               IoInMux                    0      4665               RISE  1       
I__65/O                               IoInMux                    259    4924               RISE  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4924               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__39/I                                           ClkMux                  0      2153               RISE  1       
I__39/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.9::Path details for port: func[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3613


Data Path Delay                5997
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3613

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[0]                               top                        0      0                  RISE  1       
func_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
func_ibuf_0_iopad/DOUT                IO_PAD                     590    590                RISE  1       
func_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
func_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__85/I                               Odrv4                      0      1207               RISE  1       
I__85/O                               Odrv4                      351    1558               RISE  1       
I__87/I                               Span4Mux_v                 0      1558               RISE  1       
I__87/O                               Span4Mux_v                 351    1909               RISE  1       
I__91/I                               LocalMux                   0      1909               RISE  1       
I__91/O                               LocalMux                   330    2238               RISE  1       
I__96/I                               InMux                      0      2238               RISE  1       
I__96/O                               InMux                      259    2498               RISE  1       
b_ibuf_RNIMA6R_0_LC_1_6_0/in1         LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
b_ibuf_RNIMA6R_0_LC_1_6_0/lcout       LogicCell40_SEQ_MODE_0000  400    2897               RISE  1       
I__53/I                               LocalMux                   0      2897               RISE  1       
I__53/O                               LocalMux                   330    3227               RISE  1       
I__54/I                               InMux                      0      3227               RISE  1       
I__54/O                               InMux                      259    3487               RISE  1       
I__55/I                               CascadeMux                 0      3487               RISE  1       
I__55/O                               CascadeMux                 0      3487               RISE  1       
result_RNO_1_0_LC_1_5_1/in2           LogicCell40_SEQ_MODE_0000  0      3487               RISE  1       
result_RNO_1_0_LC_1_5_1/carryout      LogicCell40_SEQ_MODE_0000  231    3718               RISE  2       
result_RNO_1_1_LC_1_5_2/carryin       LogicCell40_SEQ_MODE_0000  0      3718               RISE  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  126    3844               RISE  2       
I__67/I                               InMux                      0      3844               RISE  1       
I__67/O                               InMux                      259    4104               RISE  1       
result_RNO_1_2_LC_1_5_3/in3           LogicCell40_SEQ_MODE_0000  0      4104               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  316    4419               RISE  1       
I__58/I                               LocalMux                   0      4419               RISE  1       
I__58/O                               LocalMux                   330    4749               RISE  1       
I__59/I                               InMux                      0      4749               RISE  1       
I__59/O                               InMux                      259    5008               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      5008               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  400    5408               RISE  1       
I__56/I                               LocalMux                   0      5408               RISE  1       
I__56/O                               LocalMux                   330    5738               RISE  1       
I__57/I                               IoInMux                    0      5738               RISE  1       
I__57/O                               IoInMux                    259    5997               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5997               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.10::Path details for port: func[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 1152


Data Path Delay                3536
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 1152

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[1]                               top                        0      0                  RISE  1       
func_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
func_ibuf_1_iopad/DOUT                IO_PAD                     590    590                RISE  1       
func_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
func_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__145/I                              Odrv4                      0      1207               RISE  1       
I__145/O                              Odrv4                      351    1558               RISE  1       
I__146/I                              Span4Mux_v                 0      1558               RISE  1       
I__146/O                              Span4Mux_v                 351    1909               RISE  1       
I__147/I                              LocalMux                   0      1909               RISE  1       
I__147/O                              LocalMux                   330    2238               RISE  1       
I__149/I                              InMux                      0      2238               RISE  1       
I__149/O                              InMux                      259    2498               RISE  1       
result_RNO_1_LC_1_5_5/in0             LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000  449    2947               RISE  1       
I__60/I                               LocalMux                   0      2947               RISE  1       
I__60/O                               LocalMux                   330    3276               RISE  1       
I__61/I                               IoInMux                    0      3276               RISE  1       
I__61/O                               IoInMux                    259    3536               RISE  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      3536               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: result[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[0]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
result_obuf_0_iopad/DIN                IO_PAD                  0      2602               FALL  1       
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                  2353   4955               FALL  1       
result[0]                              top                     0      4955               FALL  1       

6.2.2::Path details for port: result[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[1]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
result_obuf_1_iopad/DIN                IO_PAD                  0      2602               FALL  1       
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                  2353   4955               FALL  1       
result[1]                              top                     0      4955               FALL  1       

6.2.3::Path details for port: result[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[2]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
result_obuf_2_iopad/DIN                IO_PAD                  0      2602               FALL  1       
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                  2353   4955               FALL  1       
result[2]                              top                     0      4955               FALL  1       

6.2.4::Path details for port: result[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[3]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__39/I                                           ClkMux                  0      2153               RISE  1       
I__39/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
result_obuf_3_iopad/DIN                IO_PAD                  0      2602               FALL  1       
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                  2353   4955               FALL  1       
result[3]                              top                     0      4955               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: a[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -955


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3416
---------------------------- ------
Hold Time                      -955

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[0]                                  top                        0      0                  FALL  1       
a_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__40/I                               Odrv4                      0      1003               FALL  1       
I__40/O                               Odrv4                      372    1375               FALL  1       
I__41/I                               Span4Mux_v                 0      1375               FALL  1       
I__41/O                               Span4Mux_v                 372    1746               FALL  1       
I__43/I                               LocalMux                   0      1746               FALL  1       
I__43/O                               LocalMux                   309    2055               FALL  1       
I__46/I                               InMux                      0      2055               FALL  1       
I__46/O                               InMux                      217    2272               FALL  1       
result_RNO_0_0_LC_1_6_1/in3           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_0_LC_1_6_1/ltout         LogicCell40_SEQ_MODE_0000  267    2539               RISE  1       
I__153/I                              CascadeMux                 0      2539               RISE  1       
I__153/O                              CascadeMux                 0      2539               RISE  1       
result_RNO_0_LC_1_6_2/in2             LogicCell40_SEQ_MODE_0000  0      2539               RISE  1       
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000  351    2890               FALL  1       
I__143/I                              LocalMux                   0      2890               FALL  1       
I__143/O                              LocalMux                   309    3198               FALL  1       
I__144/I                              IoInMux                    0      3198               FALL  1       
I__144/O                              IoInMux                    217    3416               FALL  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      3416               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.2::Path details for port: a[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -337


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2798
---------------------------- ------
Hold Time                      -337

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[1]                                  top                        0      0                  FALL  1       
a_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_1_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__133/I                              LocalMux                   0      1003               FALL  1       
I__133/O                              LocalMux                   309    1311               FALL  1       
I__135/I                              InMux                      0      1311               FALL  1       
I__135/O                              InMux                      217    1529               FALL  1       
I__137/I                              CascadeMux                 0      1529               FALL  1       
I__137/O                              CascadeMux                 0      1529               FALL  1       
result_RNO_1_1_LC_1_5_2/in2           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  133    1662               FALL  2       
result_RNO_1_2_LC_1_5_3/carryin       LogicCell40_SEQ_MODE_0000  0      1662               FALL  1       
result_RNO_1_2_LC_1_5_3/carryout      LogicCell40_SEQ_MODE_0000  105    1767               FALL  1       
I__66/I                               InMux                      0      1767               FALL  1       
I__66/O                               InMux                      217    1985               FALL  1       
result_RNO_3_LC_1_5_4/in3             LogicCell40_SEQ_MODE_0000  0      1985               FALL  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  288    2272               FALL  1       
I__64/I                               LocalMux                   0      2272               FALL  1       
I__64/O                               LocalMux                   309    2581               FALL  1       
I__65/I                               IoInMux                    0      2581               FALL  1       
I__65/O                               IoInMux                    217    2798               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      2798               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__39/I                                           ClkMux                  0      2153               RISE  1       
I__39/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.3::Path details for port: a[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -976


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3437
---------------------------- ------
Hold Time                      -976

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[2]                                  top                        0      0                  FALL  1       
a_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__110/I                              Odrv4                      0      1003               FALL  1       
I__110/O                              Odrv4                      372    1375               FALL  1       
I__111/I                              Span4Mux_v                 0      1375               FALL  1       
I__111/O                              Span4Mux_v                 372    1746               FALL  1       
I__112/I                              LocalMux                   0      1746               FALL  1       
I__112/O                              LocalMux                   309    2055               FALL  1       
I__114/I                              InMux                      0      2055               FALL  1       
I__114/O                              InMux                      217    2272               FALL  1       
I__117/I                              CascadeMux                 0      2272               FALL  1       
I__117/O                              CascadeMux                 0      2272               FALL  1       
result_RNO_1_2_LC_1_5_3/in2           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_1_2_LC_1_5_3/carryout      LogicCell40_SEQ_MODE_0000  133    2406               FALL  1       
I__66/I                               InMux                      0      2406               FALL  1       
I__66/O                               InMux                      217    2623               FALL  1       
result_RNO_3_LC_1_5_4/in3             LogicCell40_SEQ_MODE_0000  0      2623               FALL  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  288    2911               FALL  1       
I__64/I                               LocalMux                   0      2911               FALL  1       
I__64/O                               LocalMux                   309    3219               FALL  1       
I__65/I                               IoInMux                    0      3219               FALL  1       
I__65/O                               IoInMux                    217    3437               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      3437               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__39/I                                           ClkMux                  0      2153               RISE  1       
I__39/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.4::Path details for port: a[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1908


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4369
---------------------------- ------
Hold Time                     -1908

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[3]                                  top                        0      0                  FALL  1       
a_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__79/I                               Odrv4                      0      1003               FALL  1       
I__79/O                               Odrv4                      372    1375               FALL  1       
I__80/I                               Span4Mux_v                 0      1375               FALL  1       
I__80/O                               Span4Mux_v                 372    1746               FALL  1       
I__81/I                               LocalMux                   0      1746               FALL  1       
I__81/O                               LocalMux                   309    2055               FALL  1       
I__82/I                               InMux                      0      2055               FALL  1       
I__82/O                               InMux                      217    2272               FALL  1       
result_RNO_0_3_LC_1_7_0/in3           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000  288    2560               FALL  1       
I__105/I                              Odrv4                      0      2560               FALL  1       
I__105/O                              Odrv4                      372    2932               FALL  1       
I__106/I                              LocalMux                   0      2932               FALL  1       
I__106/O                              LocalMux                   309    3240               FALL  1       
I__107/I                              InMux                      0      3240               FALL  1       
I__107/O                              InMux                      217    3458               FALL  1       
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000  0      3458               FALL  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  386    3843               FALL  1       
I__64/I                               LocalMux                   0      3843               FALL  1       
I__64/O                               LocalMux                   309    4152               FALL  1       
I__65/I                               IoInMux                    0      4152               FALL  1       
I__65/O                               IoInMux                    217    4369               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4369               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__39/I                                           ClkMux                  0      2153               RISE  1       
I__39/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.5::Path details for port: b[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -997


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3458
---------------------------- ------
Hold Time                      -997

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[0]                                  top                        0      0                  FALL  1       
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__47/I                               Odrv4                      0      1003               FALL  1       
I__47/O                               Odrv4                      372    1375               FALL  1       
I__48/I                               Span4Mux_v                 0      1375               FALL  1       
I__48/O                               Span4Mux_v                 372    1746               FALL  1       
I__49/I                               LocalMux                   0      1746               FALL  1       
I__49/O                               LocalMux                   309    2055               FALL  1       
I__51/I                               InMux                      0      2055               FALL  1       
I__51/O                               InMux                      217    2272               FALL  1       
I__52/I                               CascadeMux                 0      2272               FALL  1       
I__52/O                               CascadeMux                 0      2272               FALL  1       
result_RNO_0_0_LC_1_6_1/in2           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_0_LC_1_6_1/ltout         LogicCell40_SEQ_MODE_0000  309    2581               RISE  1       
I__153/I                              CascadeMux                 0      2581               RISE  1       
I__153/O                              CascadeMux                 0      2581               RISE  1       
result_RNO_0_LC_1_6_2/in2             LogicCell40_SEQ_MODE_0000  0      2581               RISE  1       
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000  351    2932               FALL  1       
I__143/I                              LocalMux                   0      2932               FALL  1       
I__143/O                              LocalMux                   309    3240               FALL  1       
I__144/I                              IoInMux                    0      3240               FALL  1       
I__144/O                              IoInMux                    217    3458               FALL  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      3458               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.6::Path details for port: b[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1873


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4334
---------------------------- ------
Hold Time                     -1873

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[1]                                  top                        0      0                  FALL  1       
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_1_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__127/I                              Odrv4                      0      1003               FALL  1       
I__127/O                              Odrv4                      372    1375               FALL  1       
I__128/I                              Span4Mux_v                 0      1375               FALL  1       
I__128/O                              Span4Mux_v                 372    1746               FALL  1       
I__129/I                              LocalMux                   0      1746               FALL  1       
I__129/O                              LocalMux                   309    2055               FALL  1       
I__131/I                              InMux                      0      2055               FALL  1       
I__131/O                              InMux                      217    2272               FALL  1       
I__132/I                              CascadeMux                 0      2272               FALL  1       
I__132/O                              CascadeMux                 0      2272               FALL  1       
result_RNO_0_1_LC_1_6_4/in2           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_1_LC_1_6_4/lcout         LogicCell40_SEQ_MODE_0000  351    2623               FALL  1       
I__124/I                              Odrv4                      0      2623               FALL  1       
I__124/O                              Odrv4                      372    2995               FALL  1       
I__125/I                              LocalMux                   0      2995               FALL  1       
I__125/O                              LocalMux                   309    3303               FALL  1       
I__126/I                              InMux                      0      3303               FALL  1       
I__126/O                              InMux                      217    3521               FALL  1       
result_RNO_1_LC_1_5_5/in3             LogicCell40_SEQ_MODE_0000  0      3521               FALL  1       
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000  288    3808               FALL  1       
I__60/I                               LocalMux                   0      3808               FALL  1       
I__60/O                               LocalMux                   309    4117               FALL  1       
I__61/I                               IoInMux                    0      4117               FALL  1       
I__61/O                               IoInMux                    217    4334               FALL  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      4334               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.7::Path details for port: b[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -884


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3345
---------------------------- ------
Hold Time                      -884

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[2]                                  top                        0      0                  FALL  1       
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__119/I                              LocalMux                   0      1003               FALL  1       
I__119/O                              LocalMux                   309    1311               FALL  1       
I__121/I                              InMux                      0      1311               FALL  1       
I__121/O                              InMux                      217    1529               FALL  1       
result_RNO_0_2_LC_1_6_7/in1           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
result_RNO_0_2_LC_1_6_7/lcout         LogicCell40_SEQ_MODE_0000  379    1908               FALL  1       
I__108/I                              LocalMux                   0      1908               FALL  1       
I__108/O                              LocalMux                   309    2216               FALL  1       
I__109/I                              InMux                      0      2216               FALL  1       
I__109/O                              InMux                      217    2434               FALL  1       
result_RNO_2_LC_1_5_6/in0             LogicCell40_SEQ_MODE_0000  0      2434               FALL  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  386    2819               FALL  1       
I__56/I                               LocalMux                   0      2819               FALL  1       
I__56/O                               LocalMux                   309    3128               FALL  1       
I__57/I                               IoInMux                    0      3128               FALL  1       
I__57/O                               IoInMux                    217    3345               FALL  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      3345               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.8::Path details for port: b[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -2007


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4468
---------------------------- ------
Hold Time                     -2007

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[3]                                  top                        0      0                  FALL  1       
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__74/I                               Odrv4                      0      1003               FALL  1       
I__74/O                               Odrv4                      372    1375               FALL  1       
I__75/I                               Span4Mux_v                 0      1375               FALL  1       
I__75/O                               Span4Mux_v                 372    1746               FALL  1       
I__76/I                               LocalMux                   0      1746               FALL  1       
I__76/O                               LocalMux                   309    2055               FALL  1       
I__77/I                               InMux                      0      2055               FALL  1       
I__77/O                               InMux                      217    2272               FALL  1       
result_RNO_0_3_LC_1_7_0/in0           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000  386    2658               FALL  1       
I__105/I                              Odrv4                      0      2658               FALL  1       
I__105/O                              Odrv4                      372    3030               FALL  1       
I__106/I                              LocalMux                   0      3030               FALL  1       
I__106/O                              LocalMux                   309    3338               FALL  1       
I__107/I                              InMux                      0      3338               FALL  1       
I__107/O                              InMux                      217    3556               FALL  1       
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000  0      3556               FALL  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  386    3942               FALL  1       
I__64/I                               LocalMux                   0      3942               FALL  1       
I__64/O                               LocalMux                   309    4250               FALL  1       
I__65/I                               IoInMux                    0      4250               FALL  1       
I__65/O                               IoInMux                    217    4468               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4468               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__39/I                                           ClkMux                  0      2153               RISE  1       
I__39/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.9::Path details for port: func[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1011


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3472
---------------------------- ------
Hold Time                     -1011

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[0]                               top                        0      0                  FALL  1       
func_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
func_ibuf_0_iopad/DOUT                IO_PAD                     540    540                FALL  1       
func_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
func_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__85/I                               Odrv4                      0      1003               FALL  1       
I__85/O                               Odrv4                      372    1375               FALL  1       
I__87/I                               Span4Mux_v                 0      1375               FALL  1       
I__87/O                               Span4Mux_v                 372    1746               FALL  1       
I__92/I                               LocalMux                   0      1746               FALL  1       
I__92/O                               LocalMux                   309    2055               FALL  1       
I__101/I                              InMux                      0      2055               FALL  1       
I__101/O                              InMux                      217    2272               FALL  1       
result_RNO_0_0_LC_1_6_1/in1           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_0_0_LC_1_6_1/ltout         LogicCell40_SEQ_MODE_0000  323    2595               RISE  1       
I__153/I                              CascadeMux                 0      2595               RISE  1       
I__153/O                              CascadeMux                 0      2595               RISE  1       
result_RNO_0_LC_1_6_2/in2             LogicCell40_SEQ_MODE_0000  0      2595               RISE  1       
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000  351    2946               FALL  1       
I__143/I                              LocalMux                   0      2946               FALL  1       
I__143/O                              LocalMux                   309    3254               FALL  1       
I__144/I                              IoInMux                    0      3254               FALL  1       
I__144/O                              IoInMux                    217    3472               FALL  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      3472               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.10::Path details for port: func[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -625


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3086
---------------------------- ------
Hold Time                      -625

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[1]                               top                        0      0                  FALL  1       
func_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
func_ibuf_1_iopad/DOUT                IO_PAD                     540    540                FALL  1       
func_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
func_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__145/I                              Odrv4                      0      1003               FALL  1       
I__145/O                              Odrv4                      372    1375               FALL  1       
I__146/I                              Span4Mux_v                 0      1375               FALL  1       
I__146/O                              Span4Mux_v                 372    1746               FALL  1       
I__147/I                              LocalMux                   0      1746               FALL  1       
I__147/O                              LocalMux                   309    2055               FALL  1       
I__150/I                              InMux                      0      2055               FALL  1       
I__150/O                              InMux                      217    2272               FALL  1       
result_RNO_2_LC_1_5_6/in3             LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  288    2560               FALL  1       
I__56/I                               LocalMux                   0      2560               FALL  1       
I__56/O                               LocalMux                   309    2868               FALL  1       
I__57/I                               IoInMux                    0      2868               FALL  1       
I__57/O                               IoInMux                    217    3086               FALL  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      3086               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: result[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[0]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__37/I                                           ClkMux                  0      2153               RISE  1       
I__37/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
result_obuf_0_iopad/DIN                IO_PAD                  0      2574               RISE  1       
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                  2292   4865               RISE  1       
result[0]                              top                     0      4865               RISE  1       

6.5.2::Path details for port: result[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[1]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
result_obuf_1_iopad/DIN                IO_PAD                  0      2574               RISE  1       
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                  2292   4865               RISE  1       
result[1]                              top                     0      4865               RISE  1       

6.5.3::Path details for port: result[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[2]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__38/I                                           ClkMux                  0      2153               RISE  1       
I__38/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
result_obuf_2_iopad/DIN                IO_PAD                  0      2574               RISE  1       
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                  2292   4865               RISE  1       
result[2]                              top                     0      4865               RISE  1       

6.5.4::Path details for port: result[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[3]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1998               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1998               RISE  1       
I__36/I                                           GlobalMux               0      1998               RISE  1       
I__36/O                                           GlobalMux               154    2153               RISE  1       
I__39/I                                           ClkMux                  0      2153               RISE  1       
I__39/O                                           ClkMux                  309    2461               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
result_obuf_3_iopad/DIN                IO_PAD                  0      2574               RISE  1       
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                  2292   4865               RISE  1       
result[3]                              top                     0      4865               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[3]
Path End         : result_obuf_3_preio/DOUT0(result[3])
Capture Clock    : result_obuf_3_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                 -70
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4518
---------------------------------------   ---- 
End-of-path arrival time (ps)             4518
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[3]                                  top                            0                 0   +INF  RISE       1
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_3_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__74/I                               Odrv4                          0              1053   +INF  FALL       1
I__74/O                               Odrv4                        372              1425   +INF  FALL       1
I__75/I                               Span4Mux_v                     0              1425   +INF  FALL       1
I__75/O                               Span4Mux_v                   372              1796   +INF  FALL       1
I__76/I                               LocalMux                       0              1796   +INF  FALL       1
I__76/O                               LocalMux                     309              2105   +INF  FALL       1
I__77/I                               InMux                          0              2105   +INF  FALL       1
I__77/O                               InMux                        217              2322   +INF  FALL       1
result_RNO_0_3_LC_1_7_0/in0           LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000    386              2708   +INF  FALL       1
I__105/I                              Odrv4                          0              2708   +INF  FALL       1
I__105/O                              Odrv4                        372              3080   +INF  FALL       1
I__106/I                              LocalMux                       0              3080   +INF  FALL       1
I__106/O                              LocalMux                     309              3388   +INF  FALL       1
I__107/I                              InMux                          0              3388   +INF  FALL       1
I__107/O                              InMux                        217              3606   +INF  FALL       1
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000      0              3606   +INF  FALL       1
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000    386              3992   +INF  FALL       1
I__64/I                               LocalMux                       0              3992   +INF  FALL       1
I__64/O                               LocalMux                     309              4300   +INF  FALL       1
I__65/I                               IoInMux                        0              4300   +INF  FALL       1
I__65/O                               IoInMux                      217              4518   +INF  FALL       1
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101         0              4518   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__39/I                                           ClkMux                      0              2153  RISE       1
I__39/O                                           ClkMux                    309              2461  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[2]
Path End         : result_obuf_2_preio/DOUT0(result[2])
Capture Clock    : result_obuf_2_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                 -70
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4202
---------------------------------------   ---- 
End-of-path arrival time (ps)             4202
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[2]                                  top                            0                 0   +INF  RISE       1
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_2_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__118/I                              LocalMux                       0              1053   +INF  FALL       1
I__118/O                              LocalMux                     309              1361   +INF  FALL       1
I__120/I                              InMux                          0              1361   +INF  FALL       1
I__120/O                              InMux                        217              1579   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_6/in3         LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_6/lcout       LogicCell40_SEQ_MODE_0000    288              1866   +INF  FALL       1
I__122/I                              LocalMux                       0              1866   +INF  FALL       1
I__122/O                              LocalMux                     309              2175   +INF  FALL       1
I__123/I                              InMux                          0              2175   +INF  FALL       1
I__123/O                              InMux                        217              2392   +INF  FALL       1
result_RNO_1_2_LC_1_5_3/in1           LogicCell40_SEQ_MODE_0000      0              2392   +INF  FALL       1
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000    379              2771   +INF  FALL       1
I__58/I                               LocalMux                       0              2771   +INF  FALL       1
I__58/O                               LocalMux                     309              3080   +INF  FALL       1
I__59/I                               InMux                          0              3080   +INF  FALL       1
I__59/O                               InMux                        217              3297   +INF  FALL       1
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000      0              3297   +INF  FALL       1
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000    379              3676   +INF  FALL       1
I__56/I                               LocalMux                       0              3676   +INF  FALL       1
I__56/O                               LocalMux                     309              3985   +INF  FALL       1
I__57/I                               IoInMux                        0              3985   +INF  FALL       1
I__57/O                               IoInMux                      217              4202   +INF  FALL       1
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101         0              4202   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[1]
Path End         : result_obuf_1_preio/DOUT0(result[1])
Capture Clock    : result_obuf_1_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                 -70
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5037
---------------------------------------   ---- 
End-of-path arrival time (ps)             5037
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[1]                                  top                            0                 0   +INF  RISE       1
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_1_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__127/I                              Odrv4                          0              1053   +INF  FALL       1
I__127/O                              Odrv4                        372              1425   +INF  FALL       1
I__128/I                              Span4Mux_v                     0              1425   +INF  FALL       1
I__128/O                              Span4Mux_v                   372              1796   +INF  FALL       1
I__129/I                              LocalMux                       0              1796   +INF  FALL       1
I__129/O                              LocalMux                     309              2105   +INF  FALL       1
I__130/I                              InMux                          0              2105   +INF  FALL       1
I__130/O                              InMux                        217              2322   +INF  FALL       1
b_ibuf_RNIOC6R_1_LC_1_6_3/in1         LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
b_ibuf_RNIOC6R_1_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000    379              2701   +INF  FALL       1
I__141/I                              LocalMux                       0              2701   +INF  FALL       1
I__141/O                              LocalMux                     309              3010   +INF  FALL       1
I__142/I                              InMux                          0              3010   +INF  FALL       1
I__142/O                              InMux                        217              3227   +INF  FALL       1
result_RNO_1_1_LC_1_5_2/in1           LogicCell40_SEQ_MODE_0000      0              3227   +INF  FALL       1
result_RNO_1_1_LC_1_5_2/lcout         LogicCell40_SEQ_MODE_0000    379              3606   +INF  FALL       1
I__62/I                               LocalMux                       0              3606   +INF  FALL       1
I__62/O                               LocalMux                     309              3914   +INF  FALL       1
I__63/I                               InMux                          0              3914   +INF  FALL       1
I__63/O                               InMux                        217              4132   +INF  FALL       1
result_RNO_1_LC_1_5_5/in1             LogicCell40_SEQ_MODE_0000      0              4132   +INF  FALL       1
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000    379              4511   +INF  FALL       1
I__60/I                               LocalMux                       0              4511   +INF  FALL       1
I__60/O                               LocalMux                     309              4819   +INF  FALL       1
I__61/I                               IoInMux                        0              4819   +INF  FALL       1
I__61/O                               IoInMux                      217              5037   +INF  FALL       1
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101         0              5037   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[0]
Path End         : result_obuf_0_preio/DOUT0(result[0])
Capture Clock    : result_obuf_0_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                 -70
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4917
---------------------------------------   ---- 
End-of-path arrival time (ps)             4917
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[0]                                  top                            0                 0   +INF  RISE       1
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_0_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__47/I                               Odrv4                          0              1053   +INF  FALL       1
I__47/O                               Odrv4                        372              1425   +INF  FALL       1
I__48/I                               Span4Mux_v                     0              1425   +INF  FALL       1
I__48/O                               Span4Mux_v                   372              1796   +INF  FALL       1
I__49/I                               LocalMux                       0              1796   +INF  FALL       1
I__49/O                               LocalMux                     309              2105   +INF  FALL       1
I__50/I                               InMux                          0              2105   +INF  FALL       1
I__50/O                               InMux                        217              2322   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_1_6_0/in3         LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_1_6_0/lcout       LogicCell40_SEQ_MODE_0000    288              2610   +INF  FALL       1
I__53/I                               LocalMux                       0              2610   +INF  FALL       1
I__53/O                               LocalMux                     309              2918   +INF  FALL       1
I__54/I                               InMux                          0              2918   +INF  FALL       1
I__54/O                               InMux                        217              3136   +INF  FALL       1
I__55/I                               CascadeMux                     0              3136   +INF  FALL       1
I__55/O                               CascadeMux                     0              3136   +INF  FALL       1
result_RNO_1_0_LC_1_5_1/in2           LogicCell40_SEQ_MODE_0000      0              3136   +INF  FALL       1
result_RNO_1_0_LC_1_5_1/lcout         LogicCell40_SEQ_MODE_0000    351              3487   +INF  FALL       1
I__154/I                              LocalMux                       0              3487   +INF  FALL       1
I__154/O                              LocalMux                     309              3795   +INF  FALL       1
I__155/I                              InMux                          0              3795   +INF  FALL       1
I__155/O                              InMux                        217              4013   +INF  FALL       1
result_RNO_0_LC_1_6_2/in1             LogicCell40_SEQ_MODE_0000      0              4013   +INF  FALL       1
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000    379              4391   +INF  FALL       1
I__143/I                              LocalMux                       0              4391   +INF  FALL       1
I__143/O                              LocalMux                     309              4700   +INF  FALL       1
I__144/I                              IoInMux                        0              4700   +INF  FALL       1
I__144/O                              IoInMux                      217              4917   +INF  FALL       1
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101         0              4917   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_1_preio/PADOUT(result[1])
Path End         : result[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_1_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[1]                              top                         0              4865   +INF  RISE       1


++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_2_preio/PADOUT(result[2])
Path End         : result[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_2_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[2]                              top                         0              4865   +INF  RISE       1


++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_3_preio/PADOUT(result[3])
Path End         : result[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__39/I                                           ClkMux                      0              2153  RISE       1
I__39/O                                           ClkMux                    309              2461  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_3_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[3]                              top                         0              4865   +INF  RISE       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_0_preio/PADOUT(result[0])
Path End         : result[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_0_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[0]                              top                         0              4865   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[3]
Path End         : result_obuf_3_preio/DOUT0(result[3])
Capture Clock    : result_obuf_3_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4518
---------------------------------------   ---- 
End-of-path arrival time (ps)             4518
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[3]                                  top                            0                 0   +INF  RISE       1
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_3_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__74/I                               Odrv4                          0              1053   +INF  FALL       1
I__74/O                               Odrv4                        372              1425   +INF  FALL       1
I__75/I                               Span4Mux_v                     0              1425   +INF  FALL       1
I__75/O                               Span4Mux_v                   372              1796   +INF  FALL       1
I__76/I                               LocalMux                       0              1796   +INF  FALL       1
I__76/O                               LocalMux                     309              2105   +INF  FALL       1
I__77/I                               InMux                          0              2105   +INF  FALL       1
I__77/O                               InMux                        217              2322   +INF  FALL       1
result_RNO_0_3_LC_1_7_0/in0           LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000    386              2708   +INF  FALL       1
I__105/I                              Odrv4                          0              2708   +INF  FALL       1
I__105/O                              Odrv4                        372              3080   +INF  FALL       1
I__106/I                              LocalMux                       0              3080   +INF  FALL       1
I__106/O                              LocalMux                     309              3388   +INF  FALL       1
I__107/I                              InMux                          0              3388   +INF  FALL       1
I__107/O                              InMux                        217              3606   +INF  FALL       1
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000      0              3606   +INF  FALL       1
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000    386              3992   +INF  FALL       1
I__64/I                               LocalMux                       0              3992   +INF  FALL       1
I__64/O                               LocalMux                     309              4300   +INF  FALL       1
I__65/I                               IoInMux                        0              4300   +INF  FALL       1
I__65/O                               IoInMux                      217              4518   +INF  FALL       1
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101         0              4518   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__39/I                                           ClkMux                      0              2153  RISE       1
I__39/O                                           ClkMux                    309              2461  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[2]
Path End         : result_obuf_2_preio/DOUT0(result[2])
Capture Clock    : result_obuf_2_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4202
---------------------------------------   ---- 
End-of-path arrival time (ps)             4202
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[2]                                  top                            0                 0   +INF  RISE       1
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_2_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__118/I                              LocalMux                       0              1053   +INF  FALL       1
I__118/O                              LocalMux                     309              1361   +INF  FALL       1
I__120/I                              InMux                          0              1361   +INF  FALL       1
I__120/O                              InMux                        217              1579   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_6/in3         LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_6/lcout       LogicCell40_SEQ_MODE_0000    288              1866   +INF  FALL       1
I__122/I                              LocalMux                       0              1866   +INF  FALL       1
I__122/O                              LocalMux                     309              2175   +INF  FALL       1
I__123/I                              InMux                          0              2175   +INF  FALL       1
I__123/O                              InMux                        217              2392   +INF  FALL       1
result_RNO_1_2_LC_1_5_3/in1           LogicCell40_SEQ_MODE_0000      0              2392   +INF  FALL       1
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000    379              2771   +INF  FALL       1
I__58/I                               LocalMux                       0              2771   +INF  FALL       1
I__58/O                               LocalMux                     309              3080   +INF  FALL       1
I__59/I                               InMux                          0              3080   +INF  FALL       1
I__59/O                               InMux                        217              3297   +INF  FALL       1
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000      0              3297   +INF  FALL       1
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000    379              3676   +INF  FALL       1
I__56/I                               LocalMux                       0              3676   +INF  FALL       1
I__56/O                               LocalMux                     309              3985   +INF  FALL       1
I__57/I                               IoInMux                        0              3985   +INF  FALL       1
I__57/O                               IoInMux                      217              4202   +INF  FALL       1
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101         0              4202   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[1]
Path End         : result_obuf_1_preio/DOUT0(result[1])
Capture Clock    : result_obuf_1_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5037
---------------------------------------   ---- 
End-of-path arrival time (ps)             5037
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[1]                                  top                            0                 0   +INF  RISE       1
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_1_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__127/I                              Odrv4                          0              1053   +INF  FALL       1
I__127/O                              Odrv4                        372              1425   +INF  FALL       1
I__128/I                              Span4Mux_v                     0              1425   +INF  FALL       1
I__128/O                              Span4Mux_v                   372              1796   +INF  FALL       1
I__129/I                              LocalMux                       0              1796   +INF  FALL       1
I__129/O                              LocalMux                     309              2105   +INF  FALL       1
I__130/I                              InMux                          0              2105   +INF  FALL       1
I__130/O                              InMux                        217              2322   +INF  FALL       1
b_ibuf_RNIOC6R_1_LC_1_6_3/in1         LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
b_ibuf_RNIOC6R_1_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000    379              2701   +INF  FALL       1
I__141/I                              LocalMux                       0              2701   +INF  FALL       1
I__141/O                              LocalMux                     309              3010   +INF  FALL       1
I__142/I                              InMux                          0              3010   +INF  FALL       1
I__142/O                              InMux                        217              3227   +INF  FALL       1
result_RNO_1_1_LC_1_5_2/in1           LogicCell40_SEQ_MODE_0000      0              3227   +INF  FALL       1
result_RNO_1_1_LC_1_5_2/lcout         LogicCell40_SEQ_MODE_0000    379              3606   +INF  FALL       1
I__62/I                               LocalMux                       0              3606   +INF  FALL       1
I__62/O                               LocalMux                     309              3914   +INF  FALL       1
I__63/I                               InMux                          0              3914   +INF  FALL       1
I__63/O                               InMux                        217              4132   +INF  FALL       1
result_RNO_1_LC_1_5_5/in1             LogicCell40_SEQ_MODE_0000      0              4132   +INF  FALL       1
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000    379              4511   +INF  FALL       1
I__60/I                               LocalMux                       0              4511   +INF  FALL       1
I__60/O                               LocalMux                     309              4819   +INF  FALL       1
I__61/I                               IoInMux                        0              4819   +INF  FALL       1
I__61/O                               IoInMux                      217              5037   +INF  FALL       1
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101         0              5037   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[0]
Path End         : result_obuf_0_preio/DOUT0(result[0])
Capture Clock    : result_obuf_0_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4917
---------------------------------------   ---- 
End-of-path arrival time (ps)             4917
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[0]                                  top                            0                 0   +INF  RISE       1
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_0_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__47/I                               Odrv4                          0              1053   +INF  FALL       1
I__47/O                               Odrv4                        372              1425   +INF  FALL       1
I__48/I                               Span4Mux_v                     0              1425   +INF  FALL       1
I__48/O                               Span4Mux_v                   372              1796   +INF  FALL       1
I__49/I                               LocalMux                       0              1796   +INF  FALL       1
I__49/O                               LocalMux                     309              2105   +INF  FALL       1
I__50/I                               InMux                          0              2105   +INF  FALL       1
I__50/O                               InMux                        217              2322   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_1_6_0/in3         LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_1_6_0/lcout       LogicCell40_SEQ_MODE_0000    288              2610   +INF  FALL       1
I__53/I                               LocalMux                       0              2610   +INF  FALL       1
I__53/O                               LocalMux                     309              2918   +INF  FALL       1
I__54/I                               InMux                          0              2918   +INF  FALL       1
I__54/O                               InMux                        217              3136   +INF  FALL       1
I__55/I                               CascadeMux                     0              3136   +INF  FALL       1
I__55/O                               CascadeMux                     0              3136   +INF  FALL       1
result_RNO_1_0_LC_1_5_1/in2           LogicCell40_SEQ_MODE_0000      0              3136   +INF  FALL       1
result_RNO_1_0_LC_1_5_1/lcout         LogicCell40_SEQ_MODE_0000    351              3487   +INF  FALL       1
I__154/I                              LocalMux                       0              3487   +INF  FALL       1
I__154/O                              LocalMux                     309              3795   +INF  FALL       1
I__155/I                              InMux                          0              3795   +INF  FALL       1
I__155/O                              InMux                        217              4013   +INF  FALL       1
result_RNO_0_LC_1_6_2/in1             LogicCell40_SEQ_MODE_0000      0              4013   +INF  FALL       1
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000    379              4391   +INF  FALL       1
I__143/I                              LocalMux                       0              4391   +INF  FALL       1
I__143/O                              LocalMux                     309              4700   +INF  FALL       1
I__144/I                              IoInMux                        0              4700   +INF  FALL       1
I__144/O                              IoInMux                      217              4917   +INF  FALL       1
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101         0              4917   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_1_preio/PADOUT(result[1])
Path End         : result[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_1_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[1]                              top                         0              4865   +INF  RISE       1


++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_2_preio/PADOUT(result[2])
Path End         : result[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__38/I                                           ClkMux                      0              2153  RISE       1
I__38/O                                           ClkMux                    309              2461  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_2_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[2]                              top                         0              4865   +INF  RISE       1


++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_3_preio/PADOUT(result[3])
Path End         : result[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__39/I                                           ClkMux                      0              2153  RISE       1
I__39/O                                           ClkMux                    309              2461  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_3_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[3]                              top                         0              4865   +INF  RISE       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_0_preio/PADOUT(result[0])
Path End         : result[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               112
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1998  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1998  RISE       1
I__36/I                                           GlobalMux                   0              1998  RISE       1
I__36/O                                           GlobalMux                 154              2153  RISE       1
I__37/I                                           ClkMux                      0              2153  RISE       1
I__37/O                                           ClkMux                    309              2461  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
result_obuf_0_iopad/DIN                IO_PAD                      0              2574   +INF  RISE       1
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                   2292              4865   +INF  RISE       1
result[0]                              top                         0              4865   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

