

================================================================
== Vitis HLS Report for 'trVecAccum'
================================================================
* Date:           Sun Jun 23 03:33:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max  |   Type  |
    +---------+---------+----------+----------+------+--------+---------+
    |     1537|   328449|  7.685 us|  1.642 ms|  1538|  328450|       no|
    +---------+---------+----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+-----------+----------+-----+------+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+-----------+----------+-----+------+---------+
        |grp_trVecAccum_Pipeline_loop_1_fu_81  |trVecAccum_Pipeline_loop_1  |        2|     1279|  10.000 ns|  6.395 us|    2|  1279|       no|
        +--------------------------------------+----------------------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |     1536|   328448|  6 ~ 1283|          -|          -|   256|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|      57|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     2|      318|     354|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       88|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      406|     474|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |grp_trVecAccum_Pipeline_loop_1_fu_81  |trVecAccum_Pipeline_loop_1  |        0|   2|  318|  354|    0|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                                 |                            |        0|   2|  318|  354|    0|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9ns_3ns_16_4_1_U8  |mac_muladd_9ns_9ns_3ns_16_4_1  |  i0 * i0 + i1|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_121_p2   |         +|   0|  0|  16|           9|           1|
    |add_ln18_fu_136_p2   |         +|   0|  0|  24|          17|           9|
    |icmp_ln12_fu_115_p2  |      icmp|   0|  0|  17|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  57|          35|          20|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  31|          6|    1|          6|
    |i_fu_52     |   9|          2|    9|         18|
    |ii_fu_48    |   9|          2|   17|         34|
    |r_address0  |  14|          3|   16|         48|
    +------------+----+-----------+-----+-----------+
    |Total       |  63|         13|   43|        106|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   5|   0|    5|          0|
    |grp_trVecAccum_Pipeline_loop_1_fu_81_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_52                                            |   9|   0|    9|          0|
    |ii_fu_48                                           |  17|   0|   17|          0|
    |s_reg_222                                          |  32|   0|   32|          0|
    |trunc_ln12_1_reg_203                               |   8|   0|    8|          0|
    |trunc_ln12_reg_198                                 |  16|   0|   16|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |  88|   0|   88|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    trVecAccum|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    trVecAccum|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    trVecAccum|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    trVecAccum|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    trVecAccum|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    trVecAccum|  return value|
|a_address0  |  out|   16|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|r_address0  |  out|   16|   ap_memory|             r|         array|
|r_ce0       |  out|    1|   ap_memory|             r|         array|
|r_we0       |  out|    1|   ap_memory|             r|         array|
|r_d0        |  out|   32|   ap_memory|             r|         array|
|r_q0        |   in|   32|   ap_memory|             r|         array|
+------------+-----+-----+------------+--------------+--------------+

