Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  9 14:48:50 2018
| Host         : Happy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw6_wrapper_timing_summary_routed.rpt -pb hw6_wrapper_timing_summary_routed.pb -rpx hw6_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hw6_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.093        0.000                      0                 2377        0.055        0.000                      0                 2377        4.020        0.000                       0                  1069  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
bram_clk    {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         
matrix_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bram_clk            5.921        0.000                      0                  161        0.106        0.000                      0                  161        4.500        0.000                       0                   115  
clk_fpga_0          3.444        0.000                      0                 1438        0.055        0.000                      0                 1438        4.020        0.000                       0                   750  
matrix_clk          0.093        0.000                      0                  236        0.092        0.000                      0                  236        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    bram_clk            2.822        0.000                      0                  286        0.366        0.000                      0                  286  
bram_clk      clk_fpga_0          5.694        0.000                      0                   77        0.083        0.000                      0                   77  
matrix_clk    clk_fpga_0          5.380        0.000                      0                   77        0.079        0.000                      0                   77  
clk_fpga_0    matrix_clk          1.821        0.000                      0                  568        0.535        0.000                      0                  568  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         bram_clk                 1.002        0.000                      0                    2        5.982        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bram_clk
  To Clock:  bram_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 2.578ns (64.092%)  route 1.444ns (35.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.691     1.691    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/clk
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.145 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/DOADO[1]
                         net (fo=1, routed)           1.444     5.590    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/data_out[1]
    SLICE_X34Y88         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     5.714    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X34Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.477    11.477    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.114    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.079    11.635    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 2.578ns (65.656%)  route 1.349ns (34.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.691     1.691    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/clk
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.145 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/DOADO[3]
                         net (fo=1, routed)           1.349     5.494    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/data_out[3]
    SLICE_X34Y88         LUT5 (Prop_lut5_I1_O)        0.124     5.618 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     5.618    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X34Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.477    11.477    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.114    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X34Y88         FDRE (Setup_fdre_C_D)        0.077    11.633    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.766ns (22.706%)  route 2.608ns (77.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.033     3.396    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     4.623    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.747 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     5.219    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.014    11.490    
                         clock uncertainty           -0.035    11.454    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.249    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.766ns (22.706%)  route 2.608ns (77.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.033     3.396    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     4.623    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.747 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     5.219    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.014    11.490    
                         clock uncertainty           -0.035    11.454    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.249    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.766ns (22.706%)  route 2.608ns (77.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.033     3.396    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     4.623    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.747 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     5.219    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.014    11.490    
                         clock uncertainty           -0.035    11.454    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.249    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.766ns (22.706%)  route 2.608ns (77.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.033     3.396    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     4.623    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.747 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     5.219    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.014    11.490    
                         clock uncertainty           -0.035    11.454    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.249    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.766ns (22.706%)  route 2.608ns (77.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.033     3.396    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     4.623    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.747 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     5.219    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.014    11.490    
                         clock uncertainty           -0.035    11.454    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.249    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.766ns (22.706%)  route 2.608ns (77.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.033     3.396    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     4.623    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.747 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     5.219    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.014    11.490    
                         clock uncertainty           -0.035    11.454    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.249    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.766ns (22.706%)  route 2.608ns (77.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.033     3.396    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     4.623    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.747 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     5.219    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.014    11.490    
                         clock uncertainty           -0.035    11.454    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.249    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.766ns (22.706%)  route 2.608ns (77.294%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.033     3.396    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X32Y100        LUT4 (Prop_lut4_I1_O)        0.124     3.520 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     4.623    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.747 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     5.219    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.014    11.490    
                         clock uncertainty           -0.035    11.454    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.249    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  6.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.641     0.641    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[18]/Q
                         net (fo=1, routed)           0.054     0.836    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[18]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.881 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.881    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X34Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     0.775    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.323%)  route 0.287ns (60.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.556     0.556    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=2, routed)           0.127     0.823    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[1]
    SLICE_X32Y86         LUT3 (Prop_lut3_I1_O)        0.045     0.868 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i_i_8/O
                         net (fo=1, routed)           0.160     1.029    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/data_in[1]
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.865     0.865    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/clk
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.614    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.910    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.584%)  route 0.170ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.556     0.556    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=2, routed)           0.170     0.873    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/address[7]
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.865     0.865    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/clk
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.614    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.744    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.641     0.641    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[19]/Q
                         net (fo=1, routed)           0.089     0.871    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[19]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.916 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.916    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X34Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     0.775    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.522%)  route 0.222ns (57.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.556     0.556    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=2, routed)           0.222     0.941    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/address[1]
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.865     0.865    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/clk
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.614    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.797    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.557     0.557    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[13]/Q
                         net (fo=1, routed)           0.113     0.811    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[13]
    SLICE_X34Y92         LUT4 (Prop_lut4_I3_O)        0.045     0.856 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.856    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X34Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.824     0.824    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.120     0.710    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.641     0.641    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[28]/Q
                         net (fo=1, routed)           0.050     0.855    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[28]
    SLICE_X35Y102        LUT4 (Prop_lut4_I3_O)        0.045     0.900 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.900    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X35Y102        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y102        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.092     0.746    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.263%)  route 0.341ns (64.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.556     0.556    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.154     0.850    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[0]
    SLICE_X33Y87         LUT3 (Prop_lut3_I1_O)        0.045     0.895 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i_i_9/O
                         net (fo=1, routed)           0.188     1.083    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/data_in[0]
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.865     0.865    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/clk
    RAMB18_X2Y34         RAMB18E1                                     r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.251     0.614    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.910    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.823%)  route 0.268ns (56.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.641     0.641    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDSE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDSE (Prop_fdse_C_Q)         0.164     0.805 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=5, routed)           0.268     1.073    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.118 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.118    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     0.826    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.120     0.941    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.825%)  route 0.124ns (37.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.556     0.556    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q
                         net (fo=2, routed)           0.124     0.843    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[3]
    SLICE_X34Y88         LUT5 (Prop_lut5_I0_O)        0.045     0.888 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.888    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X34Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.823     0.823    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.120     0.709    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bram_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hw6_i/bram_0/inst/s00_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg/CLKARDCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y100  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y101  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y99   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y101  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y100  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y100  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y99   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y89   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y89   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y100  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y96   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y88   hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.150ns (21.816%)  route 4.121ns (78.184%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.700     2.994    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     3.512 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.450     4.962    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X33Y99         LUT3 (Prop_lut3_I2_O)        0.150     5.112 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.607     5.719    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.332     6.051 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           1.435     7.486    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]
    SLICE_X30Y95         LUT2 (Prop_lut2_I1_O)        0.150     7.636 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.629     8.265    hw6_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.562    12.742    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.107    11.710    hw6_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 1.024ns (18.762%)  route 4.434ns (81.238%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.700     2.994    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          2.066     5.516    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.118     5.634 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=25, routed)          0.677     6.310    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.326     6.636 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.882     7.518    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.809     8.452    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X30Y107        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.698    12.877    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y107        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    12.328    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 1.024ns (18.762%)  route 4.434ns (81.238%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.700     2.994    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          2.066     5.516    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.118     5.634 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=25, routed)          0.677     6.310    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.326     6.636 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.882     7.518    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.809     8.452    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X30Y107        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.698    12.877    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y107        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    12.328    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 1.024ns (18.762%)  route 4.434ns (81.238%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.700     2.994    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          2.066     5.516    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.118     5.634 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=25, routed)          0.677     6.310    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.326     6.636 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.882     7.518    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.809     8.452    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X30Y107        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.698    12.877    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y107        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    12.328    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 0.946ns (17.043%)  route 4.605ns (82.957%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.697     2.991    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X29Y89         FDSE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDSE (Prop_fdse_C_Q)         0.456     3.447 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/Q
                         net (fo=6, routed)           0.739     4.186    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0_n_0
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.310 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.812     5.122    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.124     5.246 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           0.829     6.075    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.199 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           0.440     6.639    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.118     6.757 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           1.784     8.542    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X35Y95         FDSE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480    12.659    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X35Y95         FDSE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y95         FDSE (Setup_fdse_C_D)       -0.307    12.427    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 1.024ns (18.762%)  route 4.434ns (81.238%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.700     2.994    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          2.066     5.516    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.118     5.634 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=25, routed)          0.677     6.310    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.326     6.636 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.882     7.518    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.809     8.452    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X31Y107        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.698    12.877    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y107        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X31Y107        FDRE (Setup_fdre_C_R)       -0.429    12.423    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 0.946ns (17.338%)  route 4.510ns (82.662%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.697     2.991    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X29Y89         FDSE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDSE (Prop_fdse_C_Q)         0.456     3.447 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/Q
                         net (fo=6, routed)           0.739     4.186    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0_n_0
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.310 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.812     5.122    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.124     5.246 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           0.829     6.075    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.199 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           0.440     6.639    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.118     6.757 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           1.690     8.447    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X35Y95         FDSE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480    12.659    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X35Y95         FDSE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y95         FDSE (Setup_fdse_C_D)       -0.283    12.451    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 2.011ns (34.231%)  route 3.864ns (65.769%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.700     2.994    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     3.512 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.014     4.526    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y98         LUT2 (Prop_lut2_I1_O)        0.124     4.650 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.364     6.013    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y103        LUT6 (Prop_lut6_I3_O)        0.124     6.137 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=20, routed)          0.654     6.791    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.124     6.915 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.915    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.465 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.465    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.704 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.833     8.537    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X27Y103        LUT3 (Prop_lut3_I0_O)        0.332     8.869 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.869    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_0
    SLICE_X27Y103        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.695    12.874    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y103        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X27Y103        FDRE (Setup_fdre_C_D)        0.075    12.924    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.924    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 1.917ns (33.418%)  route 3.819ns (66.582%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.700     2.994    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.003     4.515    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y93         LUT2 (Prop_lut2_I0_O)        0.124     4.639 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          1.850     6.489    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.613 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.613    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.145 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.458 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[3]
                         net (fo=1, routed)           0.966     8.424    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[7][3]
    SLICE_X27Y85         LUT3 (Prop_lut3_I0_O)        0.306     8.730 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.730    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0_n_0
    SLICE_X27Y85         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.516    12.695    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y85         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X27Y85         FDRE (Setup_fdre_C_D)        0.031    12.801    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 1.148ns (19.978%)  route 4.598ns (80.022%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.700     2.994    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          2.066     5.516    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.118     5.634 f  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=25, routed)          0.677     6.310    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.326     6.636 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           1.051     7.688    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X28Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.812 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_1/O
                         net (fo=3, routed)           0.805     8.616    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/incr_next_pending
    SLICE_X27Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.740 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     8.740    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]
    SLICE_X27Y106        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.695    12.874    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X27Y106        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.129    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X27Y106        FDRE (Setup_fdre_C_D)        0.029    12.878    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.659     0.995    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.246    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y100        SRL16E                                       r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.931     1.297    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.559     0.895    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.056     1.091    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y98         SRLC32E                                      r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     1.192    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.025    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.832%)  route 0.164ns (56.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.656     0.992    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.164     1.284    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.845     1.211    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.018     1.194    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.500%)  route 0.169ns (54.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.557     0.893    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.169     1.202    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y91         SRLC32E                                      r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.824     1.190    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.571     0.907    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.148    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y89         SRLC32E                                      r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.841     1.207    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.050    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.659     0.995    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.182    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X30Y100        SRL16E                                       r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.931     1.297    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.070    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.656     0.992    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.203     1.336    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X27Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.381 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.381    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X27Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.844     1.210    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y97         FDRE (Hold_fdre_C_D)         0.092     1.267    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hw6_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.552     0.888    hw6_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y82         FDRE                                         r  hw6_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  hw6_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.095    hw6_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.045     1.140 r  hw6_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.140    hw6_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X34Y82         FDRE                                         r  hw6_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.817     1.183    hw6_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  hw6_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.282     0.901    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.121     1.022    hw6_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.571     0.907    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.103    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.841     1.207    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.300     0.907    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.078     0.985    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.100    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y99         SRL16E                                       r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.845     1.211    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     0.981    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y82    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y96    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y88    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y88    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y83    hw6_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  matrix_clk
  To Clock:  matrix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.919ns  (logic 4.197ns (42.315%)  route 5.722ns (57.685%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.592    10.266    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X45Y100        LUT6 (Prop_lut6_I2_O)        0.373    10.639 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[30]_i_3/O
                         net (fo=1, routed)           0.399    11.038    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out__176[30]
    SLICE_X47Y101        LUT6 (Prop_lut6_I3_O)        0.124    11.162 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.284    11.446    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[30]_i_2_n_0
    SLICE_X45Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    11.570    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X45Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.653    11.653    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.014    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X45Y101        FDRE (Setup_fdre_C_D)        0.031    11.663    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.929ns  (logic 4.197ns (42.270%)  route 5.732ns (57.730%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.672    10.346    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.373    10.719 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[17]_i_3/O
                         net (fo=1, routed)           0.300    11.019    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[17]_i_3_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.124    11.143 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.313    11.456    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[17]_i_2_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I2_O)        0.124    11.580 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    11.580    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X46Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.653    11.653    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.014    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)        0.081    11.713    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 4.197ns (42.639%)  route 5.646ns (57.361%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.758    10.432    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.373    10.805 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[21]_i_3/O
                         net (fo=1, routed)           0.280    11.084    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[21]_i_3_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I4_O)        0.124    11.208 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.162    11.370    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[21]_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I2_O)        0.124    11.494 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    11.494    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X44Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.653    11.653    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.014    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)        0.029    11.661    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 4.197ns (42.651%)  route 5.643ns (57.349%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.612    10.286    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X39Y100        LUT6 (Prop_lut6_I2_O)        0.373    10.659 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[29]_i_3/O
                         net (fo=1, routed)           0.151    10.810    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out__176[29]
    SLICE_X39Y100        LUT6 (Prop_lut6_I3_O)        0.124    10.934 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.433    11.367    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[29]_i_2_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I2_O)        0.124    11.491 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    11.491    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X39Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.654    11.654    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.014    11.668    
                         clock uncertainty           -0.035    11.633    
    SLICE_X39Y100        FDRE (Setup_fdre_C_D)        0.029    11.662    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 4.197ns (42.763%)  route 5.618ns (57.237%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.587    10.260    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.373    10.633 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[28]_i_3/O
                         net (fo=1, routed)           0.151    10.785    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out__176[28]
    SLICE_X41Y100        LUT6 (Prop_lut6_I3_O)        0.124    10.909 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.433    11.342    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[28]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.124    11.466 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    11.466    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X41Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.654    11.654    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.014    11.668    
                         clock uncertainty           -0.035    11.633    
    SLICE_X41Y100        FDRE (Setup_fdre_C_D)        0.029    11.662    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 4.197ns (42.812%)  route 5.606ns (57.188%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.718    10.392    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X44Y102        LUT6 (Prop_lut6_I1_O)        0.373    10.765 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[19]_i_3/O
                         net (fo=1, routed)           0.280    11.045    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[19]_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I4_O)        0.124    11.169 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.162    11.330    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[19]_i_2_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    11.454    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X44Y102        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.653    11.653    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y102        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.014    11.667    
                         clock uncertainty           -0.035    11.632    
    SLICE_X44Y102        FDRE (Setup_fdre_C_D)        0.029    11.661    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 4.197ns (42.714%)  route 5.629ns (57.286%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.568    10.242    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X38Y101        LUT6 (Prop_lut6_I2_O)        0.373    10.615 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[27]_i_3/O
                         net (fo=1, routed)           0.162    10.777    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out__176[27]
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.901 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[27]_i_2/O
                         net (fo=1, routed)           0.452    11.353    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[27]_i_2_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I2_O)        0.124    11.477 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    11.477    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X38Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.654    11.654    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.014    11.668    
                         clock uncertainty           -0.035    11.633    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.077    11.710    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 4.610ns (47.651%)  route 5.064ns (52.349%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.652     1.652    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=42, routed)          1.041     3.149    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/Q[4]
    SLICE_X39Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.273 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.567     3.840    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.964    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_7_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.497 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.497    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__0/i___0_carry__0_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.716 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__0/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.761     5.478    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__0/i___0_carry__1_n_7
    SLICE_X42Y96         LUT4 (Prop_lut4_I3_O)        0.295     5.773 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.446     6.219    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.343 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.592     6.935    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_3_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.059 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.059    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.609 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__0/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.609    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__0/i___60_carry__0_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.943 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__0/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.793     8.736    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/C[12]
    SLICE_X40Y97         LUT2 (Prop_lut2_I0_O)        0.303     9.039 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[15]_i_10/O
                         net (fo=1, routed)           0.000     9.039    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[15]_i_10_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.571 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.571    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[15]_i_5_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.842 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[16]_i_9/CO[0]
                         net (fo=1, routed)           0.446    10.288    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/data0[16]
    SLICE_X39Y99         LUT6 (Prop_lut6_I4_O)        0.373    10.661 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata[16]_i_7/O
                         net (fo=1, routed)           0.263    10.924    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg1_reg[8]_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.124    11.048 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.154    11.202    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[16]_i_3_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124    11.326 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    11.326    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X39Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480    11.480    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.148    11.628    
                         clock uncertainty           -0.035    11.593    
    SLICE_X39Y99         FDRE (Setup_fdre_C_D)        0.029    11.622    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 4.197ns (43.366%)  route 5.481ns (56.634%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.587    10.261    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I1_O)        0.373    10.634 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[22]_i_3/O
                         net (fo=1, routed)           0.282    10.916    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[22]_i_3_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.040 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.165    11.205    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[22]_i_2_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I2_O)        0.124    11.329 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    11.329    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X46Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.479    11.479    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.114    11.593    
                         clock uncertainty           -0.035    11.558    
    SLICE_X46Y99         FDRE (Setup_fdre_C_D)        0.077    11.635    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 4.197ns (43.514%)  route 5.448ns (56.486%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=36, routed)          1.273     3.380    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg2_reg[31][8]
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.504 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.829     4.334    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___0_carry__0_i_1__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.730 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.730    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.949 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.680     5.629    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___0_carry__1_n_7
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.295     5.924 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1/O
                         net (fo=2, routed)           0.503     6.427    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_11__1_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1/O
                         net (fo=2, routed)           0.453     7.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_2__1_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.128 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     7.128    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i___60_carry__0_i_6__1_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__0_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.708     8.568    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out1_inferred__2/i___60_carry__1_n_6
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.303     8.871 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     8.871    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/i__carry__2_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.403 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.403    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/d_out0_inferred__4/i__carry__2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.674 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4/CO[0]
                         net (fo=16, routed)          0.417    10.091    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata_reg[31]_i_4_n_3
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.373    10.464 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[18]_i_3/O
                         net (fo=1, routed)           0.151    10.615    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[18]_i_3_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    10.739 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.433    11.172    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[18]_i_2_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.124    11.296 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    11.296    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X43Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480    11.480    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.147    11.627    
                         clock uncertainty           -0.035    11.592    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)        0.029    11.621    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  0.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.991%)  route 0.179ns (49.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.638     0.638    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[18]/Q
                         net (fo=1, routed)           0.179     0.958    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg4_reg[31][18]
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.003 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.003    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X43Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.825     0.825    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.091     0.911    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.235%)  route 0.173ns (42.765%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.638     0.638    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=1, routed)           0.117     0.896    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/Q[21]
    SLICE_X46Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.941 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.056     0.997    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[22]_i_2_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.042 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.042    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X46Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.825     0.825    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     0.940    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.639     0.639    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[27]/Q
                         net (fo=1, routed)           0.056     0.836    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg5_reg[31][27]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.881 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.881    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X38Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.911     0.911    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.259     0.652    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.120     0.772    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.723%)  route 0.196ns (51.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.641     0.641    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDSE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.141     0.782 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=6, routed)           0.196     0.978    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.023 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.023    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr[4]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     0.826    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     0.913    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.864%)  route 0.348ns (60.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.557     0.557    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.293     0.990    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg0_reg[31][24]
    SLICE_X42Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.035 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.056     1.091    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[31]_i_2_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.136 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.136    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X42Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.911     0.911    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.120     1.026    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.595%)  route 0.197ns (51.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.641     0.641    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDSE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.141     0.782 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=6, routed)           0.197     0.979    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.024 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.024    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     0.826    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     0.912    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.270%)  route 0.409ns (68.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.556     0.556    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[17]/Q
                         net (fo=1, routed)           0.409     1.106    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg5_reg[31][17]
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.151 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.151    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X46Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.911     0.911    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.121     1.027    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.254ns (44.074%)  route 0.322ns (55.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.557     0.557    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.187     0.908    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/Q[28]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.953 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.135     1.088    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[29]_i_2_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.133 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.133    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X39Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.911     0.911    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.091     0.997    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.162%)  route 0.392ns (67.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.557     0.557    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[13]/Q
                         net (fo=1, routed)           0.392     1.090    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg4_reg[31][13]
    SLICE_X40Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.135 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.135    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X40Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.911     0.911    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.092     0.998    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.555     0.555    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=1, routed)           0.087     0.783    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/slv_reg5_reg[31][0]
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.045     0.828 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix_i/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.828    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X38Y90         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.823     0.823    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y90         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.255     0.568    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.120     0.688    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         matrix_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hw6_i/matrix_0/inst/s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y91   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y98   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y100  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_wready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y95   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y101  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y101  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y94   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y94   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y94   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y94   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y98   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y96   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y96   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y98   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y98   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y98   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y98   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y99   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y99   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y91   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg4_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  bram_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.706ns (31.720%)  route 3.672ns (68.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     7.813    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.937 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     8.409    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.154    11.436    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.231    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.706ns (31.720%)  route 3.672ns (68.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     7.813    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.937 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     8.409    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.154    11.436    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.231    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.706ns (31.720%)  route 3.672ns (68.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     7.813    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.937 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     8.409    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.154    11.436    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.231    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.706ns (31.720%)  route 3.672ns (68.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     7.813    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.937 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     8.409    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.154    11.436    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.231    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.706ns (31.720%)  route 3.672ns (68.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     7.813    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.937 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     8.409    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.154    11.436    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.231    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.706ns (31.720%)  route 3.672ns (68.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     7.813    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.937 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     8.409    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.154    11.436    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.231    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.706ns (31.720%)  route 3.672ns (68.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     7.813    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.937 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     8.409    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.154    11.436    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.231    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.706ns (31.720%)  route 3.672ns (68.280%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.102     7.813    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.937 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.472     8.409    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.476    11.476    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.154    11.436    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    11.231    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.706ns (31.711%)  route 3.674ns (68.289%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.056     7.767    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.891 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.519     8.411    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X33Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    11.478    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.154    11.438    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.205    11.233    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (bram_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.706ns (31.711%)  route 3.674ns (68.289%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.225     5.590    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.714 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.873     6.587    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.711 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=10, routed)          1.056     7.767    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.891 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.519     8.411    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X33Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    11.478    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.154    11.438    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.205    11.233    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  2.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.301%)  route 0.449ns (70.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=4, routed)           0.449     1.502    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_awaddr[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.547 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.547    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1_n_0
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.120     1.181    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg/D
                            (rising edge-triggered cell FDSE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.231ns (33.786%)  route 0.453ns (66.214%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/Q
                         net (fo=6, routed)           0.196     1.250    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_0[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.295 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[0]_INST_0/O
                         net (fo=2, routed)           0.257     1.551    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_bready
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.596 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.000     1.596    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_i_1_n_0
    SLICE_X32Y100        FDSE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDSE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X32Y100        FDSE (Hold_fdse_C_D)         0.120     1.181    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.231ns (30.129%)  route 0.536ns (69.871%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/Q
                         net (fo=6, routed)           0.196     1.250    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_0[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.295 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[0]_INST_0/O
                         net (fo=2, routed)           0.340     1.634    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_bready
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.679 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.679    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.121     1.182    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.351ns (47.089%)  route 0.394ns (52.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.614     0.950    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      0.351     1.301 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=7, routed)           0.394     1.696    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wdata[31]
    SLICE_X35Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.078     1.139    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.351ns (47.085%)  route 0.394ns (52.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.614     0.950    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      0.351     1.301 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=7, routed)           0.394     1.696    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wdata[30]
    SLICE_X35Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.076     1.137    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.532%)  route 0.337ns (64.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=4, routed)           0.337     1.391    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_araddr[1]
    SLICE_X32Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.436 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.436    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.825     0.825    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y96         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.234     0.591    
                         clock uncertainty            0.154     0.745    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.121     0.866    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.351ns (45.342%)  route 0.423ns (54.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.614     0.950    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      0.351     1.301 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=7, routed)           0.423     1.725    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X34Y102        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.063     1.124    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.351ns (45.857%)  route 0.414ns (54.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.614     0.950    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      0.351     1.301 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=7, routed)           0.414     1.716    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wdata[26]
    SLICE_X35Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.047     1.108    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.351ns (45.827%)  route 0.415ns (54.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.614     0.950    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      0.351     1.301 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=7, routed)           0.415     1.716    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wdata[18]
    SLICE_X35Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.047     1.108    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             bram_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.351ns (43.796%)  route 0.450ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.614     0.950    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      0.351     1.301 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=7, routed)           0.450     1.752    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_wdata[23]
    SLICE_X35Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.078     1.139    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/slv_reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
From Clock:  bram_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.923ns (23.333%)  route 3.033ns (76.667%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.478     2.323 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           0.968     3.291    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X33Y100        LUT6 (Prop_lut6_I4_O)        0.295     3.586 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           1.435     5.022    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]
    SLICE_X30Y95         LUT2 (Prop_lut2_I1_O)        0.150     5.172 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.629     5.801    hw6_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.562    12.742    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.014    12.756    
                         clock uncertainty           -0.154    12.601    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.107    11.494    hw6_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.642ns (12.617%)  route 4.446ns (87.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.648     1.648    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     2.166 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           3.406     5.572    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X34Y89         LUT6 (Prop_lut6_I2_O)        0.124     5.696 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           1.040     6.736    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X32Y93         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.479    12.658    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y93         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.148    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)       -0.045    12.607    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.890ns (18.693%)  route 3.871ns (81.307%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.092     3.455    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[0]
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.579 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=2, routed)           1.334     4.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.037 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=4, routed)           1.445     6.482    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.606 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     6.606    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.526    12.705    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.014    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.029    12.594    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.264ns (24.956%)  route 3.801ns (75.044%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.773     3.136    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.260 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.281     4.541    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.150     4.691 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.818     5.509    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.348     5.857 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.929     6.786    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X32Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.910 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     6.910    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.654    12.833    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.166    12.999    
                         clock uncertainty           -0.154    12.845    
    SLICE_X32Y102        FDRE (Setup_fdre_C_D)        0.077    12.922    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 1.264ns (25.005%)  route 3.791ns (74.995%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.773     3.136    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.260 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.281     4.541    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.150     4.691 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.818     5.509    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.348     5.857 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.919     6.776    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     6.900    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.654    12.833    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.166    12.999    
                         clock uncertainty           -0.154    12.845    
    SLICE_X32Y102        FDRE (Setup_fdre_C_D)        0.081    12.926    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.890ns (19.012%)  route 3.791ns (80.988%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.092     3.455    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[0]
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.579 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=2, routed)           1.334     4.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=4, routed)           1.365     6.402    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.526 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000     6.526    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.526    12.705    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.014    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.596    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.890ns (19.377%)  route 3.703ns (80.623%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     2.363 f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.092     3.455    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[0]
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.579 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=2, routed)           1.334     4.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.037 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=4, routed)           1.277     6.314    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.438 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     6.438    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.526    12.705    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.014    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.596    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.642ns (13.602%)  route 4.078ns (86.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     2.169 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           2.924     5.093    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[13]
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.124     5.217 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=2, routed)           1.154     6.371    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X33Y91         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    12.657    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.114    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)       -0.058    12.559    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.580ns (13.170%)  route 3.824ns (86.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y102        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456     2.301 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           2.588     4.889    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[28]
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.013 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           1.236     6.249    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X35Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.481    12.660    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.014    12.674    
                         clock uncertainty           -0.154    12.520    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)       -0.062    12.458    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.642ns (13.955%)  route 3.958ns (86.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     2.169 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           2.884     5.053    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[14]
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.177 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           1.074     6.251    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X33Y91         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    12.657    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.114    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)       -0.047    12.570    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.467ns (24.267%)  route 1.457ns (75.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.474     1.474    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y86         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.367     1.841 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           1.457     3.298    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[2]
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.100     3.398 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           0.000     3.398    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X34Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.650     2.944    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/C
                         clock pessimism             -0.114     2.830    
                         clock uncertainty            0.154     2.984    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.331     3.315    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.026%)  route 0.792ns (80.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.641     0.641    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y102        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.792     1.574    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[26]
    SLICE_X34Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.619 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000     1.619    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     1.192    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.005     1.187    
                         clock uncertainty            0.154     1.341    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.462    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.540%)  route 0.766ns (80.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.639     0.639    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.766     1.546    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[16]
    SLICE_X37Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.591 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=2, routed)           0.000     1.591    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X37Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.825     1.191    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.091     1.431    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.518ns (25.896%)  route 1.482ns (74.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.475     1.475    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.418     1.893 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           1.482     3.375    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[4]
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.100     3.475 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.000     3.475    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X34Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.650     2.944    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
                         clock pessimism             -0.114     2.830    
                         clock uncertainty            0.154     2.984    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.331     3.315    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.280%)  route 0.773ns (78.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.641     0.641    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.773     1.578    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[17]
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.623 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=2, routed)           0.000     1.623    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     1.192    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism             -0.005     1.187    
                         clock uncertainty            0.154     1.341    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.120     1.461    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.276ns (31.741%)  route 0.594ns (68.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.558     0.558    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           0.304     1.003    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_rvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.048 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_3/O
                         net (fo=1, routed)           0.197     1.244    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.289 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_2/O
                         net (fo=2, routed)           0.093     1.382    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.427 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.427    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.825     1.191    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                         clock pessimism             -0.251     0.940    
                         clock uncertainty            0.154     1.094    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.092     1.186    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.838%)  route 0.668ns (76.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.557     0.557    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.320     1.041    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[10]
    SLICE_X35Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.086 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.347     1.433    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X35Y90         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.824     1.190    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism             -0.234     0.956    
                         clock uncertainty            0.154     1.110    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.070     1.180    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.477%)  route 0.645ns (75.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.557     0.557    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.333     1.054    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[9]
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.099 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.312     1.411    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X33Y91         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.824     1.190    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism             -0.234     0.956    
                         clock uncertainty            0.154     1.110    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.047     1.157    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.518ns (24.651%)  route 1.583ns (75.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478     1.478    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.418     1.896 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           1.583     3.479    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[12]
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.100     3.579 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.000     3.579    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X34Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.650     2.944    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
                         clock pessimism             -0.114     2.830    
                         clock uncertainty            0.154     2.984    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.333     3.317    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.833%)  route 0.857ns (82.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.639     0.639    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y101        FDRE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.427     1.207    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[24]
    SLICE_X37Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.252 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=2, routed)           0.430     1.682    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X37Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.825     1.191    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
                         clock pessimism             -0.005     1.186    
                         clock uncertainty            0.154     1.340    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.072     1.412    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  matrix_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.868ns (20.328%)  route 3.402ns (79.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.419     2.264 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           1.337     3.601    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I3_O)        0.299     3.900 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           1.435     5.336    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]
    SLICE_X30Y95         LUT2 (Prop_lut2_I1_O)        0.150     5.486 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.629     6.115    hw6_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.562    12.742    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.014    12.756    
                         clock uncertainty           -0.154    12.601    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.107    11.494    hw6_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 1.202ns (22.869%)  route 4.054ns (77.131%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     2.301 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           1.026     3.327    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[1]
    SLICE_X32Y98         LUT5 (Prop_lut5_I0_O)        0.124     3.451 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.281     4.732    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.150     4.882 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.818     5.700    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.929     6.977    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X32Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     7.101    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.654    12.833    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.166    12.999    
                         clock uncertainty           -0.154    12.845    
    SLICE_X32Y102        FDRE (Setup_fdre_C_D)        0.077    12.922    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.202ns (22.912%)  route 4.044ns (77.088%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     2.301 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           1.026     3.327    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[1]
    SLICE_X32Y98         LUT5 (Prop_lut5_I0_O)        0.124     3.451 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.281     4.732    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.150     4.882 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.818     5.700    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.348     6.048 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.919     6.967    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     7.091    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.654    12.833    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.166    12.999    
                         clock uncertainty           -0.154    12.845    
    SLICE_X32Y102        FDRE (Setup_fdre_C_D)        0.081    12.926    hw6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.828ns (17.416%)  route 3.926ns (82.584%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           1.147     3.448    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.572 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=2, routed)           1.334     4.906    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.030 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=4, routed)           1.445     6.475    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.599 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     6.599    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.526    12.705    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.014    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.029    12.594    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.828ns (17.714%)  route 3.846ns (82.286%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     2.301 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           1.147     3.448    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.572 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=2, routed)           1.334     4.906    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.030 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=4, routed)           1.365     6.395    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000     6.519    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.526    12.705    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.014    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.596    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.828ns (18.054%)  route 3.758ns (81.946%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           1.147     3.448    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_awready[1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.572 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=2, routed)           1.334     4.906    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4_n_0
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.030 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2/O
                         net (fo=4, routed)           1.277     6.307    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.431 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     6.431    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.526    12.705    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X31Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.014    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.596    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.828ns (17.998%)  route 3.773ns (82.002%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     2.301 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           1.026     3.327    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[1]
    SLICE_X32Y98         LUT5 (Prop_lut5_I0_O)        0.124     3.451 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.451     4.902    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.124     5.026 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=4, routed)           1.295     6.322    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.446 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     6.446    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.526    12.705    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y98         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.014    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.077    12.642    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.966ns (21.776%)  route 3.470ns (78.224%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.845     1.845    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.419     2.264 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=5, routed)           1.145     3.409    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.299     3.708 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_no_arbiter.m_grant_hot_i[0]_i_6/O
                         net (fo=1, routed)           1.103     4.812    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X31Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.936 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=2, routed)           1.221     6.157    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/splitter_aw/m_ready_d0[1]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.281 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     6.281    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.526    12.705    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.014    12.719    
                         clock uncertainty           -0.154    12.565    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.081    12.646    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.642ns (14.294%)  route 3.849ns (85.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.651     1.651    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y91         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.518     2.169 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           2.809     4.978    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[39]
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.102 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           1.040     6.142    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X32Y93         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.479    12.658    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y93         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.114    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X32Y93         FDRE (Setup_fdre_C_D)       -0.045    12.573    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.642ns (14.461%)  route 3.797ns (85.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.653     1.653    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.518     2.171 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           2.980     5.151    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[44]
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.275 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.817     6.092    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X35Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    12.657    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism              0.114    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)       -0.093    12.524    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  6.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.467ns (25.179%)  route 1.388ns (74.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480     1.480    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.367     1.847 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           1.388     3.234    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[47]
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.100     3.334 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.000     3.334    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X33Y93         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.652     2.946    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism             -0.114     2.832    
                         clock uncertainty            0.154     2.986    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.270     3.256    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.467ns (25.824%)  route 1.341ns (74.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.654     1.654    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.367     2.021 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           1.341     3.363    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[45]
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.100     3.463 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=2, routed)           0.000     3.463    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X33Y93         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.652     2.946    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                         clock pessimism             -0.014     2.932    
                         clock uncertainty            0.154     3.086    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.269     3.355    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.355    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.467ns (24.776%)  route 1.418ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.477     1.477    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y89         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.367     1.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           1.418     3.262    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[33]
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.100     3.362 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.000     3.362    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X35Y88         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.649     2.943    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism             -0.114     2.829    
                         clock uncertainty            0.154     2.983    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.270     3.253    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.467ns (24.603%)  route 1.431ns (75.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.477     1.477    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y89         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.367     1.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           1.431     3.275    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[37]
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.100     3.375 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=2, routed)           0.000     3.375    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X35Y88         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.649     2.943    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
                         clock pessimism             -0.114     2.829    
                         clock uncertainty            0.154     2.983    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.271     3.254    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.467ns (25.039%)  route 1.398ns (74.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480     1.480    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.367     1.847 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           1.398     3.245    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[48]
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.100     3.345 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=2, routed)           0.000     3.345    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X37Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.653     2.947    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                         clock pessimism             -0.148     2.799    
                         clock uncertainty            0.154     2.953    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.269     3.222    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.518ns (26.260%)  route 1.455ns (73.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.477     1.477    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y90         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.418     1.895 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           1.455     3.349    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[34]
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.100     3.449 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           0.000     3.449    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X34Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.650     2.944    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y89         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/C
                         clock pessimism             -0.114     2.830    
                         clock uncertainty            0.154     2.984    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.331     3.315    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.606%)  route 0.758ns (78.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.639     0.639    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.758     1.561    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[49]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.606 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=2, routed)           0.000     1.606    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     1.192    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism             -0.005     1.187    
                         clock uncertainty            0.154     1.341    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.120     1.461    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.042%)  route 0.791ns (80.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.639     0.639    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y102        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.791     1.571    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[51]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.616 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=2, routed)           0.000     1.616    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     1.192    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                         clock pessimism             -0.005     1.187    
                         clock uncertainty            0.154     1.341    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.462    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.255%)  route 0.774ns (78.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.639     0.639    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.774     1.577    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[58]
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.622 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000     1.622    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     1.192    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y99         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.005     1.187    
                         clock uncertainty            0.154     1.341    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.462    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - matrix_clk rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.667ns (34.791%)  route 1.250ns (65.209%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480     1.480    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.367     1.847 f  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           0.550     2.396    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_rvalid[1]
    SLICE_X33Y96         LUT5 (Prop_lut5_I1_O)        0.100     2.496 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_3/O
                         net (fo=1, routed)           0.473     2.969    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I1_O)        0.100     3.069 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_2/O
                         net (fo=2, routed)           0.228     3.297    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.100     3.397 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     3.397    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_i_1_n_0
    SLICE_X33Y94         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.652     2.946    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                         clock pessimism             -0.148     2.798    
                         clock uncertainty            0.154     2.952    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.270     3.222    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  matrix_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 1.938ns (30.371%)  route 4.443ns (69.629%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.032     7.876    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.203 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           1.209     9.412    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X44Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    11.478    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.154    11.438    
    SLICE_X44Y96         FDRE (Setup_fdre_C_CE)      -0.205    11.233    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.938ns (31.123%)  route 4.289ns (68.877%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.081     7.925    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.327     8.252 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           1.006     9.258    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X34Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480    11.480    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.154    11.440    
    SLICE_X34Y96         FDRE (Setup_fdre_C_CE)      -0.169    11.271    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.938ns (31.123%)  route 4.289ns (68.877%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.081     7.925    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.327     8.252 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           1.006     9.258    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X34Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.480    11.480    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.154    11.440    
    SLICE_X34Y96         FDRE (Setup_fdre_C_CE)      -0.169    11.271    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.938ns (31.482%)  route 4.218ns (68.518%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.032     7.876    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.203 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.984     9.187    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.477    11.477    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y93         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.114    11.591    
                         clock uncertainty           -0.154    11.437    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.205    11.232    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 1.938ns (32.000%)  route 4.118ns (68.000%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.081     7.925    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.327     8.252 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.836     9.087    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.479    11.479    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y95         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.114    11.593    
                         clock uncertainty           -0.154    11.439    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    11.234    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.938ns (32.047%)  route 4.109ns (67.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.032     7.876    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.203 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.876     9.078    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X48Y97         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    11.478    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.154    11.438    
    SLICE_X48Y97         FDRE (Setup_fdre_C_CE)      -0.205    11.233    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.938ns (31.911%)  route 4.135ns (68.089%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.032     7.876    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.203 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.901     9.104    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    11.478    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.154    11.438    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    11.269    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.938ns (31.911%)  route 4.135ns (68.089%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.032     7.876    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.203 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.901     9.104    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.478    11.478    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.154    11.438    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    11.269    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.938ns (31.925%)  route 4.132ns (68.075%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.032     7.876    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.203 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.899     9.101    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.479    11.479    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y96         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                         clock pessimism              0.114    11.593    
                         clock uncertainty           -0.154    11.439    
    SLICE_X42Y96         FDRE (Setup_fdre_C_CE)      -0.169    11.270    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (matrix_clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.938ns (32.444%)  route 4.035ns (67.556%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.737     3.031    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.438     5.803    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.927 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.764     6.691    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.153     6.844 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=20, routed)          1.013     7.857    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.327     8.184 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.820     9.004    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.479    11.479    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                         clock pessimism              0.114    11.593    
                         clock uncertainty           -0.154    11.439    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.234    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  2.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.023%)  route 0.588ns (75.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=4, routed)           0.588     1.642    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_awaddr[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.687 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.687    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1_n_0
    SLICE_X33Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.091     1.152    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.254ns (29.606%)  route 0.604ns (70.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.576     0.912    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y96         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           0.413     1.488    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.533 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.191     1.725    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.770    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.092     1.153    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/D
                            (rising edge-triggered cell FDSE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.254ns (29.572%)  route 0.605ns (70.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.576     0.912    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y96         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     1.076 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           0.413     1.488    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.533 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.192     1.726    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.000     1.771    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_i_1_n_0
    SLICE_X33Y100        FDSE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDSE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X33Y100        FDSE (Hold_fdse_C_D)         0.091     1.152    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.786%)  route 0.399ns (68.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=2, routed)           0.399     1.453    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_araddr[2]
    SLICE_X33Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.498 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.498    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr[4]_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     0.826    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                         clock pessimism             -0.234     0.592    
                         clock uncertainty            0.154     0.746    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     0.838    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.333%)  route 0.408ns (68.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=4, routed)           0.408     1.461    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_awaddr[1]
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.506 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.506    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     0.826    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.234     0.592    
                         clock uncertainty            0.154     0.746    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     0.837    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.351ns (41.034%)  route 0.504ns (58.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.614     0.950    hw6_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      0.351     1.301 r  hw6_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=7, routed)           0.504     1.806    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X41Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.911     0.911    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism             -0.005     0.906    
                         clock uncertainty            0.154     1.060    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.070     1.130    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.254ns (27.549%)  route 0.668ns (72.451%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.576     0.912    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y96         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           0.413     1.488    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.533 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           0.255     1.789    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.834 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_i_2/O
                         net (fo=1, routed)           0.000     1.834    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready0
    SLICE_X33Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.912     0.912    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y101        FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg/C
                         clock pessimism             -0.005     0.907    
                         clock uncertainty            0.154     1.061    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.092     1.153    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.276%)  route 0.428ns (69.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=4, routed)           0.428     1.482    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_araddr[0]
    SLICE_X33Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.527 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.527    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr[2]_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     0.826    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.234     0.592    
                         clock uncertainty            0.154     0.746    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     0.838    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.316%)  route 0.428ns (69.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.577     0.913    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y97         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=4, routed)           0.428     1.481    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_araddr[1]
    SLICE_X33Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.526 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.526    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     0.826    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.234     0.592    
                         clock uncertainty            0.154     0.746    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.091     0.837    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by matrix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             matrix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (matrix_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.231ns (36.957%)  route 0.394ns (63.043%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.558     0.894    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=39, routed)          0.286     1.321    hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.366 f  hw6_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[1]_INST_0/O
                         net (fo=1, routed)           0.108     1.474    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_rready
    SLICE_X33Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.519 r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.519    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock matrix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.826     0.826    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism             -0.251     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     0.821    hw6_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.698    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  bram_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.982ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/CLR
                            (recovery check against rising-edge clock bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (bram_clk fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.642ns (30.691%)  route 1.450ns (69.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 6.477 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.647     2.941    hw6_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.823     4.282    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/rst_n
    SLICE_X32Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.406 f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.627     5.033    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2_n_0
    SLICE_X33Y89         FDCE                                         f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.477     6.477    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk
    SLICE_X33Y89         FDCE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.114     6.591    
                         clock uncertainty           -0.154     6.437    
    SLICE_X33Y89         FDCE (Recov_fdce_C_CLR)     -0.402     6.035    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/CLR
                            (recovery check against rising-edge clock bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (bram_clk fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.642ns (30.691%)  route 1.450ns (69.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 6.477 - 5.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.647     2.941    hw6_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.823     4.282    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/rst_n
    SLICE_X32Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.406 f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.627     5.033    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2_n_0
    SLICE_X33Y89         FDCE                                         f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        1.477     6.477    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk
    SLICE_X33Y89         FDCE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.114     6.591    
                         clock uncertainty           -0.154     6.437    
    SLICE_X33Y89         FDCE (Recov_fdce_C_CLR)     -0.402     6.035    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  1.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.982ns  (arrival time - required time)
  Source:                 hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/CLR
                            (removal check against rising-edge clock bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (bram_clk fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.875%)  route 0.541ns (72.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 5.823 - 5.000 ) 
    Source Clock Delay      (SCD):    0.890ns = ( 10.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.554    10.890    hw6_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    11.054 r  hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.329    11.383    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/rst_n
    SLICE_X32Y89         LUT1 (Prop_lut1_I0_O)        0.045    11.428 f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.212    11.639    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2_n_0
    SLICE_X33Y89         FDCE                                         f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.823     5.823    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk
    SLICE_X33Y89         FDCE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.234     5.589    
                         clock uncertainty            0.154     5.743    
    SLICE_X33Y89         FDCE (Remov_fdce_C_CLR)     -0.085     5.658    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.658    
                         arrival time                          11.639    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.982ns  (arrival time - required time)
  Source:                 hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/CLR
                            (removal check against rising-edge clock bram_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (bram_clk fall@5.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.875%)  route 0.541ns (72.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 5.823 - 5.000 ) 
    Source Clock Delay      (SCD):    0.890ns = ( 10.890 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    hw6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.554    10.890    hw6_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164    11.054 r  hw6_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.329    11.383    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/rst_n
    SLICE_X32Y89         LUT1 (Prop_lut1_I0_O)        0.045    11.428 f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.212    11.639    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4[1]_i_2_n_0
    SLICE_X33Y89         FDCE                                         f  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  hw6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1069, routed)        0.823     5.823    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk
    SLICE_X33Y89         FDCE                                         r  hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.234     5.589    
                         clock uncertainty            0.154     5.743    
    SLICE_X33Y89         FDCE (Remov_fdce_C_CLR)     -0.085     5.658    hw6_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/clk_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.658    
                         arrival time                          11.639    
  -------------------------------------------------------------------
                         slack                                  5.982    





