Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto be435f2166544c0ca0340805e7f177e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test1_behav xil_defaultlib.test1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-851] illegal output port connection to seg_en [E:/vivado/code/CS202_Proj_CPU/CPU.srcs/sources_1/new/test1.v:102]
ERROR: [VRFC 10-851] illegal output port connection to seg_en [E:/vivado/code/CS202_Proj_CPU/CPU.srcs/sources_1/new/test1.v:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
