INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sim_1/new/Transmit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
