[{"DBLP title": "A MITE-Based Translinear FPAA.", "DBLP authors": ["Craig Schlottmann", "David N. Abramson", "Paul E. Hasler"], "year": 2012, "MAG papers": [{"PaperId": 2092521851, "PaperTitle": "a mite based translinear fpaa", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "texas instruments"]}], "source": "ES"}, {"DBLP title": "A High-Level Simulink-Based Tool for FPAA Configuration.", "DBLP authors": ["Craig Schlottmann", "Csaba Petre", "Paul E. Hasler"], "year": 2012, "MAG papers": [{"PaperId": 1977976273, "PaperTitle": "a high level simulink based tool for fpaa configuration", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": [null, "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache.", "DBLP authors": ["Hongbin Sun", "Chuanyin Liu", "Wei Xu", "Jizhong Zhao", "Nanning Zheng", "Tong Zhang"], "year": 2012, "MAG papers": [{"PaperId": 2021009421, "PaperTitle": "using magnetic ram to build low power and soft error resilient l1 cache", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["rensselaer polytechnic institute", "xi an jiaotong university", "xi an jiaotong university", "marvell technology group", "xi an jiaotong university", "xi an jiaotong university"]}], "source": "ES"}, {"DBLP title": "Postsilicon Tuning of Standby Supply Voltage in SRAMs to Reduce Yield Losses Due to Parametric Data-Retention Failures.", "DBLP authors": ["Afshin Nourivand", "Asim J. Al-Khalili", "Yvon Savaria"], "year": 2012, "MAG papers": [{"PaperId": 2009606643, "PaperTitle": "postsilicon tuning of standby supply voltage in srams to reduce yield losses due to parametric data retention failures", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["concordia university", "ecole normale superieure", "concordia university"]}], "source": "ES"}, {"DBLP title": "Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits.", "DBLP authors": ["Maurice Meijer", "Jos\u00e9 Pineda de Gyvez"], "year": 2012, "MAG papers": [{"PaperId": 2102986659, "PaperTitle": "body bias driven design strategy for area and performance efficient cmos circuits", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "FISH: Fast Instruction SyntHesis for Custom Processors.", "DBLP authors": ["Kubilay Atasu", "Wayne Luk", "Oskar Mencer", "Can C. \u00d6zturan", "G\u00fcnhan D\u00fcndar"], "year": 2012, "MAG papers": [{"PaperId": 2039979393, "PaperTitle": "fish fast instruction synthesis for custom processors", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["bogazici university", "ibm", "imperial college london", "imperial college london", "bogazici university"]}], "source": "ES"}, {"DBLP title": "Compact Expressions for Supply Noise Induced Period Jitter of Global Binary Clock Trees.", "DBLP authors": ["Jinwook Jang", "Olivier Franza", "Wayne Burleson"], "year": 2012, "MAG papers": [{"PaperId": 2007083443, "PaperTitle": "compact expressions for supply noise induced period jitter of global binary clock trees", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of massachusetts amherst", "intel", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency.", "DBLP authors": ["Kun-Hung Tsai", "Shen-Iuan Liu"], "year": 2012, "MAG papers": [{"PaperId": 2061664740, "PaperTitle": "a 104 ghz phase locked loop using a vco at second pole frequency", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Worst-Case Estimation for Data-Dependent Timing Jitter and Amplitude Noise in High-Speed Differential Link.", "DBLP authors": ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "year": 2012, "MAG papers": [{"PaperId": 2092217175, "PaperTitle": "worst case estimation for data dependent timing jitter and amplitude noise in high speed differential link", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california los angeles", "university of california los angeles", "missouri university of science and technology", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Reliability Modeling and Management of Nanophotonic On-Chip Networks.", "DBLP authors": ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Eric Dudley", "Ke Meng", "Li Shang", "Alan Rolf Mickelson", "Russ Joseph", "Manish Vachharajani", "Brian Schwartz", "Yihe Sun"], "year": 2012, "MAG papers": [{"PaperId": 2022975927, "PaperTitle": "reliability modeling and management of nanophotonic on chip networks", "Year": 2012, "CitationCount": 55, "EstimatedCitation": 77, "Affiliations": ["university of colorado boulder", null, "university of colorado boulder", "tsinghua university", "university of colorado boulder", "university of colorado boulder", "northwestern university", "university of colorado boulder", "university of colorado boulder", "tsinghua university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time.", "DBLP authors": ["Hassan Salmani", "Mohammad Tehranipoor", "Jim Plusquellic"], "year": 2012, "MAG papers": [{"PaperId": 2001441503, "PaperTitle": "a novel technique for improving hardware trojan detection and reducing trojan activation time", "Year": 2012, "CitationCount": 126, "EstimatedCitation": 174, "Affiliations": ["university of connecticut", "university of new mexico", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores.", "DBLP authors": ["Geng-Ming Chiu", "James Chien-Mo Li"], "year": 2012, "MAG papers": [{"PaperId": 2030873248, "PaperTitle": "a secure test wrapper design against internal and boundary scan attacks for embedded cores", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": [null, "national taiwan university"]}], "source": "ES"}, {"DBLP title": "A 675 Mbps, 4 \u00d7 4 64-QAM K-Best MIMO Detector in 0.13 \u00b5m CMOS.", "DBLP authors": ["Mahdi Shabany", "P. Glenn Gulak"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Majority Logic Fault Detection With Difference-Set Codes for Memory Applications.", "DBLP authors": ["Shih-Fu Liu", "Pedro Reviriego", "Juan Antonio Maestro"], "year": 2012, "MAG papers": [{"PaperId": 2031113490, "PaperTitle": "efficient majority logic fault detection with difference set codes for memory applications", "Year": 2012, "CitationCount": 68, "EstimatedCitation": 111, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Impact of Random Dopant Fluctuations on the Timing Characteristics of Flip-Flops.", "DBLP authors": ["Faiz-ul Hassan", "Wim Vanderbauwhede", "Fernando Rodr\u00edguez Salazar"], "year": 2012, "MAG papers": [{"PaperId": 1999599395, "PaperTitle": "impact of random dopant fluctuations on the timing characteristics of flip flops", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of glasgow", "university of glasgow", "university of glasgow"]}], "source": "ES"}, {"DBLP title": "An Experimental Power-Lines Model for Digital ASICs Based on Transmission Lines.", "DBLP authors": ["M. Costagliola", "Davide De Caro", "Antonio Girardi", "Roberto Izzi", "Niccol\u00f2 Rinaldi", "M. Spirito", "P. Spirito"], "year": 2012, "MAG papers": [{"PaperId": 2004678882, "PaperTitle": "an experimental power lines model for digital asics based on transmission lines", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["numonyx", "university of naples federico ii", "university of naples federico ii", "university of naples federico ii", "delft university of technology", "numonyx", "university of naples federico ii"]}], "source": "ES"}, {"DBLP title": "Power-Aware High-Level Synthesis With Clock Skew Management.", "DBLP authors": ["Tung-Hua Yeh", "Sying-Jyan Wang"], "year": 2012, "MAG papers": [{"PaperId": 2057665013, "PaperTitle": "power aware high level synthesis with clock skew management", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chung hsing university", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "Resolution of Diagnosis Based on Transition Faults.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2012, "MAG papers": [{"PaperId": 1995955520, "PaperTitle": "resolution of diagnosis based on transition faults", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of iowa", "purdue university"]}], "source": "ES"}, {"DBLP title": "Robust Secure Scan Design Against Scan-Based Differential Cryptanalysis.", "DBLP authors": ["Youhua Shi", "Nozomu Togawa", "Masao Yanagisawa", "Tatsuo Ohtsuki"], "year": 2012, "MAG papers": [{"PaperId": 2068598243, "PaperTitle": "robust secure scan design against scan based differential cryptanalysis", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["waseda university", "waseda university", "waseda university", "waseda university"]}], "source": "ES"}, {"DBLP title": "A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM).", "DBLP authors": ["Jisu Kim", "Kyungho Ryu", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2012, "MAG papers": [{"PaperId": 1996356878, "PaperTitle": "a novel sensing circuit for deep submicron spin transfer torque mram stt mram", "Year": 2012, "CitationCount": 49, "EstimatedCitation": 68, "Affiliations": ["yonsei university", "qualcomm", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs.", "DBLP authors": ["Xiaoxia Wu", "Wei Zhao", "Mark Nakamoto", "Chandra Nimmagadda", "Durodami Lisk", "Sam Gu", "Riko Radojcic", "Matt Nowak", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 1996050875, "PaperTitle": "electrical characterization for intertier connections and timing analysis for 3 d ics", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm", "pennsylvania state university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "ORION 2.0: A Power-Area Simulator for Interconnection Networks.", "DBLP authors": ["Andrew B. Kahng", "Bin Li", "Li-Shiuan Peh", "Kambiz Samadi"], "year": 2012, "MAG papers": [{"PaperId": 2077505860, "PaperTitle": "orion 2 0 a power area simulator for interconnection networks", "Year": 2012, "CitationCount": 179, "EstimatedCitation": 235, "Affiliations": ["university of california san diego", "university of california san diego", "princeton university", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "UHF Receiver Front-End: Implementation and Analog Baseband Design Considerations.", "DBLP authors": ["Raghavendra Kulkarni", "Jusung Kim", "Hyung-Joon Jeon", "Jianhong Xiao", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2012, "MAG papers": [{"PaperId": 1972932950, "PaperTitle": "uhf receiver front end implementation and analog baseband design considerations", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["broadcom", "texas a m university", "texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "General Parameterized Thermal Modeling for High-Performance Microprocessor Design.", "DBLP authors": ["Thom Jefferson A. Eguia", "Sheldon X.-D. Tan", "Ruijing Shen", "Duo Li", "Eduardo H. Pacheco", "Murli Tirumala", "Lingli Wang"], "year": 2012, "MAG papers": [{"PaperId": 1969184516, "PaperTitle": "general parameterized thermal modeling for high performance microprocessor design", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["fudan university", "university of california riverside", "intel", "university of california riverside", "university of california riverside", "intel", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Analyzing Potential Throughput Improvement of Power- and Thermal-Constrained Multicore Processors by Exploiting DVFS and PCPG.", "DBLP authors": ["Jungseob Lee", "Nam Sung Kim"], "year": 2012, "MAG papers": [{"PaperId": 2023400509, "PaperTitle": "analyzing potential throughput improvement of power and thermal constrained multicore processors by exploiting dvfs and pcpg", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Testable Path Selection and Grouping for Faster Than At-Speed Testing.", "DBLP authors": ["Xiang Fu", "Huawei Li", "Xiaowei Li"], "year": 2012, "MAG papers": [{"PaperId": 2079042912, "PaperTitle": "testable path selection and grouping for faster than at speed testing", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Soft-Error-Resilient FPGAs Using Built-In 2-D Hamming Product Code.", "DBLP authors": ["Sang Phill Park", "Dongsoo Lee", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 2044586990, "PaperTitle": "soft error resilient fpgas using built in 2 d hamming product code", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "AdNoC: Runtime Adaptive Network-on-Chip Architecture.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "J\u00f6rg Henkel"], "year": 2012, "MAG papers": [{"PaperId": 2068999125, "PaperTitle": "adnoc runtime adaptive network on chip architecture", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip.", "DBLP authors": ["Phi-Hung Pham", "Jongsun Park", "Phuong Mau", "Chulwoo Kim"], "year": 2012, "MAG papers": [{"PaperId": 2134813889, "PaperTitle": "design and implementation of backtracking wave pipeline switch to support guaranteed throughput in network on chip", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["korea university", "korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master-Slave Flip-Flops.", "DBLP authors": ["Elio Consoli", "Gaetano Palumbo", "Melita Pennisi"], "year": 2012, "MAG papers": [{"PaperId": 1966288395, "PaperTitle": "reconsidering high speed design criteria for transmission gate based master slave flip flops", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of catania", "university of catania", "university of catania"]}], "source": "ES"}, {"DBLP title": "Rank Metric Decoder Architectures for Random Linear Network Coding With Error Control.", "DBLP authors": ["Ning Chen", "Zhiyuan Yan", "Maximilien Gadouleau", "Ying Wang", "Bruce W. Suter"], "year": 2012, "MAG papers": [{"PaperId": 2167163138, "PaperTitle": "rank metric decoder architectures for random linear network coding with error control", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["air force research laboratory", "qualcomm", "queen mary university of london", "lehigh university", null]}], "source": "ES"}, {"DBLP title": "Energy-Aware Video Encoding for Image Quality Improvement in Battery-Operated Surveillance Camera.", "DBLP authors": ["Younghoon Lee", "Jungsoo Kim", "Chong-Min Kyung"], "year": 2012, "MAG papers": [{"PaperId": 2061788293, "PaperTitle": "energy aware video encoding for image quality improvement in battery operated surveillance camera", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["kaist", null, "kaist"]}], "source": "ES"}, {"DBLP title": "Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design.", "DBLP authors": ["Jaydeep P. Kulkarni", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 2004965314, "PaperTitle": "ultralow voltage process variation tolerant schmitt trigger based sram design", "Year": 2012, "CitationCount": 71, "EstimatedCitation": 116, "Affiliations": ["purdue university", "intel"]}], "source": "ES"}, {"DBLP title": "Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits.", "DBLP authors": ["Hiroshi Fuketa", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"], "year": 2012, "MAG papers": [{"PaperId": 2141412618, "PaperTitle": "adaptive performance compensation with in situ timing error predictive sensors for subthreshold circuits", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 55, "Affiliations": ["osaka university", "osaka university", "osaka university", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Experimental Characterization and Analysis of an Asynchronous Approach for Reduction of Substrate Noise in Digital Circuitry.", "DBLP authors": ["Jim Le", "Christopher Hanken", "Martin Held", "Michael S. Hagedorn", "Kartikeya Mayaram", "Terri S. Fiez"], "year": 2012, "MAG papers": [{"PaperId": 2034077488, "PaperTitle": "experimental characterization and analysis of an asynchronous approach for reduction of substrate noise in digital circuitry", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["oregon state university", "oregon state university", "oregon state university", "oregon state university", "oregon state university", null]}], "source": "ES"}, {"DBLP title": "Accumulator Based 3-Weight Pattern Generation.", "DBLP authors": ["Antonis M. Paschalis", "Ioannis Voyiatzis", "Dimitris Gizopoulos"], "year": 2012, "MAG papers": [{"PaperId": 2044131476, "PaperTitle": "accumulator based 3 weight pattern generation", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, "national and kapodistrian university of athens", "university of piraeus"]}], "source": "ES"}, {"DBLP title": "Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme.", "DBLP authors": ["Yin-Tsung Hwang", "Jin-Fa Lin", "Ming-Hwa Sheu"], "year": 2012, "MAG papers": [{"PaperId": 2078992878, "PaperTitle": "low power pulse triggered flip flop design with conditional pulse enhancement scheme", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 90, "Affiliations": ["national yunlin university of science and technology", "chaoyang university of technology", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm.", "DBLP authors": ["Yu-Chi Tsao", "Ken Choi"], "year": 2012, "MAG papers": [{"PaperId": 1971655433, "PaperTitle": "area efficient parallel fir digital filter structures for symmetric convolutions based on fast fir algorithm", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 60, "Affiliations": ["illinois institute of technology", "illinois institute of technology"]}], "source": "ES"}, {"DBLP title": "Low-Power and Area-Efficient Carry Select Adder.", "DBLP authors": ["B. Ramkumar", "Harish M. Kittur"], "year": 2012, "MAG papers": [{"PaperId": 1971467632, "PaperTitle": "low power and area efficient carry select adder", "Year": 2012, "CitationCount": 201, "EstimatedCitation": 310, "Affiliations": ["vit university", "vit university"]}], "source": "ES"}, {"DBLP title": "A Low-Power Single-Phase Clock Multiband Flexible Divider.", "DBLP authors": ["Manthena Vamshi Krishna", "Manh Anh Do", "Chirn Chye Boon", "Kiat Seng Yeo"], "year": 2012, "MAG papers": [{"PaperId": 2078211411, "PaperTitle": "a low power single phase clock multiband flexible divider", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Design of a Tri-Modal Multi-Threshold CMOS Switch With Application to Data Retentive Power Gating.", "DBLP authors": ["Ehsan Pakbaznia", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 2025382543, "PaperTitle": "design of a tri modal multi threshold cmos switch with application to data retentive power gating", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG.", "DBLP authors": ["Chung-Yi Li", "Yuan-Ho Chen", "Tsin-Yuan Chang", "Lih-Yuan Deng", "Kiwing To"], "year": 2012, "MAG papers": [{"PaperId": 1976546042, "PaperTitle": "period extension and randomness enhancement using high throughput reseeding mixing prng", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 52, "Affiliations": ["national tsing hua university", "national tsing hua university", "university of memphis", null, "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application.", "DBLP authors": ["Jung-Won Han", "Kwisung Yoo", "Dongmyung Lee", "Kangyeob Park", "Wonseok Oh", "Sung Min Park"], "year": 2012, "MAG papers": [{"PaperId": 1969511170, "PaperTitle": "a low power gigabit cmos limiting amplifier using negative impedance compensation and its application", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["ewha womans university", null, "yonsei university", "yonsei university", "yonsei university", "ewha womans university"]}], "source": "ES"}, {"DBLP title": "A 3-5 GHz Current-Reuse gm-Boosted CG LNA for Ultrawideband in 130 nm CMOS.", "DBLP authors": ["Muhammad Khurram", "S. M. Rezaul Hasan"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Test Pattern Generation of Relaxed n-Detect Test Sets.", "DBLP authors": ["Stelios Neophytou", "Maria K. Michael"], "year": 2012, "MAG papers": [{"PaperId": 2116499908, "PaperTitle": "test pattern generation of relaxed n detect test sets", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of nicosia", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays.", "DBLP authors": ["Alodeep Sanyal", "Kunal P. Ganeshpure", "Sandip Kundu"], "year": 2012, "MAG papers": [{"PaperId": 2016676466, "PaperTitle": "test pattern generation for multiple aggressor crosstalk effects considering gate leakage loading in presence of gate delays", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "synopsys"]}], "source": "ES"}, {"DBLP title": "Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding.", "DBLP authors": ["Jos\u00e9 Luis N\u00fa\u00f1ez-Y\u00e1\u00f1ez", "Atukem Nabina", "Eddie Hung", "George Vafiadis"], "year": 2012, "MAG papers": [{"PaperId": 2095014960, "PaperTitle": "cogeneration of fast motion estimation processors and algorithms for advanced video coding", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of bristol", "university of british columbia", "university of bristol", "university of bristol"]}], "source": "ES"}, {"DBLP title": "Toeplitz Matrix Approach for Binary Field Multiplication Using Quadrinomials.", "DBLP authors": ["M. Anwar Hasan", "Ashkan Hosseinzadeh Namin", "Christophe N\u00e8gre"], "year": 2012, "MAG papers": [{"PaperId": 1985137218, "PaperTitle": "toeplitz matrix approach for binary field multiplication using quadrinomials", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of waterloo", "university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing.", "DBLP authors": ["Ke-Ren Dai", "Wen-Hao Liu", "Yih-Lang Li"], "year": 2012, "MAG papers": [{"PaperId": 2133560740, "PaperTitle": "nctu gr efficient simulated evolution based rerouting and congestion relaxed layer assignment on 3 d global routing", "Year": 2012, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems.", "DBLP authors": ["Jai-Ming Lin", "Zhi-Xiong Hung"], "year": 2012, "MAG papers": [{"PaperId": 2160301612, "PaperTitle": "skb tree a fixed outline driven representation for modern floorplanning problems", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "ECOS: Stable Matching Based Metal-Only ECO Synthesis.", "DBLP authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang"], "year": 2012, "MAG papers": [{"PaperId": 1991788119, "PaperTitle": "ecos stable matching based metal only eco synthesis", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national chiao tung university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "A Framework for Layout-Dependent STI Stress Analysis and Stress-Aware Circuit Optimization.", "DBLP authors": ["Jiying Xue", "Yangdong Deng", "Zuochang Ye", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "year": 2012, "MAG papers": [{"PaperId": 2143770383, "PaperTitle": "a framework for layout dependent sti stress analysis and stress aware circuit optimization", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs.", "DBLP authors": ["Koushik Chakraborty", "Sanghamitra Roy"], "year": 2012, "MAG papers": [{"PaperId": 2003730986, "PaperTitle": "stack aware threshold voltage assignment in 3 d multicore designs", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks.", "DBLP authors": ["Atanu Chattopadhyay", "Zeljko Zilic"], "year": 2012, "MAG papers": [{"PaperId": 2090213929, "PaperTitle": "flexible and reconfigurable mismatch tolerant serial clock distribution networks", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Raising FPGA Logic Density Through Synthesis-Inspired Architecture.", "DBLP authors": ["Jason Helge Anderson", "Qiang Wang", "Chirag Ravishankar"], "year": 2012, "MAG papers": [{"PaperId": 2095462161, "PaperTitle": "raising fpga logic density through synthesis inspired architecture", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of toronto", "university of waterloo", "huawei"]}], "source": "ES"}, {"DBLP title": "Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing.", "DBLP authors": ["Xuan Guan", "Yunsi Fei", "Hai Lin"], "year": 2012, "MAG papers": [{"PaperId": 1984448098, "PaperTitle": "hierarchical design of an application specific instruction set processor for high throughput and scalable fft processing", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 52, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 Split-Control, Fast Coarse Locking Digital DLL in 0.13 \u00b5 m CMOS.", "DBLP authors": ["Sebastian Hoyos", "Cheongyuen W. Tsang", "Johan P. Vanderhaegen", "Yun Chiu", "Yasutoshi Aibara", "Haideh Khorramabadi", "Borivoje Nikolic"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "High-Throughput Interpolator Architecture for Low-Complexity Chase Decoding of RS Codes.", "DBLP authors": ["Francisco Garcia-Herrero", "Mar\u00eda Jos\u00e9 Canet", "Javier Valls", "Pramod Kumar Meher"], "year": 2012, "MAG papers": [{"PaperId": 2170181037, "PaperTitle": "high throughput interpolator architecture for low complexity chase decoding of rs codes", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["multimedia university", "multimedia university", null, "multimedia university"]}], "source": "ES"}, {"DBLP title": "Enhancing Electromagnetic Analysis Using Magnitude Squared Incoherence.", "DBLP authors": ["Amine Dehbaoui", "Victor Lomn\u00e9", "Thomas Ordas", "Lionel Torres", "Michel Robert", "Philippe Maurine"], "year": 2012, "MAG papers": [{"PaperId": 2164847526, "PaperTitle": "enhancing electromagnetic analysis using magnitude squared incoherence", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "WiT: Optimal Wiring Topology for Electromigration Avoidance.", "DBLP authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Chih-Long Chang"], "year": 2012, "MAG papers": [{"PaperId": 1979787852, "PaperTitle": "wit optimal wiring topology for electromigration avoidance", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national chiao tung university", "national chiao tung university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures.", "DBLP authors": ["Insup Shin", "Seungwhun Paik", "Dongwan Shin", "Youngsoo Shin"], "year": 2012, "MAG papers": [{"PaperId": 2006645916, "PaperTitle": "hls dv a high level synthesis framework for dual vdd architectures", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["kaist", "kaist", "qualcomm", "kaist"]}], "source": "ES"}, {"DBLP title": "Sleep Mode Analysis and Optimization With Minimal-Sized Power Gating Switch for Ultra-Low ${V}_{\\rm dd}$ Operation.", "DBLP authors": ["Mingoo Seok", "Scott Hanson", "David T. Blaauw", "Dennis Sylvester"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Enhancing NBTI Recovery in SRAM Arrays Through Recovery Boosting.", "DBLP authors": ["Taniya Siddiqua", "Sudhanva Gurumurthi"], "year": 2012, "MAG papers": [{"PaperId": 2108957996, "PaperTitle": "enhancing nbti recovery in sram arrays through recovery boosting", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling.", "DBLP authors": ["Avesta Sasan", "Kiarash Amiri", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2012, "MAG papers": [{"PaperId": 2106484648, "PaperTitle": "variation trained drowsy cache vtd cache a history trained variation aware drowsy cache for fine grain voltage scaling", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Replicating Tag Entries for Reliability Enhancement in Cache Tag Arrays.", "DBLP authors": ["Shuai Wang", "Jie S. Hu", "Sotirios G. Ziavras"], "year": 2012, "MAG papers": [{"PaperId": 2047693419, "PaperTitle": "replicating tag entries for reliability enhancement in cache tag arrays", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["new jersey institute of technology", "new jersey institute of technology", "nanjing university"]}], "source": "ES"}, {"DBLP title": "A High Performance Video Transform Engine by Using Space-Time Scheduling Strategy.", "DBLP authors": ["Yuan-Ho Chen", "Tsin-Yuan Chang"], "year": 2012, "MAG papers": [{"PaperId": 1970556373, "PaperTitle": "a high performance video transform engine by using space time scheduling strategy", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Design of an Error Detection and Data Recovery Architecture for Motion Estimation Testing Applications.", "DBLP authors": ["Chang-Hsin Cheng", "Yu Liu", "Chun-Lung Hsu"], "year": 2012, "MAG papers": [{"PaperId": 2182885068, "PaperTitle": "design of an error detection and data recovery architecture for motion estimation testing applications", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}, {"PaperId": 2080230386, "PaperTitle": "design of an error detection and data recovery architecture for motion estimation testing applications", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national dong hwa university", "national dong hwa university", "national dong hwa university"]}], "source": "ES"}, {"DBLP title": "VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm.", "DBLP authors": ["Ta-Wen Kuan", "Jhing-Fa Wang", "Jia-Ching Wang", "Po-Chuan Lin", "Gaung-Hui Gu"], "year": 2012, "MAG papers": [{"PaperId": 2090324313, "PaperTitle": "vlsi design of an svm learning core on sequential minimal optimization algorithm", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["national central university", "national cheng kung university", null, "national cheng kung university", null]}], "source": "ES"}, {"DBLP title": "Loop Acceleration Exploration for ASIP Architecture.", "DBLP authors": ["Mame Maria Mbaye", "Normand B\u00e9langer", "Yvon Savaria", "Samuel Pierre"], "year": 2012, "MAG papers": [{"PaperId": 2108917009, "PaperTitle": "loop acceleration exploration for asip architecture", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ecole normale superieure", "ecole normale superieure", "ecole normale superieure", "ecole normale superieure"]}], "source": "ES"}, {"DBLP title": "VLSI Architecture of Arithmetic Coder Used in SPIHT.", "DBLP authors": ["Kai Liu", "Evgeniy Belyaev", "Jie Guo"], "year": 2012, "MAG papers": [{"PaperId": 2151795605, "PaperTitle": "vlsi architecture of arithmetic coder used in spiht", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["xidian university", "xidian university", null]}], "source": "ES"}, {"DBLP title": "TSV Redundancy: Architecture and Design Issues in 3-D IC.", "DBLP authors": ["Ang-Chih Hsieh", "TingTing Hwang"], "year": 2012, "MAG papers": [{"PaperId": 2151755625, "PaperTitle": "tsv redundancy architecture and design issues in 3 d ic", "Year": 2012, "CitationCount": 68, "EstimatedCitation": 111, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Physical-Defect Modeling and Optimization for Fault-Insertion Test.", "DBLP authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2012, "MAG papers": [{"PaperId": 2128663511, "PaperTitle": "physical defect modeling and optimization for fault insertion test", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["duke university", "duke university", "cisco systems inc", "cisco systems inc"]}], "source": "ES"}, {"DBLP title": "PVT Variation Tolerant Current Source With On-Chip Digital Self-Calibration.", "DBLP authors": ["Moo-young Kim", "Hokyu Lee", "Chulwoo Kim"], "year": 2012, "MAG papers": [{"PaperId": 2153619491, "PaperTitle": "pvt variation tolerant current source with on chip digital self calibration", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "Threshold Voltage Tuning for Faster Activation With Lower Noise in Tri-Mode MTCMOS Circuits.", "DBLP authors": ["Hailong Jiao", "Volkan Kursun"], "year": 2012, "MAG papers": [{"PaperId": 1991864297, "PaperTitle": "threshold voltage tuning for faster activation with lower noise in tri mode mtcmos circuits", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Embedded I/O PAD Circuit Design for OTP Memory Power-Switch Functionality.", "DBLP authors": ["Shao-Chang Huang", "Ke-Horng Chen", "Wei-Yao Lin", "Zon-Lon Lee", "Kun-Wei Chang", "Erica Hsu", "Wenson Lee", "Lin-Fwu Chen", "Chris Lu"], "year": 2012, "MAG papers": [{"PaperId": 2115351797, "PaperTitle": "embedded i o pad circuit design for otp memory power switch functionality", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "national chiao tung university", null, null, null, null, null, "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron.", "DBLP authors": ["Golnar Khodabandehloo", "Mitra Mirhassani", "Majid Ahmadi"], "year": 2012, "MAG papers": [{"PaperId": 2094621017, "PaperTitle": "analog implementation of a novel resistive type sigmoidal neuron", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of windsor", "university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "High-Speed Low-Power Viterbi Decoder Design for TCM Decoders.", "DBLP authors": ["Jinjin He", "Huaping Liu", "Zhongfeng Wang", "Xinming Huang", "Kai Zhang"], "year": 2012, "MAG papers": [{"PaperId": 2031422850, "PaperTitle": "high speed low power viterbi decoder design for tcm decoders", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 60, "Affiliations": [null, "oregon state university", null, "broadcom", "oregon state university"]}], "source": "ES"}, {"DBLP title": "All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector.", "DBLP authors": ["Junhui Gu", "Jianhui Wu", "Danhong Gu", "Meng Zhang", "Longxing Shi"], "year": 2012, "MAG papers": [{"PaperId": 1993588700, "PaperTitle": "all digital wide range precharge logic 50 duty cycle corrector", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["southeast university", "southeast university", "southeast university", "southeast university", "southeast university"]}], "source": "ES"}, {"DBLP title": "A Two-Channel Asynchronous SAR ADC With Metastable-Then-Set Algorithm.", "DBLP authors": ["Sang-Hyun Cho", "Chang-Kyo Lee", "Sang-Gug Lee", "Seung-Tak Ryu"], "year": 2012, "MAG papers": [{"PaperId": 2132597524, "PaperTitle": "a two channel asynchronous sar adc with metastable then set algorithm", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB).", "DBLP authors": ["Hassan Mostafa", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2012, "MAG papers": [{"PaperId": 2015710739, "PaperTitle": "on chip process variations compensation using an analog adaptive body bias a abb", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of waterloo", "american university in cairo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults.", "DBLP authors": ["Songjun Pan", "Yu Hu", "Xiaowei Li"], "year": 2012, "MAG papers": [{"PaperId": 2083842387, "PaperTitle": "ivf characterizing the vulnerability of microprocessor structures to intermittent faults", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null, null, "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations.", "DBLP authors": ["W. Paul Griffin", "Anand Raghunathan", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 2003105949, "PaperTitle": "clip circuit level ic protection through direct injection of process variations", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection.", "DBLP authors": ["Kentaroh Katoh", "Kazuteru Namba", "Hideo Ito"], "year": 2012, "MAG papers": [{"PaperId": 2145724740, "PaperTitle": "an on chip delay measurement technique using signature registers for small delay defect detection", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["chiba university", "chiba university", "tsuruoka national college of technology"]}], "source": "ES"}, {"DBLP title": "Design Exploration of Quadrature Methods in Option Pricing.", "DBLP authors": ["Anson H. T. Tse", "David B. Thomas", "Wayne Luk"], "year": 2012, "MAG papers": [{"PaperId": 2056166166, "PaperTitle": "design exploration of quadrature methods in option pricing", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates.", "DBLP authors": ["Miroslav Knezevic", "Kazuyuki Kobayashi", "Jun Ikegami", "Shin'ichiro Matsuo", "Akashi Satoh", "\u00dcnal Ko\u00e7abas", "Junfeng Fan", "Toshihiro Katashita", "Takeshi Sugawara", "Kazuo Sakiyama", "Ingrid Verbauwhede", "Kazuo Ohta", "Naofumi Homma", "Takafumi Aoki"], "year": 2012, "MAG papers": [{"PaperId": 2027467955, "PaperTitle": "fair and consistent hardware evaluation of fourteen round two sha 3 candidates", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 52, "Affiliations": [null, null, null, null, "katholieke universiteit leuven", "katholieke universiteit leuven", "tohoku university", "katholieke universiteit leuven", "katholieke universiteit leuven", "tohoku university", null, "tohoku university", null, null]}], "source": "ES"}, {"DBLP title": "A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security.", "DBLP authors": ["Chieh-Jen Cheng", "Chao-Ching Wang", "Wei-Chun Ku", "Tien-Fu Chen", "Jinn-Shyan Wang"], "year": 2012, "MAG papers": [{"PaperId": 2052194687, "PaperTitle": "a scalable high performance virus detection processor against a large pattern set for embedded network security", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national chung cheng university", "national chiao tung university", "national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Analysis and On-Chip Monitoring of Gate Oxide Breakdown in SRAM Cells.", "DBLP authors": ["Fahad Ahmed", "Linda Milor"], "year": 2012, "MAG papers": [{"PaperId": 2145752244, "PaperTitle": "analysis and on chip monitoring of gate oxide breakdown in sram cells", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Decentralized and Passive Model Order Reduction of Linear Networks With Massive Ports.", "DBLP authors": ["Boyuan Yan", "Sheldon X.-D. Tan", "Lingfei Zhou", "Jie Chen", "Ruijing Shen"], "year": 2012, "MAG papers": [{"PaperId": 2045937571, "PaperTitle": "decentralized and passive model order reduction of linear networks with massive ports", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california riverside", "western digital", "texas a m university", "city university of hong kong", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Single Cycle Access Structure for Logic Test.", "DBLP authors": ["Tobias Strauch"], "year": 2012, "MAG papers": [{"PaperId": 1991804702, "PaperTitle": "single cycle access structure for logic test", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Dynamic Supply and Threshold Voltage Scaling for CMOS Digital Circuits Using In-Situ Power Monitor.", "DBLP authors": ["Nandish Ashutosh Mehta", "Bharadwaj Amrutur"], "year": 2012, "MAG papers": [{"PaperId": 2128968556, "PaperTitle": "dynamic supply and threshold voltage scaling for cmos digital circuits using in situ power monitor", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "System-Wide Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Multitasking Systems.", "DBLP authors": ["Weixun Wang", "Prabhat Mishra"], "year": 2012, "MAG papers": [{"PaperId": 2001609213, "PaperTitle": "system wide leakage aware energy minimization using dynamic voltage scaling and cache reconfiguration in multitasking systems", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage.", "DBLP authors": ["Rahul Rithe", "Sharon Chou", "Jie Gu", "Alice Wang", "Satyendra Datla", "Gordon Gammie", "Dennis Buss", "Anantha Chandrakasan"], "year": 2012, "MAG papers": [{"PaperId": 2079677144, "PaperTitle": "the effect of random dopant fluctuations on logic timing at low voltage", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["texas instruments", "texas instruments", "maxlinear", "stanford university", "texas instruments", "massachusetts institute of technology", "texas instruments", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Variation-Aware Voltage Level Selection.", "DBLP authors": ["Saumya Chandra", "Anand Raghunathan", "Sujit Dey"], "year": 2012, "MAG papers": [{"PaperId": 2060012208, "PaperTitle": "variation aware voltage level selection", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["purdue university", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Sub \u00b5W Noise Reduction for CIC Hearing Aids.", "DBLP authors": ["Cheng-Wen Wei", "Sheng-Jie Su", "Tian-Sheuan Chang", "Shyh-Jye Jou"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "A 3-10 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System.", "DBLP authors": ["Tai-You Lu", "Wei-Zen Chen"], "year": 2012, "MAG papers": [{"PaperId": 2082557624, "PaperTitle": "a 3 10 ghz 14 bands cmos frequency synthesizer with spurs reduction for mb ofdm uwb system", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Sequential Searcher for Robust Symbol Synchronization in OFDM Systems.", "DBLP authors": ["Terng-Yin Hsu", "Shau-Yu Cheng"], "year": 2012, "MAG papers": [{"PaperId": 2116133163, "PaperTitle": "low complexity sequential searcher for robust symbol synchronization in ofdm systems", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "An Adaptive Equalizer With the Capacitance Multiplication for DisplayPort Main Link in 0.18-\u00b5m CMOS.", "DBLP authors": ["Won-Young Lee", "Lee-Sup Kim"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL.", "DBLP authors": ["Jaehyouk Choi", "Woonyun Kim", "Kyutae Lim"], "year": 2012, "MAG papers": [{"PaperId": 1966204301, "PaperTitle": "a spur suppression technique using an edge interpolator for a charge pump pll", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Low-Latency 600 MHz FIR With High-Overdrive Charge-Recovery Logic.", "DBLP authors": ["Jerry C. Kao", "Wei-Hsiang Ma", "Visvesh S. Sathe", "Marios C. Papaefthymiou"], "year": 2012, "MAG papers": [{"PaperId": 2028364018, "PaperTitle": "energy efficient low latency 600 mhz fir with high overdrive charge recovery logic", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation.", "DBLP authors": ["Wei-Chih Hsieh", "Wei Hwang"], "year": 2012, "MAG papers": [{"PaperId": 1973542229, "PaperTitle": "all digital linear voltage regulator for super to near threshold operation", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs.", "DBLP authors": ["Jianchao Lu", "Ying Teng", "Baris Taskin"], "year": 2012, "MAG papers": [{"PaperId": 2127588614, "PaperTitle": "a reconfigurable clock polarity assignment flow for clock gated designs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["drexel university", "drexel university", "drexel university"]}], "source": "ES"}, {"DBLP title": "Design Exploration of Hybrid CMOS and Memristor Circuit by New Modified Nodal Analysis.", "DBLP authors": ["Wei Fei", "Hao Yu", "Wei Zhang", "Kiat Seng Yeo"], "year": 2012, "MAG papers": [{"PaperId": 2129857517, "PaperTitle": "design exploration of hybrid cmos and memristor circuit by new modified nodal analysis", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 63, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Gradual Diagnostic Test Generation and Observation Point Insertion Based on the Structural Distance Between Indistinguished Fault Pairs.", "DBLP authors": ["Irith Pomeranz"], "year": 2012, "MAG papers": [{"PaperId": 2055589924, "PaperTitle": "gradual diagnostic test generation and observation point insertion based on the structural distance between indistinguished fault pairs", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Secure Multipliers Resilient to Strong Fault-Injection Attacks Using Multilinear Arithmetic Codes.", "DBLP authors": ["Zhen Wang", "Mark G. Karpovsky", "Ajay Joshi"], "year": 2012, "MAG papers": [{"PaperId": 2105150168, "PaperTitle": "secure multipliers resilient to strong fault injection attacks using multilinear arithmetic codes", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["boston university", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Scalable Hardware Trojan Diagnosis.", "DBLP authors": ["Sheng Wei", "Miodrag Potkonjak"], "year": 2012, "MAG papers": [{"PaperId": 2088380002, "PaperTitle": "scalable hardware trojan diagnosis", "Year": 2012, "CitationCount": 73, "EstimatedCitation": 101, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Parallel Architecture for Hierarchical Optical Flow Estimation Based on FPGA.", "DBLP authors": ["Francisco Barranco", "Matteo Tomasi", "Javier D\u00edaz", "Mauricio Vanegas", "Eduardo Ros"], "year": 2012, "MAG papers": [{"PaperId": 2047120166, "PaperTitle": "parallel architecture for hierarchical optical flow estimation based on fpga", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 56, "Affiliations": ["university of granada", "university of granada", "university of granada", "university of granada", "university of granada"]}], "source": "ES"}, {"DBLP title": "Pipelined Parallel FFT Architectures via Folding Transformation.", "DBLP authors": ["Manohar Ayinala", "Michael J. Brown", "Keshab K. Parhi"], "year": 2012, "MAG papers": [{"PaperId": 2097780146, "PaperTitle": "pipelined parallel fft architectures via folding transformation", "Year": 2012, "CitationCount": 90, "EstimatedCitation": 128, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "A Mobile 3-D Display Processor With A Bandwidth-Saving Subdivider.", "DBLP authors": ["Seok-Hoon Kim", "Sung-Eui Yoon", "Sang-Hye Chung", "Young-Jun Kim", "Hong-Yun Kim", "Kyusik Chung", "Lee-Sup Kim"], "year": 2012, "MAG papers": [{"PaperId": 2148992942, "PaperTitle": "a mobile 3 d display processor with a bandwidth saving subdivider", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems.", "DBLP authors": ["Duo Liu", "Yi Wang", "Zhiwei Qin", "Zili Shao", "Yong Guan"], "year": 2012, "MAG papers": [{"PaperId": 2042678864, "PaperTitle": "a space reuse strategy for flash translation layers in slc nand flash memory storage systems", "Year": 2012, "CitationCount": 41, "EstimatedCitation": 51, "Affiliations": [null, "capital normal university", null, null, null]}], "source": "ES"}, {"DBLP title": "Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches.", "DBLP authors": ["Alejandro Valero", "Julio Sahuquillo", "Vicente Lorente", "Salvador Petit", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2012, "MAG papers": [{"PaperId": 2090662896, "PaperTitle": "impact on performance and energy of the retention time and processor frequency in l1 macrocell based data caches", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Automating Data Analysis and Acquisition Setup in a Silicon Debug Environment.", "DBLP authors": ["Yu-Shen Yang", "Andreas G. Veneris", "Nicola Nicolici"], "year": 2012, "MAG papers": [{"PaperId": 2071658507, "PaperTitle": "automating data analysis and acquisition setup in a silicon debug environment", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["mcmaster university", "university of toronto", null]}], "source": "ES"}, {"DBLP title": "Optimization Techniques for the Synchronization of Concurrent Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty", "Ryan Sturmer", "Vamsee K. Pamula"], "year": 2012, "MAG papers": [{"PaperId": 2137272923, "PaperTitle": "optimization techniques for the synchronization of concurrent fluidic operations in pin constrained digital microfluidic biochips", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["duke university", "research triangle park", "research triangle park", "duke university"]}], "source": "ES"}, {"DBLP title": "Modeling of Energy Dissipation in RLC Current-Mode Signaling.", "DBLP authors": ["Sampo Tuuna", "Ethiopia Nigussie", "Jouni Isoaho", "Hannu Tenhunen"], "year": 2012, "MAG papers": [{"PaperId": 2105201798, "PaperTitle": "modeling of energy dissipation in rlc current mode signaling", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["information technology university", "information technology university", "information technology university", "information technology university"]}], "source": "ES"}, {"DBLP title": "Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes.", "DBLP authors": ["Ming Ming Wong", "M. L. Dennis Wong", "Asoke K. Nandi", "Ismat Hijazin"], "year": 2012, "MAG papers": [{"PaperId": 2148578019, "PaperTitle": "construction of optimum composite field architecture for compact high throughput aes s boxes", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["swinburne university of technology", "university of liverpool", "swinburne university of technology sarawak campus", "swinburne university of technology sarawak campus"]}], "source": "ES"}, {"DBLP title": "Multi-Pattern $n$-Detection Stuck-At Test Sets for Delay Defect Coverage.", "DBLP authors": ["Irith Pomeranz"], "year": 2012, "MAG papers": [{"PaperId": 2143024921, "PaperTitle": "multi pattern n detection stuck at test sets for delay defect coverage", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "A Low-Power Low-Cost Design of Primary Synchronization Signal Detection.", "DBLP authors": ["Chixiang Ma", "Hao Cao", "Ping Lin"], "year": 2012, "MAG papers": [{"PaperId": 2036099764, "PaperTitle": "a low power low cost design of primary synchronization signal detection", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["beijing university of technology", "beijing university of technology", "beijing university of technology"]}], "source": "ES"}, {"DBLP title": "A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control.", "DBLP authors": ["Yanqi Zheng", "Hua Chen", "Ka Nang Leung"], "year": 2012, "MAG papers": [{"PaperId": 2162350937, "PaperTitle": "a fast response pseudo pwm buck converter with pll based hysteresis control", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Power Management of MIMO Network Interfaces on Mobile Systems.", "DBLP authors": ["Hang Yu", "Lin Zhong", "Ashutosh Sabharwal"], "year": 2012, "MAG papers": [{"PaperId": 2128258646, "PaperTitle": "power management of mimo network interfaces on mobile systems", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Temperature-Aware Idle Time Distribution for Leakage Energy Optimization.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2012, "MAG papers": [{"PaperId": 2101966237, "PaperTitle": "temperature aware idle time distribution for leakage energy optimization", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["linkoping university", "linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs.", "DBLP authors": ["Chien-Yu Hsieh", "Ming-Long Fan", "Vita Pi-Ho Hu", "Pin Su", "Ching-Te Chuang"], "year": 2012, "MAG papers": [{"PaperId": 2101351916, "PaperTitle": "independently controlled gate finfet schmitt trigger sub threshold srams", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Nonrandom Device Mismatch Considerations in Nanoscale SRAM.", "DBLP authors": ["Randy W. Mann", "Terry B. Hook", "Phung T. Nguyen", "Benton H. Calhoun"], "year": 2012, "MAG papers": [{"PaperId": 2092277707, "PaperTitle": "nonrandom device mismatch considerations in nanoscale sram", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["ibm", "university of virginia", "ibm", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Nonlinear Multi-Error Correction Codes for Reliable MLC nand Flash Memories.", "DBLP authors": ["Zhen Wang", "Mark G. Karpovsky", "Ajay Joshi"], "year": 2012, "MAG papers": [{"PaperId": 1964884735, "PaperTitle": "nonlinear multi error correction codes for reliable mlc nand flash memories", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["boston university", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "High-Throughput Soft-Output MIMO Detector Based on Path-Preserving Trellis-Search Algorithm.", "DBLP authors": ["Yang Sun", "Joseph R. Cavallaro"], "year": 2012, "MAG papers": [{"PaperId": 2115611565, "PaperTitle": "high throughput soft output mimo detector based on path preserving trellis search algorithm", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Resource Efficient Implementation of Low Power MB-OFDM PHY Baseband Modem With Highly Parallel Architecture.", "DBLP authors": ["Seokjoong Hwang", "Youngsun Han", "Seon Wook Kim", "Jongsun Park", "Byung Gueon Min"], "year": 2012, "MAG papers": [{"PaperId": 2021704144, "PaperTitle": "resource efficient implementation of low power mb ofdm phy baseband modem with highly parallel architecture", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["korea university", "korea university", null, "korea university", null]}], "source": "ES"}, {"DBLP title": "Integrated Hardware Architecture for Efficient Computation of the $n$-Best Bio-Sequence Local Alignments in Embedded Platforms.", "DBLP authors": ["Nuno Sebasti\u00e3o", "Nuno Roma", "Paulo F. Flores"], "year": 2012, "MAG papers": [{"PaperId": 1991217739, "PaperTitle": "integrated hardware architecture for efficient computation of the n best bio sequence local alignments in embedded platforms", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["inesc id", "inesc id", "inesc id"]}], "source": "ES"}, {"DBLP title": "Hardware Implementation of Nakagami and Weibull Variate Generators.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2012, "MAG papers": [{"PaperId": 2038216172, "PaperTitle": "hardware implementation of nakagami and weibull variate generators", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["san diego state university", "university of alberta", null]}], "source": "ES"}, {"DBLP title": "A 65fJ/b Inter-Chip Inductive-Coupling Data Transceivers Using Charge-Recycling Technique for Low-Power Inter-Chip Communication in 3-D System Integration.", "DBLP authors": ["Kiichi Niitsu", "Shusuke Kawai", "Noriyuki Miura", "Hiroki Ishikuro", "Tadahiro Kuroda"], "year": 2012, "MAG papers": [{"PaperId": 2116041533, "PaperTitle": "a 65fj b inter chip inductive coupling data transceivers using charge recycling technique for low power inter chip communication in 3 d system integration", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["keio university", "keio university", "keio university", "keio university", "keio university"]}], "source": "ES"}, {"DBLP title": "Optimizing Floating Point Units in Hybrid FPGAs.", "DBLP authors": ["Chi Wai Yu", "Alastair M. Smith", "Wayne Luk", "Philip Heng Wai Leong", "Steven J. E. Wilton"], "year": 2012, "MAG papers": [{"PaperId": 2104606487, "PaperTitle": "optimizing floating point units in hybrid fpgas", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of british columbia", "imperial college london", "imperial college london", "imperial college london", "university of sydney"]}], "source": "ES"}, {"DBLP title": "Dual-Layer Adaptive Error Control for Network-on-Chip Links.", "DBLP authors": ["Qiaoyan Yu", "Paul Ampadu"], "year": 2012, "MAG papers": [{"PaperId": 2135968034, "PaperTitle": "dual layer adaptive error control for network on chip links", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Novel Interpolation and Polynomial Selection for Low-Complexity Chase Soft-Decision Reed-Solomon Decoding.", "DBLP authors": ["Xinmiao Zhang", "Yingquan Wu", "Jiangli Zhu", "Yu Zheng"], "year": 2012, "MAG papers": [{"PaperId": 2078185472, "PaperTitle": "novel interpolation and polynomial selection for low complexity chase soft decision reed solomon decoding", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["case western reserve university", "case western reserve university", "case western reserve university", null]}], "source": "ES"}, {"DBLP title": "A Multi-Resolution Fast Filter Bank for Spectrum Sensing in Military Radio Receivers.", "DBLP authors": ["Kavallur Gopi Smitha", "A. Prasad Vinod"], "year": 2012, "MAG papers": [{"PaperId": 1978462008, "PaperTitle": "a multi resolution fast filter bank for spectrum sensing in military radio receivers", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance.", "DBLP authors": ["Sohan Purohit", "Martin Margala"], "year": 2012, "MAG papers": [{"PaperId": 1983129754, "PaperTitle": "investigating the impact of logic and circuit implementation on full adder performance", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of massachusetts lowell", "university of massachusetts lowell"]}], "source": "ES"}, {"DBLP title": "Temperature Characteristics and Analysis of Monolithic Microwave CMOS Distributed Oscillators With ${G}_{m}$-Varied Gain Cells and Folded Coplanar Interconnects.", "DBLP authors": ["Kalyan Bhattacharyya", "Ted H. Szymanski"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "A Comparative Study of 20-Gb/s NRZ and Duobinary Signaling Using Statistical Analysis.", "DBLP authors": ["Kangmin Hu", "Larry Wu", "Patrick Yin Chiang"], "year": 2012, "MAG papers": [{"PaperId": 2135845527, "PaperTitle": "a comparative study of 20 gb s nrz and duobinary signaling using statistical analysis", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, "oregon state university", "oregon state university"]}], "source": "ES"}, {"DBLP title": "UDSM Trends Comparison: From Technology Roadmap to UltraSparc Niagara2.", "DBLP authors": ["Azzurra Pulimeno", "Mariagrazia Graziano", "Gianluca Piccinini"], "year": 2012, "MAG papers": [{"PaperId": 2032791864, "PaperTitle": "udsm trends comparison from technology roadmap to ultrasparc niagara2", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction.", "DBLP authors": ["Li Li", "Bo Yuan", "Zhongfeng Wang", "Jin Sha", "Hongbing Pan", "Weishan Zheng"], "year": 2012, "MAG papers": [{"PaperId": 2107747996, "PaperTitle": "unified architecture for reed solomon decoder combined with burst error correction", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["nanjing university", "nanjing university", "broadcom", "nanjing university", "nanjing university", "nanjing university"]}], "source": "ES"}, {"DBLP title": "Return Data Interleaving for Multi-Channel Embedded CMPs Systems.", "DBLP authors": ["Fei Hong", "Aviral Shrivastava", "Jongeun Lee"], "year": 2012, "MAG papers": [{"PaperId": 2123100368, "PaperTitle": "return data interleaving for multi channel embedded cmps systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["arizona state university", "ulsan national institute of science and technology", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A Highly-Integrated 3-8 GHz Ultra-Wideband RF Transmitter With Digital-Assisted Carrier Leakage Calibration and Automatic Transmit Power Control.", "DBLP authors": ["Horng-Yuan Shih", "Chih-Wei Wang"], "year": 2012, "MAG papers": [{"PaperId": 2011170126, "PaperTitle": "a highly integrated 3 8 ghz ultra wideband rf transmitter with digital assisted carrier leakage calibration and automatic transmit power control", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["tamkang university", null]}], "source": "ES"}, {"DBLP title": "A Highly-Digital VCO-Based Analog-to-Digital Converter Using Phase Interpolator and Digital Calibration.", "DBLP authors": ["Tae-Kwang Jang", "Jaewook Kim", "Young-Gyu Yoon", "SeongHwan Cho"], "year": 2012, "MAG papers": [{"PaperId": 2007740330, "PaperTitle": "a highly digital vco based analog to digital converter using phase interpolator and digital calibration", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Jitter Analysis of Polyphase Filter-Based Multiphase Clock in Frequency Multiplier.", "DBLP authors": ["Jee Khoi Yin", "Pak Kwong Chan"], "year": 2012, "MAG papers": [{"PaperId": 2011883403, "PaperTitle": "jitter analysis of polyphase filter based multiphase clock in frequency multiplier", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["nanyang technological university", "agency for science technology and research"]}], "source": "ES"}, {"DBLP title": "Fourier Series Approximation for Max Operation in Non-Gaussian and Quadratic Statistical Static Timing Analysis.", "DBLP authors": ["Lerong Cheng", "Fang Gong", "Wenyao Xu", "Jinjun Xiong", "Lei He", "Majid Sarrafzadeh"], "year": 2012, "MAG papers": [{"PaperId": 2040272297, "PaperTitle": "fourier series approximation for max operation in non gaussian and quadratic statistical static timing analysis", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ibm", "sandisk", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Exploiting Process Variability in Voltage/Frequency Control.", "DBLP authors": ["Sebastian Herbert", "Siddharth Garg", "Diana Marculescu"], "year": 2012, "MAG papers": [{"PaperId": 2064187704, "PaperTitle": "exploiting process variability in voltage frequency control", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": [null, "university of waterloo", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Design and Analysis of a Delay Sensor Applicable to Process/Environmental Variations and Aging Measurements.", "DBLP authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Saji George", "Dat Tran", "LeRoy Winemberg"], "year": 2012, "MAG papers": [{"PaperId": 2013936189, "PaperTitle": "design and analysis of a delay sensor applicable to process environmental variations and aging measurements", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["freescale semiconductor", "university of connecticut", "freescale semiconductor", "freescale semiconductor", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Resource-Efficient FPGA Architecture and Implementation of Hough Transform.", "DBLP authors": ["Zhong-Ho Chen", "Alvin Wen-Yu Su", "Ming-Ting Sun"], "year": 2012, "MAG papers": [{"PaperId": 2089434855, "PaperTitle": "resource efficient fpga architecture and implementation of hough transform", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["national cheng kung university", "university of washington", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Portable, Flexible, and Scalable Soft Vector Processors.", "DBLP authors": ["Peter Yiannacouras", "J. Gregory Steffan", "Jonathan Rose"], "year": 2012, "MAG papers": [{"PaperId": 2081286217, "PaperTitle": "portable flexible and scalable soft vector processors", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Ground Switching Load Modulation With Ground Isolation for Passive HF RFID Transponders.", "DBLP authors": ["Yunlei Li", "Jin Liu", "Hoi Lee"], "year": 2012, "MAG papers": [{"PaperId": 2019670572, "PaperTitle": "ground switching load modulation with ground isolation for passive hf rfid transponders", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of texas at dallas", "university of texas at dallas", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis.", "DBLP authors": ["Reza Azarderakhsh", "Arash Reyhani-Masoleh"], "year": 2012, "MAG papers": [{"PaperId": 2085540322, "PaperTitle": "efficient fpga implementations of point multiplication on binary edwards and generalized hessian curves using gaussian normal basis", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 70, "Affiliations": ["university of western ontario", "university of western ontario"]}], "source": "ES"}, {"DBLP title": "Mixed FBB/RBB: A Novel Low-Leakage Technique for FinFET Forced Stacks.", "DBLP authors": ["Davide Baccarin", "David Esseni", "Massimo Alioto"], "year": 2012, "MAG papers": [{"PaperId": 2053347943, "PaperTitle": "mixed fbb rbb a novel low leakage technique for finfet forced stacks", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of udine", "university of udine", null]}], "source": "ES"}, {"DBLP title": "Harvesting-Aware Power Management for Real-Time Systems With Renewable Energy.", "DBLP authors": ["Shaobo Liu", "Jun Lu", "Qing Wu", "Qinru Qiu"], "year": 2012, "MAG papers": [{"PaperId": 2062071239, "PaperTitle": "harvesting aware power management for real time systems with renewable energy", "Year": 2012, "CitationCount": 60, "EstimatedCitation": 85, "Affiliations": ["binghamton university", "binghamton university", "marvell technology group", "air force research laboratory"]}], "source": "ES"}, {"DBLP title": "Buried Silicon-Germanium pMOSFETs: Experimental Analysis in VLSI Logic Circuits Under Aggressive Voltage Scaling.", "DBLP authors": ["Felice Crupi", "Massimo Alioto", "Jacopo Franco", "Paolo Magnone", "Ben Kaczer", "Guido Groeseneken", "J\u00e9r\u00f4me Mitard", "Liesbeth Witters", "Thomas Y. Hoffmann"], "year": 2012, "MAG papers": [{"PaperId": 2090987773, "PaperTitle": "buried silicon germanium pmosfets experimental analysis in vlsi logic circuits under aggressive voltage scaling", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null, null, "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "UNISM: Unified Scheduling and Mapping for General Networks on Chip.", "DBLP authors": ["Ou He", "Sheqin Dong", "Wooyoung Jang", "Jinian Bian", "David Z. Pan"], "year": 2012, "MAG papers": [{"PaperId": 2068384573, "PaperTitle": "unism unified scheduling and mapping for general networks on chip", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 65, "Affiliations": ["tsinghua university", "university of texas at austin", "university of texas at austin", "university of texas at austin", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors.", "DBLP authors": ["Dar\u00edo Su\u00e1rez Gracia", "Giorgos Dimitrakopoulos", "Teresa Monreal Arnal", "Manolis Katevenis", "V\u00edctor Vi\u00f1als Y\u00fafera"], "year": 2012, "MAG papers": [{"PaperId": 1971627447, "PaperTitle": "lp nuca networks in cache for high performance low power embedded processors", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["polytechnic university of catalonia", null, null, null, "university of the west"]}], "source": "ES"}, {"DBLP title": "A 0.31-1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications.", "DBLP authors": ["Young-Jae Min", "Chan-Hui Jeong", "Kyu-Young Kim", "Won Ho Choi", "Jong-Pil Son", "Chulwoo Kim", "Soo-Won Kim"], "year": 2012, "MAG papers": [{"PaperId": 2003275364, "PaperTitle": "a 0 31 1 ghz fast corrected duty cycle corrector with successive approximation register for ddr dram applications", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["korea university", "korea university", "samsung", "korea university", "samsung", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "ZeROA: Zero Clock Skew Rotary Oscillatory Array.", "DBLP authors": ["Vinayak Honkote", "Baris Taskin"], "year": 2012, "MAG papers": [{"PaperId": 2056162523, "PaperTitle": "zeroa zero clock skew rotary oscillatory array", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["drexel university", "drexel university"]}], "source": "ES"}, {"DBLP title": "Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations.", "DBLP authors": ["Joonho Kong", "Yan Pan", "Serkan Ozdemir", "Anitha Mohan", "Gokhan Memik", "Sung Woo Chung"], "year": 2012, "MAG papers": [{"PaperId": 2056182065, "PaperTitle": "fine grain voltage tuned cache architecture for yield management under process variations", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["northwestern university", "korea university", "northwestern university", "northwestern university", "polytechnic university of catalonia", "korea university"]}], "source": "ES"}, {"DBLP title": "A Best-First Soft/Hard Decision Tree Searching MIMO Decoder for a 4 \u00d7 4 64-QAM System.", "DBLP authors": ["Chung-An Shen", "Ahmed M. Eltawil", "Khaled N. Salama", "Sudip Mondal"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection.", "DBLP authors": ["Supriya Aggarwal", "Pramod Kumar Meher", "Kavita Khare"], "year": 2012, "MAG papers": [{"PaperId": 2081735895, "PaperTitle": "area time efficient scaling free cordic using generalized micro rotation selection", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks.", "DBLP authors": ["Seyed Ebrahim Esmaeili", "Asim J. Al-Khalili", "Glenn E. R. Cowan"], "year": 2012, "MAG papers": [{"PaperId": 1993789287, "PaperTitle": "low swing differential conditional capturing flip flop for lc resonant clock distribution networks", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["concordia university", "concordia university", "concordia university"]}], "source": "ES"}, {"DBLP title": "Short Pulse Generation With On-Chip Pulse-Forming Lines.", "DBLP authors": ["Yongtao Geng", "Huan Zou", "Chaojiang Li", "Jiwei Sun", "Haibo Wang", "Pingshan Wang"], "year": 2012, "MAG papers": [{"PaperId": 1998477833, "PaperTitle": "short pulse generation with on chip pulse forming lines", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["clemson university", "clemson university", "clemson university", "clemson university", "ibm", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "A High-Precision On-Chip Path Delay Measurement Architecture.", "DBLP authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"], "year": 2012, "MAG papers": [{"PaperId": 2040052692, "PaperTitle": "a high precision on chip path delay measurement architecture", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods.", "DBLP authors": ["Amir Moradi", "Mario Kirschbaum", "Thomas Eisenbarth", "Christof Paar"], "year": 2012, "MAG papers": [{"PaperId": 2029191730, "PaperTitle": "masked dual rail precharge logic encounters state of the art power analysis methods", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["ruhr university bochum", "graz university of technology", "ruhr university bochum", "florida atlantic university"]}], "source": "ES"}, {"DBLP title": "Time-Domain CMOS Temperature Sensors With Dual Delay-Locked Loops for Microprocessor Thermal Monitoring.", "DBLP authors": ["Dongwan Ha", "Kyoungho Woo", "Scott Meninger", "Thucydides Xanthopoulos", "Ethan Crain", "Donhee Ham"], "year": 2012, "MAG papers": [{"PaperId": 2074293309, "PaperTitle": "time domain cmos temperature sensors with dual delay locked loops for microprocessor thermal monitoring", "Year": 2012, "CitationCount": 50, "EstimatedCitation": 77, "Affiliations": [null, "harvard university", "harvard university", null, null, "harvard university"]}], "source": "ES"}, {"DBLP title": "Phase Distortion to Amplitude Conversion-Based Low-Cost Measurement of AM-AM and AM-PM Effects in RF Power Amplifiers.", "DBLP authors": ["Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"], "year": 2012, "MAG papers": [{"PaperId": 1964659113, "PaperTitle": "phase distortion to amplitude conversion based low cost measurement of am am and am pm effects in rf power amplifiers", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Low Voltage All-Digital On-Chip Oscillator Using Relative Reference Modeling.", "DBLP authors": ["Chien-Ying Yu", "Jui-Yuan Yu", "Chen-Yi Lee"], "year": 2012, "MAG papers": [{"PaperId": 2011162681, "PaperTitle": "a low voltage all digital on chip oscillator using relative reference modeling", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint.", "DBLP authors": ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "year": 2012, "MAG papers": [{"PaperId": 2014515940, "PaperTitle": "integrated test architecture optimization and thermal aware test scheduling for 3 d socs under pre bond test pin count constraint", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["intel", "duke university", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Accurate Current Estimation for Interconnect Reliability Analysis.", "DBLP authors": ["Palkesh Jain", "Ankit Jain"], "year": 2012, "MAG papers": [{"PaperId": 2091384027, "PaperTitle": "accurate current estimation for interconnect reliability analysis", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["texas instruments", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Compact Degradation Sensors for Monitoring NBTI and Oxide Degradation.", "DBLP authors": ["Prashant Singh", "Eric Karl", "David T. Blaauw", "Dennis Sylvester"], "year": 2012, "MAG papers": [{"PaperId": 2068397550, "PaperTitle": "compact degradation sensors for monitoring nbti and oxide degradation", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of michigan", "university of michigan", "intel", "university of michigan"]}], "source": "ES"}, {"DBLP title": "A CMOS MEMS Audio Transducer Implemented by Silicon Condenser Microphone With Analog Front-End Circuits of Audio Codec.", "DBLP authors": ["Cheng-Ta Chiang", "Chih-Hsien Wang", "Chia-Yu Wu"], "year": 2012, "MAG papers": [{"PaperId": 2067723032, "PaperTitle": "a cmos mems audio transducer implemented by silicon condenser microphone with analog front end circuits of audio codec", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "national chiao tung university", null]}], "source": "ES"}, {"DBLP title": "Scalable Packet Classification on FPGA.", "DBLP authors": ["Weirong Jiang", "Viktor K. Prasanna"], "year": 2012, "MAG papers": [{"PaperId": 1975959118, "PaperTitle": "scalable packet classification on fpga", "Year": 2012, "CitationCount": 71, "EstimatedCitation": 117, "Affiliations": ["university of southern california", "juniper networks"]}], "source": "ES"}, {"DBLP title": "A 3 GHz Wideband \u03a3 \u0394 Fractional-N Synthesizer With Switched-RC Sample-and-Hold PFD.", "DBLP authors": ["Hiva Hedayati", "Bertan Bakkaloglu"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Homogeneous Stream Processors With Embedded Special Function Units for High-Utilization Programmable Shaders.", "DBLP authors": ["Young-Jun Kim", "Hyo-Eun Kim", "Seok-Hoon Kim", "Jun-Seok Park", "Seungwook Paek", "Lee-Sup Kim"], "year": 2012, "MAG papers": [{"PaperId": 2002243024, "PaperTitle": "homogeneous stream processors with embedded special function units for high utilization programmable shaders", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration.", "DBLP authors": ["Guiqiang Dong", "Yangyang Pan", "Ningde Xie", "Chandra Varanasi", "Tong Zhang"], "year": 2012, "MAG papers": [{"PaperId": 1986285024, "PaperTitle": "estimating information theoretical nand flash memory storage capacity and its implication to memory system design space exploration", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 58, "Affiliations": ["rensselaer polytechnic institute", "micron technology", "intel", "rensselaer polytechnic institute", "rensselaer polytechnic institute"]}], "source": "ES"}, {"DBLP title": "Testing Methodology of Embedded DRAMs.", "DBLP authors": ["Hao-Yu Yang", "Chi-Min Chang", "Mango Chia-Tso Chao", "Rei-Fu Huang", "Shih-Chin Lin"], "year": 2012, "MAG papers": [{"PaperId": 2139728303, "PaperTitle": "testing methodology of embedded drams", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national chiao tung university", "mediatek", "national chiao tung university", "national chiao tung university", null]}], "source": "ES"}, {"DBLP title": "A Parallel and Incremental Extraction of Variational Capacitance With Stochastic Geometric Moments.", "DBLP authors": ["Fang Gong", "Hao Yu", "Lingli Wang", "Lei He"], "year": 2012, "MAG papers": [{"PaperId": 2081843264, "PaperTitle": "a parallel and incremental extraction of variational capacitance with stochastic geometric moments", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["fudan university", "university of california los angeles", "nanyang technological university", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique.", "DBLP authors": ["Yin-Tsung Hwang", "Jin-Fa Lin"], "year": 2012, "MAG papers": [{"PaperId": 2045516549, "PaperTitle": "low voltage and low power divide by 2 3 counter design using pass transistor logic circuit technique", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["chaoyang university of technology", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "A Low Cost Calibrated DAC for High-Resolution Video Display System.", "DBLP authors": ["Meng-Hung Shen", "Po-Chiun Huang"], "year": 2012, "MAG papers": [{"PaperId": 2051765321, "PaperTitle": "a low cost calibrated dac for high resolution video display system", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Secure Public Verification of IP Marks in FPGA Design Through a Zero-Knowledge Protocol.", "DBLP authors": ["Debasri Saha", "Susmita Sur-Kolay"], "year": 2012, "MAG papers": [{"PaperId": 2079107791, "PaperTitle": "secure public verification of ip marks in fpga design through a zero knowledge protocol", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A Multi-Agent Framework for Thermal Aware Task Migration in Many-Core Systems.", "DBLP authors": ["Yang Ge", "Qinru Qiu", "Qing Wu"], "year": 2012, "MAG papers": [{"PaperId": 1965074384, "PaperTitle": "a multi agent framework for thermal aware task migration in many core systems", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["syracuse university", "air force research laboratory", "syracuse university"]}], "source": "ES"}, {"DBLP title": "The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating.", "DBLP authors": ["Shmuel Wimer", "Israel Koren"], "year": 2012, "MAG papers": [{"PaperId": 2035342163, "PaperTitle": "the optimal fan out of clock network for power minimization by adaptive gating", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 54, "Affiliations": ["university of massachusetts amherst", "bar ilan university"]}], "source": "ES"}, {"DBLP title": "Fast Transient (FT) Technique With Adaptive Phase Margin (APM) for Current Mode DC-DC Buck Converters.", "DBLP authors": ["Yu-Huei Lee", "Shao-Chang Huang", "Shih-Wei Wang", "Ke-Horng Chen"], "year": 2012, "MAG papers": [{"PaperId": 1981400298, "PaperTitle": "fast transient ft technique with adaptive phase margin apm for current mode dc dc buck converters", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Power Yield Analysis Under Process and Temperature Variations.", "DBLP authors": ["Kian Haghdad", "Mohab Anis"], "year": 2012, "MAG papers": [{"PaperId": 2058002953, "PaperTitle": "power yield analysis under process and temperature variations", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["american university in cairo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Design Specification for BER Analysis Methods Using Built-In Jitter Measurements.", "DBLP authors": ["Stefan Erb", "Wolfgang Pribyl"], "year": 2012, "MAG papers": [{"PaperId": 2084773768, "PaperTitle": "design specification for ber analysis methods using built in jitter measurements", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["graz university of technology", "graz university of technology"]}], "source": "ES"}, {"DBLP title": "An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing.", "DBLP authors": ["Kuo-Hsing Cheng", "Kai-Wei Hong", "Chi-Fa Hsu", "Bo-Qian Jiang"], "year": 2012, "MAG papers": [{"PaperId": 2052038426, "PaperTitle": "an all digital clock synchronization buffer with one cycle dynamic synchronizing", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national central university", "national central university", "national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "Applying Effective Dynamic Frequency Scaling Method in Contactless Smart Card.", "DBLP authors": ["Mingyu Wang", "Hao Min"], "year": 2012, "MAG papers": [{"PaperId": 2020275578, "PaperTitle": "applying effective dynamic frequency scaling method in contactless smart card", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "A New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles.", "DBLP authors": ["Abhilash Goyal", "Madhavan Swaminathan", "Abhijit Chatterjee", "Duane C. Howard", "John D. Cressler"], "year": 2012, "MAG papers": [{"PaperId": 2087566112, "PaperTitle": "a new self healing methodology for rf amplifier circuits based on oscillation principles", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 66, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "An On-Demand Queue Management Architecture for a Programmable Traffic Manager.", "DBLP authors": ["Qi Zhang", "Roger F. Woods", "Alan J. Marshall"], "year": 2012, "MAG papers": [{"PaperId": 1978233821, "PaperTitle": "an on demand queue management architecture for a programmable traffic manager", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["queen s university belfast", "queen s university belfast", "queen s university belfast"]}], "source": "ES"}, {"DBLP title": "Run-Time Reconfiguration of Expandable Cache for Embedded Systems.", "DBLP authors": ["Ang-Chih Hsieh", "TingTing Hwang"], "year": 2012, "MAG papers": [{"PaperId": 1963833896, "PaperTitle": "run time reconfiguration of expandable cache for embedded systems", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "On-Chip Measurement System for Within-Die Delay Variation of Individual Standard Cells in 65-nm CMOS.", "DBLP authors": ["Xin Zhang", "Koichi Ishida", "Hiroshi Fuketa", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2012, "MAG papers": [{"PaperId": 1993672111, "PaperTitle": "on chip measurement system for within die delay variation of individual standard cells in 65 nm cmos", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "A High Performance Switched Capacitor-Based DC-DC Buck Converter Suitable for Embedded Power Management Applications.", "DBLP authors": ["Biswajit Maity", "Pradip Mandal"], "year": 2012, "MAG papers": [{"PaperId": 2037603715, "PaperTitle": "a high performance switched capacitor based dc dc buck converter suitable for embedded power management applications", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Maximizing Frequency and Yield of Power-Constrained Designs Using Programmable Power-Gating.", "DBLP authors": ["Nam Sung Kim", "Abhishek A. Sinkar", "Jun Seomun", "Youngsoo Shin"], "year": 2012, "MAG papers": [{"PaperId": 2081026256, "PaperTitle": "maximizing frequency and yield of power constrained designs using programmable power gating", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Functional Test-Sequence Grading at Register-Transfer Level.", "DBLP authors": ["Hongxia Fang", "Krishnendu Chakrabarty", "Abhijit Jas", "Srinivas Patil", "Chandra Tirumurti"], "year": 2012, "MAG papers": [{"PaperId": 1969081609, "PaperTitle": "functional test sequence grading at register transfer level", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["intel", "intel", "intel", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Generation of Mixed Test Sets for Transition Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2012, "MAG papers": [{"PaperId": 2018356883, "PaperTitle": "generation of mixed test sets for transition faults", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Fibonacci Codes for Crosstalk Avoidance.", "DBLP authors": ["Madhu Mutyam"], "year": 2012, "MAG papers": [{"PaperId": 2018652157, "PaperTitle": "fibonacci codes for crosstalk avoidance", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "New Bit Parallel Multiplier With Low Space Complexity for All Irreducible Trinomials Over GF(2n).", "DBLP authors": ["Young In Cho", "Nam Su Chang", "Chang Han Kim", "Young-Ho Park", "Seokhie Hong"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "A Low-Power Ternary Content Addressable Memory With Pai-Sigma Matchlines.", "DBLP authors": ["Shun-Hsun Yang", "Yu-Jen Huang", "Jin-Fu Li"], "year": 2012, "MAG papers": [{"PaperId": 1998915717, "PaperTitle": "a low power ternary content addressable memory with pai sigma matchlines", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["national central university", "novatek", "national central university"]}], "source": "ES"}, {"DBLP title": "Formal Performance Analysis for Faulty MIMO Hardware.", "DBLP authors": ["J. A. Kumar", "S. Vasudevan"], "year": 2012, "MAG papers": [{"PaperId": 2065665632, "PaperTitle": "formal performance analysis for faulty mimo hardware", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Tone Reservation for PAPR Reduction in OFDM Communication Systems.", "DBLP authors": ["Kangwoo Park", "In-Cheol Park"], "year": 2012, "MAG papers": [{"PaperId": 2020533930, "PaperTitle": "low complexity tone reservation for papr reduction in ofdm communication systems", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Low-Error and Hardware-Efficient Fixed-Width Multiplier by Using the Dual-Group Minor Input Correction Vector to Lower Input Correction Vector Compensation Error.", "DBLP authors": ["I-Chyn Wey", "Chun-Chien Wang"], "year": 2012, "MAG papers": [{"PaperId": 2060734557, "PaperTitle": "low error and hardware efficient fixed width multiplier by using the dual group minor input correction vector to lower input correction vector compensation error", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["chang gung university", null]}], "source": "ES"}, {"DBLP title": "Towards Process Variation-Aware Power Gating.", "DBLP authors": ["Chingwei Yeh", "Yuan-Chang Chen", "Jinn-Shyan Wang"], "year": 2012, "MAG papers": [{"PaperId": 1967025422, "PaperTitle": "towards process variation aware power gating", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Low-Complexity Reliability-Based Message-Passing Decoder Architectures for Non-Binary LDPC Codes.", "DBLP authors": ["Xinmiao Zhang", "Fang Cai", "Shu Lin"], "year": 2012, "MAG papers": [{"PaperId": 2062062084, "PaperTitle": "low complexity reliability based message passing decoder architectures for non binary ldpc codes", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of california davis", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "A Failure Prediction Strategy for Transistor Aging.", "DBLP authors": ["Hyunbean Yi", "Tomokazu Yoneda", "Michiko Inoue", "Yasuo Sato", "Seiji Kajihara", "Hideo Fujiwara"], "year": 2012, "MAG papers": [{"PaperId": 2077419807, "PaperTitle": "a failure prediction strategy for transistor aging", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, "nara institute of science and technology", "nara institute of science and technology", "hanbat national university", null, "osaka gakuin university"]}], "source": "ES"}, {"DBLP title": "Scalable Methods for Analyzing the Circuit Failure Probability Due to Gate Oxide Breakdown.", "DBLP authors": ["Jianxin Fang", "Sachin S. Sapatnekar"], "year": 2012, "MAG papers": [{"PaperId": 1997724838, "PaperTitle": "scalable methods for analyzing the circuit failure probability due to gate oxide breakdown", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Tracking On-Chip Age Using Distributed, Embedded Sensors.", "DBLP authors": ["Stuart N. Wooters", "Adam C. Cabe", "Zhenyu Qi", "Jiajing Wang", "Randy W. Mann", "Benton H. Calhoun", "Mircea R. Stan", "Travis N. Blalock"], "year": 2012, "MAG papers": [{"PaperId": 2042299745, "PaperTitle": "tracking on chip age using distributed embedded sensors", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia", "university of virginia", "university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "AppAdapt: Opportunistic Application Adaptation in Presence of Hardware Variation.", "DBLP authors": ["Aashish Pant", "Puneet Gupta", "Mihaela van der Schaar"], "year": 2012, "MAG papers": [{"PaperId": 2123554553, "PaperTitle": "appadapt opportunistic application adaptation in presence of hardware variation", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Formal-Analysis-Based Trace Computation for Post-Silicon Debug.", "DBLP authors": ["Marcel Gort", "Flavio M. de Paula", "Johnny J. W. Kuan", "Tor M. Aamodt", "Alan J. Hu", "Steven J. E. Wilton", "Jin Yang"], "year": 2012, "MAG papers": [{"PaperId": 2087908752, "PaperTitle": "formal analysis based trace computation for post silicon debug", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of british columbia", "university of british columbia", "university of british columbia", "university of toronto", "university of british columbia", "intel", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory.", "DBLP authors": ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "year": 2012, "MAG papers": [{"PaperId": 1990313455, "PaperTitle": "voltage driven nondestructive self reference sensing scheme of spin transfer torque memory", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of pittsburgh", "new york university", "seagate technology", "new york university"]}], "source": "ES"}, {"DBLP title": "Real-Time Computation of Local Neighborhood Functions in Application-Specific Instruction-Set Processors.", "DBLP authors": ["P. Aubertin", "J. M. Pierre Langlois", "Yvon Savaria"], "year": 2012, "MAG papers": [{"PaperId": 2069308200, "PaperTitle": "real time computation of local neighborhood functions in application specific instruction set processors", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["ecole normale superieure", "ecole normale superieure", "ecole normale superieure"]}], "source": "ES"}, {"DBLP title": "A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop.", "DBLP authors": ["Kyungho Ryu", "Jisu Kim", "Jiwan Jung", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2012, "MAG papers": [{"PaperId": 2085442213, "PaperTitle": "a magnetic tunnel junction based zero standby leakage current retention flip flop", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 56, "Affiliations": ["yonsei university", "qualcomm", "yonsei university", "yonsei university", "yonsei university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Boolean Functions Over Nano-Fabrics: Improving Resilience Through Coding.", "DBLP authors": ["S. H. Lee", "S. Vishwanath"], "year": 2012, "MAG papers": [{"PaperId": 2070129685, "PaperTitle": "boolean functions over nano fabrics improving resilience through coding", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Distributed TSV Topology for 3-D Power-Supply Networks.", "DBLP authors": ["Michael B. Healy", "Sung Kyu Lim"], "year": 2012, "MAG papers": [{"PaperId": 2059835875, "PaperTitle": "distributed tsv topology for 3 d power supply networks", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["georgia institute of technology", "ibm"]}], "source": "ES"}, {"DBLP title": "Randomized Partially-Minimal Routing: Near-Optimal Oblivious Routing for 3-D Mesh Networks.", "DBLP authors": ["Rohit Sunkam Ramanujam", "Bill Lin"], "year": 2012, "MAG papers": [{"PaperId": 2074075982, "PaperTitle": "randomized partially minimal routing near optimal oblivious routing for 3 d mesh networks", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Fast Power- and Slew-Aware Gated Clock Tree Synthesis.", "DBLP authors": ["Jingwei Lu", "Wing-Kai Chow", "Chiu-Wing Sham"], "year": 2012, "MAG papers": [{"PaperId": 2035957933, "PaperTitle": "fast power and slew aware gated clock tree synthesis", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations.", "DBLP authors": ["Saket Gupta", "Sachin S. Sapatnekar"], "year": 2012, "MAG papers": [{"PaperId": 1996048505, "PaperTitle": "compact current source models for timing analysis under temperature and body bias variations", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "A Nonbinary LDPC Decoder Architecture With Adaptive Message Control.", "DBLP authors": ["Weiguo Tang", "Jie Huang", "Lei Wang", "Shengli Zhou"], "year": 2012, "MAG papers": [{"PaperId": 2072755576, "PaperTitle": "a nonbinary ldpc decoder architecture with adaptive message control", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Low-Cost Self-Test Techniques for Small RAMs in SOCs Using Enhanced IEEE 1500 Test Wrappers.", "DBLP authors": ["Yu-Jen Huang", "Jin-Fu Li"], "year": 2012, "MAG papers": [{"PaperId": 1983418307, "PaperTitle": "low cost self test techniques for small rams in socs using enhanced ieee 1500 test wrappers", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "A Flip-Flop for the DPA Resistant Three-Phase Dual-Rail Pre-Charge Logic Family.", "DBLP authors": ["Marco Bucci", "Luca Giancane", "Raimondo Luzzi", "Alessandro Trifiletti"], "year": 2012, "MAG papers": [{"PaperId": 2089733247, "PaperTitle": "a flip flop for the dpa resistant three phase dual rail pre charge logic family", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["sapienza university of rome", null, null, "sapienza university of rome"]}], "source": "ES"}, {"DBLP title": "Dynamic Power Management for the Iterative Decoding of Turbo Codes.", "DBLP authors": ["Erick Amador", "Raymond Knopp", "Renaud Pacalet", "Vincent Rezard"], "year": 2012, "MAG papers": [{"PaperId": 2165436949, "PaperTitle": "dynamic power management for the iterative decoding of turbo codes", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["institut eurecom", "intel", "institut eurecom", "telecom paristech"]}], "source": "ES"}, {"DBLP title": "Non-Uniform Coverage by n -Detection Test Sets.", "DBLP authors": ["Irith Pomeranz"], "year": 2012, "MAG papers": [{"PaperId": 2084635905, "PaperTitle": "non uniform coverage by n detection test sets", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization.", "DBLP authors": ["Xiaoming Chen", "Yu Wang", "Yu Cao", "Yuchun Ma", "Huazhong Yang"], "year": 2012, "MAG papers": [{"PaperId": 2044106730, "PaperTitle": "variation aware supply voltage assignment for simultaneous power and aging optimization", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Direct Compare of Information Coded With Error-Correcting Codes.", "DBLP authors": ["Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "year": 2012, "MAG papers": [{"PaperId": 2049281288, "PaperTitle": "direct compare of information coded with error correcting codes", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "SRAM-Based NATURE: A Dynamically Reconfigurable FPGA Based on 10T Low-Power SRAMs.", "DBLP authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"], "year": 2012, "MAG papers": [{"PaperId": 2060200112, "PaperTitle": "sram based nature a dynamically reconfigurable fpga based on 10t low power srams", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["nanyang technological university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Flip-Flop Selection for Partial Enhanced Scan to Reduce Transition Test Data Volume.", "DBLP authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"], "year": 2012, "MAG papers": [{"PaperId": 1998350348, "PaperTitle": "flip flop selection for partial enhanced scan to reduce transition test data volume", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["tsinghua university", null, null]}], "source": "ES"}, {"DBLP title": "Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2012, "MAG papers": [{"PaperId": 2057660425, "PaperTitle": "scan power reduction for linear test compression schemes through seed selection", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Standard Cell Like Via-Configurable Logic Blocks for Structured ASIC in an Industrial Design Flow.", "DBLP authors": ["Hui-Hsiang Tung", "Rung-Bin Lin", "Mei-Chen Li", "Tsung-Han Heish"], "year": 2012, "MAG papers": [{"PaperId": 2035113414, "PaperTitle": "standard cell like via configurable logic blocks for structured asic in an industrial design flow", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["yuan ze university", "yuan ze university", "yuan ze university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "An FPGA Chip Identification Generator Using Configurable Ring Oscillators.", "DBLP authors": ["Haile Yu", "Philip Heng Wai Leong", "Qiang Xu"], "year": 2012, "MAG papers": [{"PaperTitle": "an fpga chip identification generator using configurable ring oscillators", "PaperId": 2078512400, "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["the chinese university of hong kong", "university of sydney", "the chinese university of hong kong"], "Authors": [2149142102, 2149635049, 2650493051]}], "source": "MAG"}, {"DBLP title": "Real-Time Architecture for a Robust Multi-Scale Stereo Engine on FPGA.", "DBLP authors": ["Matteo Tomasi", "Mauricio Vanegas", "Francisco Barranco", "Javier D\u00edaz", "Eduardo Ros"], "year": 2012, "MAG papers": [{"PaperId": 2055890040, "PaperTitle": "real time architecture for a robust multi scale stereo engine on fpga", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of granada", "university of granada", "university of granada", "university of granada", "university of granada"]}], "source": "ES"}, {"DBLP title": "Application of Fixator-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits.", "DBLP authors": ["Reza Hashemian"], "year": 2012, "MAG papers": [{"PaperId": 2038798548, "PaperTitle": "application of fixator norator pairs in designing active loads and current mirrors in analog integrated circuits", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["northern illinois university"]}], "source": "ES"}, {"DBLP title": "A 64 \u02df 64 Pixels UWB Wireless Temporal-Difference Digital Image Sensor.", "DBLP authors": ["Shoushun Chen", "Wei Tang", "Xiangyu Zhang", "Eugenio Culurciello"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Synthesis and Array Processor Realization of a 2-D IIR Beam Filter for Wireless Applications.", "DBLP authors": ["Rimesh M. Joshi", "Arjuna Madanayake", "Jithra Adikari", "Leonard T. Bruton"], "year": 2012, "MAG papers": [{"PaperId": 1969013313, "PaperTitle": "synthesis and array processor realization of a 2 d iir beam filter for wireless applications", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of akron", "university of akron", "university of calgary", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "A Physical-Location-Aware X-Bit Redistribution for Maximum IR-Drop Reduction.", "DBLP authors": ["Fu-Wei Chen", "Shih-Liang Chen", "Yung-Sheng Lin", "TingTing Hwang"], "year": 2012, "MAG papers": [{"PaperId": 2013445609, "PaperTitle": "a physical location aware x bit redistribution for maximum ir drop reduction", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national tsing hua university", null, "mediatek", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput.", "DBLP authors": ["Ethiopia Nigussie", "Sampo Tuuna", "Juha Plosila", "Jouni Isoaho", "Hannu Tenhunen"], "year": 2012, "MAG papers": [{"PaperId": 2055340423, "PaperTitle": "semi serial on chip link implementation for energy efficiency and high throughput", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["information technology university", "information technology university", "information technology university", "information technology university", "information technology university"]}], "source": "ES"}, {"DBLP title": "Efficient Memory Repair Using Cache-Based Redundancy.", "DBLP authors": ["Nicholas Axelos", "Kiamal Z. Pekmestzi", "Dimitris Gizopoulos"], "year": 2012, "MAG papers": [{"PaperId": 2010401603, "PaperTitle": "efficient memory repair using cache based redundancy", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national and kapodistrian university of athens", "national and kapodistrian university of athens", "national and kapodistrian university of athens"]}], "source": "ES"}, {"DBLP title": "System-Level Leakage Variability Mitigation for MPSoC Platforms Using Body-Bias Islands.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2012, "MAG papers": [{"PaperId": 2089393022, "PaperTitle": "system level leakage variability mitigation for mpsoc platforms using body bias islands", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["carnegie mellon university", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Product Code Schemes for Error Correction in MLC NAND Flash Memories.", "DBLP authors": ["Chengen Yang", "Yunus Emre", "Chaitali Chakrabarti"], "year": 2012, "MAG papers": [{"PaperId": 1983978460, "PaperTitle": "product code schemes for error correction in mlc nand flash memories", "Year": 2012, "CitationCount": 45, "EstimatedCitation": 62, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A Hierarchical Self-Repairing Architecture for Fast Fault Recovery of Digital Systems Inspired From Paralogous Gene Regulatory Circuits.", "DBLP authors": ["Sokehwan Kim", "Hyunho Chu", "Isaak Yang", "Sanghoon Hong", "Sung Hoon Jung", "Kwang-Hyun Cho"], "year": 2012, "MAG papers": [{"PaperId": 1964441376, "PaperTitle": "a hierarchical self repairing architecture for fast fault recovery of digital systems inspired from paralogous gene regulatory circuits", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["kaist", "kaist", "kaist", "hansung university", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Visual Vocabulary Processor Based on Binary Tree Architecture for Real-Time Object Recognition in Full-HD Resolution.", "DBLP authors": ["Tse-Wei Chen", "Yu-Chi Su", "Keng-Yen Huang", "Yi-Min Tsai", "Shao-Yi Chien", "Liang-Gee Chen"], "year": 2012, "MAG papers": [{"PaperId": 2020300099, "PaperTitle": "visual vocabulary processor based on binary tree architecture for real time object recognition in full hd resolution", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of tokyo", "national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Analyzing the Impact of Joint Optimization of Cell Size, Redundancy, and ECC on Low-Voltage SRAM Array Total Area.", "DBLP authors": ["Nam Sung Kim", "Stark C. Draper", "Shi-Ting Zhou", "Sumeet Katariya", "Hamid Reza Ghasemi", "Taejoon Park"], "year": 2012, "MAG papers": [{"PaperId": 2080256638, "PaperTitle": "analyzing the impact of joint optimization of cell size redundancy and ecc on low voltage sram array total area", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Complexity of Computing Convex Subgraphs in Custom Instruction Synthesis.", "DBLP authors": ["Joseph Reddington", "Kubilay Atasu"], "year": 2012, "MAG papers": [{"PaperId": 2059432803, "PaperTitle": "complexity of computing convex subgraphs in custom instruction synthesis", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of london", "ibm"]}], "source": "ES"}, {"DBLP title": "High Speed Architectures for Finding the First two Maximum/Minimum Values.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Maurizio Martina", "Guido Masera"], "year": 2012, "MAG papers": [{"PaperId": 2138233828, "PaperTitle": "high speed architectures for finding the first two maximum minimum values", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Rethinking the Wirelength Benefit of 3-D Integration.", "DBLP authors": ["Wai-Kei Mak", "Chris Chu"], "year": 2012, "MAG papers": [{"PaperId": 2051277845, "PaperTitle": "rethinking the wirelength benefit of 3 d integration", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["iowa state university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A Behavior Model of an On-Chip High Voltage Generator for Fast, System-Level Simulation.", "DBLP authors": ["Toru Tanzawa"], "year": 2012, "MAG papers": [{"PaperId": 2043099347, "PaperTitle": "a behavior model of an on chip high voltage generator for fast system level simulation", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["micron technology"]}], "source": "ES"}]