
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tset_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401360 <.init>:
  401360:	stp	x29, x30, [sp, #-16]!
  401364:	mov	x29, sp
  401368:	bl	402038 <ferror@plt+0x948>
  40136c:	ldp	x29, x30, [sp], #16
  401370:	ret

Disassembly of section .plt:

0000000000401380 <memcpy@plt-0x20>:
  401380:	stp	x16, x30, [sp, #-16]!
  401384:	adrp	x16, 414000 <ferror@plt+0x12910>
  401388:	ldr	x17, [x16, #4088]
  40138c:	add	x16, x16, #0xff8
  401390:	br	x17
  401394:	nop
  401398:	nop
  40139c:	nop

00000000004013a0 <memcpy@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013a4:	ldr	x17, [x16]
  4013a8:	add	x16, x16, #0x0
  4013ac:	br	x17

00000000004013b0 <strlen@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013b4:	ldr	x17, [x16, #8]
  4013b8:	add	x16, x16, #0x8
  4013bc:	br	x17

00000000004013c0 <exit@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013c4:	ldr	x17, [x16, #16]
  4013c8:	add	x16, x16, #0x10
  4013cc:	br	x17

00000000004013d0 <setupterm@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013d4:	ldr	x17, [x16, #24]
  4013d8:	add	x16, x16, #0x18
  4013dc:	br	x17

00000000004013e0 <perror@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013e4:	ldr	x17, [x16, #32]
  4013e8:	add	x16, x16, #0x20
  4013ec:	br	x17

00000000004013f0 <cfgetospeed@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013f4:	ldr	x17, [x16, #40]
  4013f8:	add	x16, x16, #0x28
  4013fc:	br	x17

0000000000401400 <tputs@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13910>
  401404:	ldr	x17, [x16, #48]
  401408:	add	x16, x16, #0x30
  40140c:	br	x17

0000000000401410 <ttyname@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13910>
  401414:	ldr	x17, [x16, #56]
  401418:	add	x16, x16, #0x38
  40141c:	br	x17

0000000000401420 <putc@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13910>
  401424:	ldr	x17, [x16, #64]
  401428:	add	x16, x16, #0x40
  40142c:	br	x17

0000000000401430 <fputc@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13910>
  401434:	ldr	x17, [x16, #72]
  401438:	add	x16, x16, #0x48
  40143c:	br	x17

0000000000401440 <curses_version@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13910>
  401444:	ldr	x17, [x16, #80]
  401448:	add	x16, x16, #0x50
  40144c:	br	x17

0000000000401450 <__ctype_tolower_loc@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13910>
  401454:	ldr	x17, [x16, #88]
  401458:	add	x16, x16, #0x58
  40145c:	br	x17

0000000000401460 <tcgetattr@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13910>
  401464:	ldr	x17, [x16, #96]
  401468:	add	x16, x16, #0x60
  40146c:	br	x17

0000000000401470 <fileno@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13910>
  401474:	ldr	x17, [x16, #104]
  401478:	add	x16, x16, #0x68
  40147c:	br	x17

0000000000401480 <fclose@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13910>
  401484:	ldr	x17, [x16, #112]
  401488:	add	x16, x16, #0x70
  40148c:	br	x17

0000000000401490 <fopen@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13910>
  401494:	ldr	x17, [x16, #120]
  401498:	add	x16, x16, #0x78
  40149c:	br	x17

00000000004014a0 <_nc_is_abs_path@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014a4:	ldr	x17, [x16, #128]
  4014a8:	add	x16, x16, #0x80
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014b4:	ldr	x17, [x16, #136]
  4014b8:	add	x16, x16, #0x88
  4014bc:	br	x17

00000000004014c0 <open@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014c4:	ldr	x17, [x16, #144]
  4014c8:	add	x16, x16, #0x90
  4014cc:	br	x17

00000000004014d0 <tparm@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014d4:	ldr	x17, [x16, #152]
  4014d8:	add	x16, x16, #0x98
  4014dc:	br	x17

00000000004014e0 <strncmp@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014e4:	ldr	x17, [x16, #160]
  4014e8:	add	x16, x16, #0xa0
  4014ec:	br	x17

00000000004014f0 <__libc_start_main@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014f4:	ldr	x17, [x16, #168]
  4014f8:	add	x16, x16, #0xa8
  4014fc:	br	x17

0000000000401500 <strpbrk@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13910>
  401504:	ldr	x17, [x16, #176]
  401508:	add	x16, x16, #0xb0
  40150c:	br	x17

0000000000401510 <getopt@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13910>
  401514:	ldr	x17, [x16, #184]
  401518:	add	x16, x16, #0xb8
  40151c:	br	x17

0000000000401520 <system@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13910>
  401524:	ldr	x17, [x16, #192]
  401528:	add	x16, x16, #0xc0
  40152c:	br	x17

0000000000401530 <strdup@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13910>
  401534:	ldr	x17, [x16, #200]
  401538:	add	x16, x16, #0xc8
  40153c:	br	x17

0000000000401540 <strerror@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13910>
  401544:	ldr	x17, [x16, #208]
  401548:	add	x16, x16, #0xd0
  40154c:	br	x17

0000000000401550 <__gmon_start__@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13910>
  401554:	ldr	x17, [x16, #216]
  401558:	add	x16, x16, #0xd8
  40155c:	br	x17

0000000000401560 <abort@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13910>
  401564:	ldr	x17, [x16, #224]
  401568:	add	x16, x16, #0xe0
  40156c:	br	x17

0000000000401570 <feof@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13910>
  401574:	ldr	x17, [x16, #232]
  401578:	add	x16, x16, #0xe8
  40157c:	br	x17

0000000000401580 <puts@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13910>
  401584:	ldr	x17, [x16, #240]
  401588:	add	x16, x16, #0xf0
  40158c:	br	x17

0000000000401590 <memcmp@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13910>
  401594:	ldr	x17, [x16, #248]
  401598:	add	x16, x16, #0xf8
  40159c:	br	x17

00000000004015a0 <strcmp@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015a4:	ldr	x17, [x16, #256]
  4015a8:	add	x16, x16, #0x100
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015b4:	ldr	x17, [x16, #264]
  4015b8:	add	x16, x16, #0x108
  4015bc:	br	x17

00000000004015c0 <fread@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015c4:	ldr	x17, [x16, #272]
  4015c8:	add	x16, x16, #0x110
  4015cc:	br	x17

00000000004015d0 <free@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015d4:	ldr	x17, [x16, #280]
  4015d8:	add	x16, x16, #0x118
  4015dc:	br	x17

00000000004015e0 <_nc_rootname@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015e4:	ldr	x17, [x16, #288]
  4015e8:	add	x16, x16, #0x120
  4015ec:	br	x17

00000000004015f0 <strchr@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015f4:	ldr	x17, [x16, #296]
  4015f8:	add	x16, x16, #0x128
  4015fc:	br	x17

0000000000401600 <getttynam@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13910>
  401604:	ldr	x17, [x16, #304]
  401608:	add	x16, x16, #0x130
  40160c:	br	x17

0000000000401610 <fwrite@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13910>
  401614:	ldr	x17, [x16, #312]
  401618:	add	x16, x16, #0x138
  40161c:	br	x17

0000000000401620 <clearerr@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13910>
  401624:	ldr	x17, [x16, #320]
  401628:	add	x16, x16, #0x140
  40162c:	br	x17

0000000000401630 <fflush@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13910>
  401634:	ldr	x17, [x16, #328]
  401638:	add	x16, x16, #0x148
  40163c:	br	x17

0000000000401640 <_nc_basename@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13910>
  401644:	ldr	x17, [x16, #336]
  401648:	add	x16, x16, #0x150
  40164c:	br	x17

0000000000401650 <strncat@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13910>
  401654:	ldr	x17, [x16, #344]
  401658:	add	x16, x16, #0x158
  40165c:	br	x17

0000000000401660 <tcsetattr@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13910>
  401664:	ldr	x17, [x16, #352]
  401668:	add	x16, x16, #0x160
  40166c:	br	x17

0000000000401670 <napms@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13910>
  401674:	ldr	x17, [x16, #360]
  401678:	add	x16, x16, #0x168
  40167c:	br	x17

0000000000401680 <vfprintf@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13910>
  401684:	ldr	x17, [x16, #368]
  401688:	add	x16, x16, #0x170
  40168c:	br	x17

0000000000401690 <printf@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13910>
  401694:	ldr	x17, [x16, #376]
  401698:	add	x16, x16, #0x178
  40169c:	br	x17

00000000004016a0 <__errno_location@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016a4:	ldr	x17, [x16, #384]
  4016a8:	add	x16, x16, #0x180
  4016ac:	br	x17

00000000004016b0 <getenv@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016b4:	ldr	x17, [x16, #392]
  4016b8:	add	x16, x16, #0x188
  4016bc:	br	x17

00000000004016c0 <fprintf@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016c4:	ldr	x17, [x16, #400]
  4016c8:	add	x16, x16, #0x190
  4016cc:	br	x17

00000000004016d0 <fgets@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016d4:	ldr	x17, [x16, #408]
  4016d8:	add	x16, x16, #0x198
  4016dc:	br	x17

00000000004016e0 <ioctl@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016e4:	ldr	x17, [x16, #416]
  4016e8:	add	x16, x16, #0x1a0
  4016ec:	br	x17

00000000004016f0 <ferror@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016f4:	ldr	x17, [x16, #424]
  4016f8:	add	x16, x16, #0x1a8
  4016fc:	br	x17

Disassembly of section .text:

0000000000401700 <.text>:
  401700:	stp	x29, x30, [sp, #-304]!
  401704:	mov	x29, sp
  401708:	stp	x19, x20, [sp, #16]
  40170c:	mov	x19, x1
  401710:	mov	w20, w0
  401714:	stp	x21, x22, [sp, #32]
  401718:	mov	x22, x1
  40171c:	ldr	x1, [x1]
  401720:	stp	x23, x24, [sp, #48]
  401724:	stp	x25, x26, [sp, #64]
  401728:	stp	x27, x28, [sp, #80]
  40172c:	cbz	x1, 4017e8 <ferror@plt+0xf8>
  401730:	ldrb	w0, [x1]
  401734:	adrp	x24, 403000 <ferror@plt+0x1910>
  401738:	adrp	x23, 403000 <ferror@plt+0x1910>
  40173c:	add	x24, x24, #0xaa0
  401740:	add	x23, x23, #0xaa8
  401744:	cmp	w0, #0x2d
  401748:	mov	w25, #0x65                  	// #101
  40174c:	ldr	x21, [x22, #8]
  401750:	b.eq	401774 <ferror@plt+0x84>  // b.none
  401754:	nop
  401758:	add	x22, x22, #0x8
  40175c:	cbz	x21, 4017e8 <ferror@plt+0xf8>
  401760:	mov	x1, x21
  401764:	ldrb	w0, [x1]
  401768:	ldr	x21, [x22, #8]
  40176c:	cmp	w0, #0x2d
  401770:	b.ne	401758 <ferror@plt+0x68>  // b.any
  401774:	ldrb	w0, [x1, #1]
  401778:	cbz	w0, 401b38 <ferror@plt+0x448>
  40177c:	cbz	x21, 4017d0 <ferror@plt+0xe0>
  401780:	ldrb	w2, [x21]
  401784:	cmp	w2, #0x2d
  401788:	b.ne	401b08 <ferror@plt+0x418>  // b.any
  40178c:	and	w2, w0, #0xfffffffd
  401790:	cmp	w2, #0x69
  401794:	ccmp	w0, w25, #0x4, ne  // ne = any
  401798:	b.ne	401b08 <ferror@plt+0x418>  // b.any
  40179c:	ldrb	w1, [x1, #2]
  4017a0:	cbnz	w1, 401b08 <ferror@plt+0x418>
  4017a4:	cmp	w0, #0x69
  4017a8:	b.eq	401bc0 <ferror@plt+0x4d0>  // b.none
  4017ac:	cmp	w0, #0x6b
  4017b0:	b.eq	401bb0 <ferror@plt+0x4c0>  // b.none
  4017b4:	cmp	w0, #0x65
  4017b8:	b.ne	401758 <ferror@plt+0x68>  // b.any
  4017bc:	adrp	x0, 403000 <ferror@plt+0x1910>
  4017c0:	add	x0, x0, #0xa98
  4017c4:	bl	401530 <strdup@plt>
  4017c8:	str	x0, [x22]
  4017cc:	b	401758 <ferror@plt+0x68>
  4017d0:	and	w2, w0, #0xfffffffd
  4017d4:	cmp	w2, #0x69
  4017d8:	ccmp	w0, w25, #0x4, ne  // ne = any
  4017dc:	b.ne	4017e8 <ferror@plt+0xf8>  // b.any
  4017e0:	ldrb	w1, [x1, #2]
  4017e4:	cbz	w1, 4017a4 <ferror@plt+0xb4>
  4017e8:	adrp	x27, 414000 <ferror@plt+0x12910>
  4017ec:	adrp	x21, 403000 <ferror@plt+0x1910>
  4017f0:	add	x21, x21, #0xad0
  4017f4:	mov	w26, #0xffffffff            	// #-1
  4017f8:	ldr	x0, [x27, #4008]
  4017fc:	mov	w22, #0x0                   	// #0
  401800:	mov	w23, #0x0                   	// #0
  401804:	mov	w25, #0x0                   	// #0
  401808:	mov	w24, #0x0                   	// #0
  40180c:	mov	w28, #0x0                   	// #0
  401810:	stp	wzr, wzr, [sp, #108]
  401814:	stp	wzr, w26, [sp, #116]
  401818:	str	w26, [sp, #124]
  40181c:	str	x0, [sp, #128]
  401820:	adrp	x0, 403000 <ferror@plt+0x1910>
  401824:	add	x0, x0, #0xac0
  401828:	str	x0, [sp, #136]
  40182c:	mov	x2, x21
  401830:	mov	x1, x19
  401834:	mov	w0, w20
  401838:	bl	401510 <getopt@plt>
  40183c:	cmn	w0, #0x1
  401840:	b.eq	4018bc <ferror@plt+0x1cc>  // b.none
  401844:	nop
  401848:	cmp	w0, #0x69
  40184c:	b.eq	401b68 <ferror@plt+0x478>  // b.none
  401850:	b.gt	401884 <ferror@plt+0x194>
  401854:	cmp	w0, #0x61
  401858:	b.eq	401b50 <ferror@plt+0x460>  // b.none
  40185c:	b.gt	401a58 <ferror@plt+0x368>
  401860:	cmp	w0, #0x53
  401864:	b.eq	401b20 <ferror@plt+0x430>  // b.none
  401868:	b.le	401a40 <ferror@plt+0x350>
  40186c:	cmp	w0, #0x56
  401870:	b.ne	401b4c <ferror@plt+0x45c>  // b.any
  401874:	bl	401440 <curses_version@plt>
  401878:	bl	401580 <puts@plt>
  40187c:	mov	w0, #0x0                   	// #0
  401880:	bl	4013c0 <exit@plt>
  401884:	cmp	w0, #0x71
  401888:	b.eq	401b2c <ferror@plt+0x43c>  // b.none
  40188c:	b.le	401a94 <ferror@plt+0x3a4>
  401890:	cmp	w0, #0x73
  401894:	b.eq	401b14 <ferror@plt+0x424>  // b.none
  401898:	cmp	w0, #0x77
  40189c:	b.ne	401a84 <ferror@plt+0x394>  // b.any
  4018a0:	mov	x2, x21
  4018a4:	mov	x1, x19
  4018a8:	mov	w0, w20
  4018ac:	mov	w22, #0x1                   	// #1
  4018b0:	bl	401510 <getopt@plt>
  4018b4:	cmn	w0, #0x1
  4018b8:	b.ne	401848 <ferror@plt+0x158>  // b.any
  4018bc:	ldr	x0, [x19]
  4018c0:	bl	4015e0 <_nc_rootname@plt>
  4018c4:	adrp	x1, 414000 <ferror@plt+0x12910>
  4018c8:	adrp	x2, 414000 <ferror@plt+0x12910>
  4018cc:	ldr	x1, [x1, #4016]
  4018d0:	ldr	x2, [x2, #4048]
  4018d4:	ldr	w21, [x1]
  4018d8:	str	x0, [x2]
  4018dc:	sub	w20, w20, w21
  4018e0:	cmp	w20, #0x1
  4018e4:	b.gt	401b4c <ferror@plt+0x45c>
  4018e8:	cmp	w23, #0x0
  4018ec:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  4018f0:	b.ne	4018fc <ferror@plt+0x20c>  // b.any
  4018f4:	mov	w22, #0x1                   	// #1
  4018f8:	mov	w23, w22
  4018fc:	add	x27, sp, #0xb0
  401900:	mov	w1, #0x1                   	// #1
  401904:	mov	x0, x27
  401908:	bl	403740 <ferror@plt+0x2050>
  40190c:	ldp	x4, x5, [sp, #176]
  401910:	stp	x4, x5, [sp, #240]
  401914:	ldr	w1, [sp, #232]
  401918:	ldp	x4, x5, [sp, #192]
  40191c:	stp	x4, x5, [sp, #256]
  401920:	mov	w20, w0
  401924:	ldp	x4, x5, [sp, #208]
  401928:	mov	x0, x27
  40192c:	ldr	x2, [sp, #224]
  401930:	str	x27, [sp, #152]
  401934:	stp	x4, x5, [sp, #272]
  401938:	adrp	x27, 414000 <ferror@plt+0x12910>
  40193c:	str	x2, [sp, #288]
  401940:	str	w1, [sp, #296]
  401944:	bl	4013f0 <cfgetospeed@plt>
  401948:	adrp	x2, 414000 <ferror@plt+0x12910>
  40194c:	mov	w4, w0
  401950:	adrp	x1, 403000 <ferror@plt+0x1910>
  401954:	add	x1, x1, #0xae8
  401958:	ldr	x0, [x2, #4048]
  40195c:	ldr	x2, [x27, #3992]
  401960:	ldr	x0, [x0]
  401964:	strh	w4, [x2]
  401968:	bl	4036a8 <ferror@plt+0x1fb8>
  40196c:	tst	w0, #0xff
  401970:	b.eq	401c38 <ferror@plt+0x548>  // b.none
  401974:	adrp	x1, 414000 <ferror@plt+0x12910>
  401978:	mov	x3, x1
  40197c:	mov	w2, #0x0                   	// #0
  401980:	mov	w1, #0x1                   	// #1
  401984:	str	x3, [sp, #144]
  401988:	ldr	x0, [x3, #4000]
  40198c:	ldr	x0, [x0]
  401990:	bl	403278 <ferror@plt+0x1b88>
  401994:	ldr	x1, [sp, #152]
  401998:	mov	w0, w20
  40199c:	bl	402930 <ferror@plt+0x1240>
  4019a0:	ldr	x21, [x19, w21, sxtw #3]
  4019a4:	cbz	x21, 401e00 <ferror@plt+0x710>
  4019a8:	adrp	x0, 403000 <ferror@plt+0x1910>
  4019ac:	add	x0, x0, #0xaf8
  4019b0:	bl	4016b0 <getenv@plt>
  4019b4:	cbz	x0, 4019c4 <ferror@plt+0x2d4>
  4019b8:	bl	4014a0 <_nc_is_abs_path@plt>
  4019bc:	tst	w0, #0xff
  4019c0:	b.eq	401c78 <ferror@plt+0x588>  // b.none
  4019c4:	ldrb	w0, [x21]
  4019c8:	cmp	w0, #0x3f
  4019cc:	b.eq	401d40 <ferror@plt+0x650>  // b.none
  4019d0:	adrp	x0, 403000 <ferror@plt+0x1910>
  4019d4:	add	x0, x0, #0xb10
  4019d8:	adrp	x1, 403000 <ferror@plt+0x1910>
  4019dc:	add	x1, x1, #0xb30
  4019e0:	stp	x1, x0, [sp, #128]
  4019e4:	add	x19, sp, #0xac
  4019e8:	ldr	x0, [sp, #144]
  4019ec:	ldr	x27, [x0, #4000]
  4019f0:	b	401a04 <ferror@plt+0x314>
  4019f4:	ldr	x1, [sp, #136]
  4019f8:	bl	4016c0 <fprintf@plt>
  4019fc:	bl	402230 <ferror@plt+0xb40>
  401a00:	mov	x21, x0
  401a04:	mov	x2, x19
  401a08:	mov	w1, w20
  401a0c:	mov	x0, x21
  401a10:	bl	4013d0 <setupterm@plt>
  401a14:	cbz	w0, 401c10 <ferror@plt+0x520>
  401a18:	adrp	x0, 414000 <ferror@plt+0x12910>
  401a1c:	ldr	w4, [sp, #172]
  401a20:	mov	x3, x21
  401a24:	ldr	x1, [x0, #4048]
  401a28:	ldr	x0, [x27]
  401a2c:	ldr	x2, [x1]
  401a30:	cbz	w4, 4019f4 <ferror@plt+0x304>
  401a34:	ldr	x1, [sp, #128]
  401a38:	bl	4016c0 <fprintf@plt>
  401a3c:	b	4019fc <ferror@plt+0x30c>
  401a40:	cmp	w0, #0x49
  401a44:	b.eq	401b00 <ferror@plt+0x410>  // b.none
  401a48:	cmp	w0, #0x51
  401a4c:	b.ne	401b4c <ferror@plt+0x45c>  // b.any
  401a50:	mov	w24, #0x1                   	// #1
  401a54:	b	40182c <ferror@plt+0x13c>
  401a58:	cmp	w0, #0x64
  401a5c:	b.eq	401b84 <ferror@plt+0x494>  // b.none
  401a60:	cmp	w0, #0x65
  401a64:	b.ne	401ab8 <ferror@plt+0x3c8>  // b.any
  401a68:	ldr	x0, [x27, #4008]
  401a6c:	ldr	x1, [x0]
  401a70:	ldrb	w0, [x1]
  401a74:	cmp	w0, #0x5e
  401a78:	b.eq	401bf0 <ferror@plt+0x500>  // b.none
  401a7c:	str	w0, [sp, #120]
  401a80:	b	40182c <ferror@plt+0x13c>
  401a84:	cmp	w0, #0x72
  401a88:	b.ne	401b4c <ferror@plt+0x45c>  // b.any
  401a8c:	mov	w25, #0x1                   	// #1
  401a90:	b	40182c <ferror@plt+0x13c>
  401a94:	cmp	w0, #0x6d
  401a98:	b.eq	401b9c <ferror@plt+0x4ac>  // b.none
  401a9c:	cmp	w0, #0x70
  401aa0:	b.ne	401ac8 <ferror@plt+0x3d8>  // b.any
  401aa4:	ldr	x1, [x27, #4008]
  401aa8:	ldr	x0, [sp, #136]
  401aac:	ldr	x1, [x1]
  401ab0:	bl	4023d0 <ferror@plt+0xce0>
  401ab4:	b	40182c <ferror@plt+0x13c>
  401ab8:	cmp	w0, #0x63
  401abc:	b.ne	401b4c <ferror@plt+0x45c>  // b.any
  401ac0:	mov	w23, #0x1                   	// #1
  401ac4:	b	40182c <ferror@plt+0x13c>
  401ac8:	cmp	w0, #0x6b
  401acc:	b.ne	401b4c <ferror@plt+0x45c>  // b.any
  401ad0:	ldr	x0, [x27, #4008]
  401ad4:	ldr	x0, [x0]
  401ad8:	ldrb	w26, [x0]
  401adc:	cmp	w26, #0x5e
  401ae0:	b.ne	40182c <ferror@plt+0x13c>  // b.any
  401ae4:	ldrb	w0, [x0, #1]
  401ae8:	cbz	w0, 40182c <ferror@plt+0x13c>
  401aec:	cmp	w0, #0x3f
  401af0:	and	w0, w0, #0x1f
  401af4:	mov	w26, #0x7f                  	// #127
  401af8:	csel	w26, w0, w26, ne  // ne = any
  401afc:	b	40182c <ferror@plt+0x13c>
  401b00:	mov	w28, #0x1                   	// #1
  401b04:	b	40182c <ferror@plt+0x13c>
  401b08:	add	x22, x22, #0x8
  401b0c:	mov	x1, x21
  401b10:	b	401764 <ferror@plt+0x74>
  401b14:	mov	w0, #0x1                   	// #1
  401b18:	str	w0, [sp, #108]
  401b1c:	b	40182c <ferror@plt+0x13c>
  401b20:	mov	w0, #0x1                   	// #1
  401b24:	str	w0, [sp, #112]
  401b28:	b	40182c <ferror@plt+0x13c>
  401b2c:	mov	w0, #0x1                   	// #1
  401b30:	str	w0, [sp, #116]
  401b34:	b	40182c <ferror@plt+0x13c>
  401b38:	adrp	x0, 403000 <ferror@plt+0x1910>
  401b3c:	add	x0, x0, #0xa90
  401b40:	bl	401530 <strdup@plt>
  401b44:	str	x0, [x22]
  401b48:	b	401758 <ferror@plt+0x68>
  401b4c:	bl	402130 <ferror@plt+0xa40>
  401b50:	ldr	x1, [x27, #4008]
  401b54:	adrp	x0, 403000 <ferror@plt+0x1910>
  401b58:	add	x0, x0, #0xab0
  401b5c:	ldr	x1, [x1]
  401b60:	bl	4023d0 <ferror@plt+0xce0>
  401b64:	b	40182c <ferror@plt+0x13c>
  401b68:	ldr	x0, [sp, #128]
  401b6c:	ldr	x1, [x0]
  401b70:	ldrb	w0, [x1]
  401b74:	cmp	w0, #0x5e
  401b78:	b.eq	401bd0 <ferror@plt+0x4e0>  // b.none
  401b7c:	str	w0, [sp, #124]
  401b80:	b	40182c <ferror@plt+0x13c>
  401b84:	ldr	x1, [x27, #4008]
  401b88:	adrp	x0, 403000 <ferror@plt+0x1910>
  401b8c:	add	x0, x0, #0xab8
  401b90:	ldr	x1, [x1]
  401b94:	bl	4023d0 <ferror@plt+0xce0>
  401b98:	b	40182c <ferror@plt+0x13c>
  401b9c:	ldr	x1, [x27, #4008]
  401ba0:	mov	x0, #0x0                   	// #0
  401ba4:	ldr	x1, [x1]
  401ba8:	bl	4023d0 <ferror@plt+0xce0>
  401bac:	b	40182c <ferror@plt+0x13c>
  401bb0:	mov	x0, x23
  401bb4:	bl	401530 <strdup@plt>
  401bb8:	str	x0, [x22]
  401bbc:	b	401758 <ferror@plt+0x68>
  401bc0:	mov	x0, x24
  401bc4:	bl	401530 <strdup@plt>
  401bc8:	str	x0, [x22]
  401bcc:	b	401758 <ferror@plt+0x68>
  401bd0:	ldrb	w1, [x1, #1]
  401bd4:	cbz	w1, 401b7c <ferror@plt+0x48c>
  401bd8:	cmp	w1, #0x3f
  401bdc:	and	w1, w1, #0x1f
  401be0:	mov	w0, #0x7f                  	// #127
  401be4:	csel	w0, w1, w0, ne  // ne = any
  401be8:	str	w0, [sp, #124]
  401bec:	b	40182c <ferror@plt+0x13c>
  401bf0:	ldrb	w1, [x1, #1]
  401bf4:	cbz	w1, 401a7c <ferror@plt+0x38c>
  401bf8:	cmp	w1, #0x3f
  401bfc:	and	w1, w1, #0x1f
  401c00:	mov	w0, #0x7f                  	// #127
  401c04:	csel	w0, w1, w0, ne  // ne = any
  401c08:	str	w0, [sp, #120]
  401c0c:	b	40182c <ferror@plt+0x13c>
  401c10:	ldr	w0, [sp, #116]
  401c14:	cbz	w0, 401c58 <ferror@plt+0x568>
  401c18:	mov	x0, x21
  401c1c:	bl	401580 <puts@plt>
  401c20:	ldr	w0, [sp, #112]
  401c24:	cbnz	w0, 401df4 <ferror@plt+0x704>
  401c28:	ldr	w0, [sp, #108]
  401c2c:	cbnz	w0, 401ea4 <ferror@plt+0x7b4>
  401c30:	mov	w0, #0x0                   	// #0
  401c34:	bl	4013c0 <exit@plt>
  401c38:	adrp	x0, 414000 <ferror@plt+0x12910>
  401c3c:	str	x0, [sp, #144]
  401c40:	mov	w2, #0x1                   	// #1
  401c44:	mov	w1, #0x0                   	// #0
  401c48:	ldr	x0, [x0, #4000]
  401c4c:	ldr	x0, [x0]
  401c50:	bl	403278 <ferror@plt+0x1b88>
  401c54:	b	4019a0 <ferror@plt+0x2b0>
  401c58:	cbnz	w22, 401d1c <ferror@plt+0x62c>
  401c5c:	cbnz	w23, 401ce4 <ferror@plt+0x5f4>
  401c60:	cbnz	w25, 401cc0 <ferror@plt+0x5d0>
  401c64:	cbnz	w24, 401c20 <ferror@plt+0x530>
  401c68:	ldr	x1, [sp, #152]
  401c6c:	add	x0, sp, #0xf0
  401c70:	bl	4032a8 <ferror@plt+0x1bb8>
  401c74:	b	401c20 <ferror@plt+0x530>
  401c78:	adrp	x0, 414000 <ferror@plt+0x12910>
  401c7c:	adrp	x19, 403000 <ferror@plt+0x1910>
  401c80:	mov	x27, #0x0                   	// #0
  401c84:	add	x19, x19, #0xb00
  401c88:	ldr	x0, [x0, #4056]
  401c8c:	ldr	x0, [x0]
  401c90:	str	x0, [sp, #128]
  401c94:	b	401cac <ferror@plt+0x5bc>
  401c98:	add	x27, x27, #0x1
  401c9c:	mov	x0, x19
  401ca0:	mov	x2, #0x8                   	// #8
  401ca4:	bl	4014e0 <strncmp@plt>
  401ca8:	cbz	w0, 401f4c <ferror@plt+0x85c>
  401cac:	ldr	x0, [sp, #128]
  401cb0:	str	w27, [sp, #136]
  401cb4:	ldr	x1, [x0, x27, lsl #3]
  401cb8:	cbnz	x1, 401c98 <ferror@plt+0x5a8>
  401cbc:	b	4019c4 <ferror@plt+0x2d4>
  401cc0:	ldr	x0, [sp, #144]
  401cc4:	adrp	x1, 403000 <ferror@plt+0x1910>
  401cc8:	mov	x2, x21
  401ccc:	add	x1, x1, #0xb68
  401cd0:	ldr	x0, [x0, #4000]
  401cd4:	ldr	x0, [x0]
  401cd8:	bl	4016c0 <fprintf@plt>
  401cdc:	cbnz	w24, 401c20 <ferror@plt+0x530>
  401ce0:	b	401c68 <ferror@plt+0x578>
  401ce4:	ldp	w1, w2, [sp, #120]
  401ce8:	mov	w3, w26
  401cec:	ldr	x19, [sp, #152]
  401cf0:	mov	x0, x19
  401cf4:	bl	402a70 <ferror@plt+0x1380>
  401cf8:	mov	x0, x19
  401cfc:	add	x19, sp, #0xf0
  401d00:	bl	402b60 <ferror@plt+0x1470>
  401d04:	cbz	w28, 401f94 <ferror@plt+0x8a4>
  401d08:	ldr	x1, [sp, #152]
  401d0c:	mov	x0, x19
  401d10:	bl	4038b0 <ferror@plt+0x21c0>
  401d14:	cbz	w25, 401c64 <ferror@plt+0x574>
  401d18:	b	401cc0 <ferror@plt+0x5d0>
  401d1c:	adrp	x1, 414000 <ferror@plt+0x12910>
  401d20:	mov	w0, w20
  401d24:	ldr	x1, [x1, #4064]
  401d28:	ldr	x1, [x1]
  401d2c:	ldr	x2, [x1, #24]
  401d30:	add	x1, x2, #0x4
  401d34:	bl	403618 <ferror@plt+0x1f28>
  401d38:	cbz	w23, 401c60 <ferror@plt+0x570>
  401d3c:	b	401ce4 <ferror@plt+0x5f4>
  401d40:	ldrb	w0, [x21, #1]
  401d44:	cbz	w0, 401f40 <ferror@plt+0x850>
  401d48:	adrp	x19, 414000 <ferror@plt+0x12910>
  401d4c:	add	x21, x21, #0x1
  401d50:	ldr	x0, [x19, #4032]
  401d54:	mov	x19, x0
  401d58:	str	x19, [sp, #136]
  401d5c:	ldr	x0, [x0]
  401d60:	bl	401620 <clearerr@plt>
  401d64:	ldr	x0, [x19]
  401d68:	bl	401570 <feof@plt>
  401d6c:	cbnz	w0, 401fd0 <ferror@plt+0x8e0>
  401d70:	ldr	x0, [sp, #136]
  401d74:	ldr	x0, [x0]
  401d78:	bl	4016f0 <ferror@plt>
  401d7c:	cbnz	w0, 401fd0 <ferror@plt+0x8e0>
  401d80:	ldr	x0, [sp, #144]
  401d84:	mov	x2, x21
  401d88:	adrp	x1, 403000 <ferror@plt+0x1910>
  401d8c:	add	x1, x1, #0xbc0
  401d90:	adrp	x27, 415000 <ferror@plt+0x13910>
  401d94:	add	x19, x27, #0x1e0
  401d98:	ldr	x3, [x0, #4000]
  401d9c:	str	x3, [sp, #128]
  401da0:	ldr	x0, [x3]
  401da4:	bl	4016c0 <fprintf@plt>
  401da8:	ldr	x3, [sp, #128]
  401dac:	ldr	x0, [x3]
  401db0:	bl	401630 <fflush@plt>
  401db4:	ldr	x0, [sp, #136]
  401db8:	mov	w1, #0x100                 	// #256
  401dbc:	ldr	x2, [x0]
  401dc0:	mov	x0, x19
  401dc4:	bl	4016d0 <fgets@plt>
  401dc8:	cbz	x0, 4019d0 <ferror@plt+0x2e0>
  401dcc:	mov	x0, x19
  401dd0:	mov	w1, #0xa                   	// #10
  401dd4:	bl	4015f0 <strchr@plt>
  401dd8:	cbz	x0, 401de0 <ferror@plt+0x6f0>
  401ddc:	strb	wzr, [x0]
  401de0:	ldrb	w0, [x27, #480]
  401de4:	add	x27, x27, #0x1e0
  401de8:	cmp	w0, #0x0
  401dec:	csel	x21, x21, x27, eq  // eq = none
  401df0:	b	4019d0 <ferror@plt+0x2e0>
  401df4:	adrp	x0, 403000 <ferror@plt+0x1910>
  401df8:	add	x0, x0, #0xb80
  401dfc:	bl	402180 <ferror@plt+0xa90>
  401e00:	adrp	x0, 403000 <ferror@plt+0x1910>
  401e04:	add	x0, x0, #0xaf0
  401e08:	bl	4016b0 <getenv@plt>
  401e0c:	mov	x21, x0
  401e10:	cbz	x0, 401f68 <ferror@plt+0x878>
  401e14:	ldr	x0, [x27, #3992]
  401e18:	adrp	x1, 415000 <ferror@plt+0x13910>
  401e1c:	ldr	x27, [x1, #736]
  401e20:	ldrsh	w19, [x0]
  401e24:	cbz	x27, 4019a8 <ferror@plt+0x2b8>
  401e28:	ldr	x0, [x27, #8]
  401e2c:	cbz	x0, 401e3c <ferror@plt+0x74c>
  401e30:	mov	x1, x21
  401e34:	bl	4015a0 <strcmp@plt>
  401e38:	cbnz	w0, 401e6c <ferror@plt+0x77c>
  401e3c:	ldr	w0, [x27, #24]
  401e40:	cmp	w0, #0x3
  401e44:	b.eq	401f18 <ferror@plt+0x828>  // b.none
  401e48:	b.gt	401e80 <ferror@plt+0x790>
  401e4c:	cmp	w0, #0x1
  401e50:	b.eq	401f04 <ferror@plt+0x814>  // b.none
  401e54:	cmp	w0, #0x2
  401e58:	b.ne	401e74 <ferror@plt+0x784>  // b.any
  401e5c:	ldr	w0, [x27, #28]
  401e60:	cmp	w0, w19
  401e64:	cset	w0, eq  // eq = none
  401e68:	cbnz	w0, 401e78 <ferror@plt+0x788>
  401e6c:	ldr	x27, [x27]
  401e70:	b	401e24 <ferror@plt+0x734>
  401e74:	cbnz	w0, 401e6c <ferror@plt+0x77c>
  401e78:	ldr	x21, [x27, #16]
  401e7c:	b	4019a8 <ferror@plt+0x2b8>
  401e80:	cmp	w0, #0x4
  401e84:	b.eq	401f2c <ferror@plt+0x83c>  // b.none
  401e88:	cmp	w0, #0x6
  401e8c:	b.ne	401e6c <ferror@plt+0x77c>  // b.any
  401e90:	ldr	w0, [x27, #28]
  401e94:	cmp	w19, w0
  401e98:	cset	w0, le
  401e9c:	cbz	w0, 401e6c <ferror@plt+0x77c>
  401ea0:	b	401e78 <ferror@plt+0x788>
  401ea4:	adrp	x0, 403000 <ferror@plt+0x1910>
  401ea8:	add	x0, x0, #0xbb0
  401eac:	bl	4016b0 <getenv@plt>
  401eb0:	cbz	x0, 401ef8 <ferror@plt+0x808>
  401eb4:	bl	401640 <_nc_basename@plt>
  401eb8:	mov	x19, x0
  401ebc:	bl	4013b0 <strlen@plt>
  401ec0:	cmp	w0, #0x2
  401ec4:	b.le	401ef8 <ferror@plt+0x808>
  401ec8:	sxtw	x0, w0
  401ecc:	adrp	x1, 403000 <ferror@plt+0x1910>
  401ed0:	sub	x0, x0, #0x3
  401ed4:	add	x1, x1, #0xbb8
  401ed8:	add	x0, x19, x0
  401edc:	bl	4015a0 <strcmp@plt>
  401ee0:	cbnz	w0, 401ef8 <ferror@plt+0x808>
  401ee4:	adrp	x0, 403000 <ferror@plt+0x1910>
  401ee8:	add	x0, x0, #0xa60
  401eec:	mov	x1, x21
  401ef0:	bl	401690 <printf@plt>
  401ef4:	b	401c30 <ferror@plt+0x540>
  401ef8:	adrp	x0, 403000 <ferror@plt+0x1910>
  401efc:	add	x0, x0, #0xa50
  401f00:	b	401eec <ferror@plt+0x7fc>
  401f04:	ldr	w0, [x27, #28]
  401f08:	cmp	w0, w19
  401f0c:	cset	w0, lt  // lt = tstop
  401f10:	cbz	w0, 401e6c <ferror@plt+0x77c>
  401f14:	b	401e78 <ferror@plt+0x788>
  401f18:	ldr	w0, [x27, #28]
  401f1c:	cmp	w0, w19
  401f20:	cset	w0, le
  401f24:	cbz	w0, 401e6c <ferror@plt+0x77c>
  401f28:	b	401e78 <ferror@plt+0x788>
  401f2c:	ldr	w0, [x27, #28]
  401f30:	cmp	w19, w0
  401f34:	cset	w0, lt  // lt = tstop
  401f38:	cbz	w0, 401e6c <ferror@plt+0x77c>
  401f3c:	b	401e78 <ferror@plt+0x788>
  401f40:	bl	402230 <ferror@plt+0xb40>
  401f44:	mov	x21, x0
  401f48:	b	4019d0 <ferror@plt+0x2e0>
  401f4c:	ldr	x1, [sp, #128]
  401f50:	ldr	w0, [sp, #136]
  401f54:	add	x27, x1, w0, sxtw #3
  401f58:	ldr	x0, [x27, #8]
  401f5c:	str	x0, [x27], #8
  401f60:	cbnz	x0, 401f58 <ferror@plt+0x868>
  401f64:	b	4019c4 <ferror@plt+0x2d4>
  401f68:	mov	w0, w20
  401f6c:	bl	401410 <ttyname@plt>
  401f70:	cbz	x0, 401f88 <ferror@plt+0x898>
  401f74:	bl	401640 <_nc_basename@plt>
  401f78:	bl	401600 <getttynam@plt>
  401f7c:	cbz	x0, 401f88 <ferror@plt+0x898>
  401f80:	ldr	x21, [x0, #16]
  401f84:	b	401e14 <ferror@plt+0x724>
  401f88:	adrp	x5, 403000 <ferror@plt+0x1910>
  401f8c:	add	x21, x5, #0xa48
  401f90:	b	401e14 <ferror@plt+0x724>
  401f94:	mov	w0, w20
  401f98:	mov	x1, x19
  401f9c:	bl	402bd8 <ferror@plt+0x14e8>
  401fa0:	tst	w0, #0xff
  401fa4:	b.eq	401d08 <ferror@plt+0x618>  // b.none
  401fa8:	ldr	x0, [sp, #144]
  401fac:	ldr	x20, [x0, #4000]
  401fb0:	mov	w0, #0xd                   	// #13
  401fb4:	ldr	x1, [x20]
  401fb8:	bl	401420 <putc@plt>
  401fbc:	ldr	x0, [x20]
  401fc0:	bl	401630 <fflush@plt>
  401fc4:	mov	w0, #0x3e8                 	// #1000
  401fc8:	bl	401670 <napms@plt>
  401fcc:	b	401d08 <ferror@plt+0x618>
  401fd0:	ldr	x0, [sp, #144]
  401fd4:	ldr	x1, [x0, #4000]
  401fd8:	mov	w0, #0xa                   	// #10
  401fdc:	ldr	x1, [x1]
  401fe0:	bl	401430 <fputc@plt>
  401fe4:	bl	4020f8 <ferror@plt+0xa08>
  401fe8:	mov	x29, #0x0                   	// #0
  401fec:	mov	x30, #0x0                   	// #0
  401ff0:	mov	x5, x0
  401ff4:	ldr	x1, [sp]
  401ff8:	add	x2, sp, #0x8
  401ffc:	mov	x6, sp
  402000:	movz	x0, #0x0, lsl #48
  402004:	movk	x0, #0x0, lsl #32
  402008:	movk	x0, #0x40, lsl #16
  40200c:	movk	x0, #0x1700
  402010:	movz	x3, #0x0, lsl #48
  402014:	movk	x3, #0x0, lsl #32
  402018:	movk	x3, #0x40, lsl #16
  40201c:	movk	x3, #0x3900
  402020:	movz	x4, #0x0, lsl #48
  402024:	movk	x4, #0x0, lsl #32
  402028:	movk	x4, #0x40, lsl #16
  40202c:	movk	x4, #0x3980
  402030:	bl	4014f0 <__libc_start_main@plt>
  402034:	bl	401560 <abort@plt>
  402038:	adrp	x0, 414000 <ferror@plt+0x12910>
  40203c:	ldr	x0, [x0, #4040]
  402040:	cbz	x0, 402048 <ferror@plt+0x958>
  402044:	b	401550 <__gmon_start__@plt>
  402048:	ret
  40204c:	nop
  402050:	adrp	x0, 415000 <ferror@plt+0x13910>
  402054:	add	x0, x0, #0x1c8
  402058:	adrp	x1, 415000 <ferror@plt+0x13910>
  40205c:	add	x1, x1, #0x1c8
  402060:	cmp	x1, x0
  402064:	b.eq	40207c <ferror@plt+0x98c>  // b.none
  402068:	adrp	x1, 403000 <ferror@plt+0x1910>
  40206c:	ldr	x1, [x1, #2472]
  402070:	cbz	x1, 40207c <ferror@plt+0x98c>
  402074:	mov	x16, x1
  402078:	br	x16
  40207c:	ret
  402080:	adrp	x0, 415000 <ferror@plt+0x13910>
  402084:	add	x0, x0, #0x1c8
  402088:	adrp	x1, 415000 <ferror@plt+0x13910>
  40208c:	add	x1, x1, #0x1c8
  402090:	sub	x1, x1, x0
  402094:	lsr	x2, x1, #63
  402098:	add	x1, x2, x1, asr #3
  40209c:	cmp	xzr, x1, asr #1
  4020a0:	asr	x1, x1, #1
  4020a4:	b.eq	4020bc <ferror@plt+0x9cc>  // b.none
  4020a8:	adrp	x2, 403000 <ferror@plt+0x1910>
  4020ac:	ldr	x2, [x2, #2480]
  4020b0:	cbz	x2, 4020bc <ferror@plt+0x9cc>
  4020b4:	mov	x16, x2
  4020b8:	br	x16
  4020bc:	ret
  4020c0:	stp	x29, x30, [sp, #-32]!
  4020c4:	mov	x29, sp
  4020c8:	str	x19, [sp, #16]
  4020cc:	adrp	x19, 415000 <ferror@plt+0x13910>
  4020d0:	ldrb	w0, [x19, #464]
  4020d4:	cbnz	w0, 4020e4 <ferror@plt+0x9f4>
  4020d8:	bl	402050 <ferror@plt+0x960>
  4020dc:	mov	w0, #0x1                   	// #1
  4020e0:	strb	w0, [x19, #464]
  4020e4:	ldr	x19, [sp, #16]
  4020e8:	ldp	x29, x30, [sp], #32
  4020ec:	ret
  4020f0:	b	402080 <ferror@plt+0x990>
  4020f4:	nop
  4020f8:	stp	x29, x30, [sp, #-32]!
  4020fc:	mov	x29, sp
  402100:	str	x19, [sp, #16]
  402104:	adrp	x19, 414000 <ferror@plt+0x12910>
  402108:	bl	403718 <ferror@plt+0x2028>
  40210c:	ldr	x19, [x19, #4000]
  402110:	mov	w0, #0xa                   	// #10
  402114:	ldr	x1, [x19]
  402118:	bl	401430 <fputc@plt>
  40211c:	ldr	x0, [x19]
  402120:	bl	401630 <fflush@plt>
  402124:	mov	w0, #0x1                   	// #1
  402128:	bl	4013c0 <exit@plt>
  40212c:	nop
  402130:	stp	x29, x30, [sp, #-32]!
  402134:	adrp	x0, 414000 <ferror@plt+0x12910>
  402138:	adrp	x1, 403000 <ferror@plt+0x1910>
  40213c:	mov	x29, sp
  402140:	ldr	x0, [x0, #4048]
  402144:	add	x1, x1, #0x9b8
  402148:	ldr	x2, [x0]
  40214c:	str	x19, [sp, #16]
  402150:	adrp	x19, 414000 <ferror@plt+0x12910>
  402154:	ldr	x19, [x19, #4000]
  402158:	ldr	x0, [x19]
  40215c:	bl	4016c0 <fprintf@plt>
  402160:	ldr	x3, [x19]
  402164:	mov	x2, #0x1f4                 	// #500
  402168:	mov	x1, #0x1                   	// #1
  40216c:	adrp	x0, 403000 <ferror@plt+0x1910>
  402170:	add	x0, x0, #0xbe0
  402174:	bl	401610 <fwrite@plt>
  402178:	mov	w0, #0x1                   	// #1
  40217c:	bl	4013c0 <exit@plt>
  402180:	stp	x29, x30, [sp, #-288]!
  402184:	adrp	x8, 414000 <ferror@plt+0x12910>
  402188:	mov	w9, #0xffffffc8            	// #-56
  40218c:	mov	x29, sp
  402190:	stp	x19, x20, [sp, #16]
  402194:	adrp	x19, 414000 <ferror@plt+0x12910>
  402198:	mov	x20, x0
  40219c:	ldr	x8, [x8, #4048]
  4021a0:	str	x2, [sp, #240]
  4021a4:	ldr	x19, [x19, #4000]
  4021a8:	add	x10, sp, #0xe0
  4021ac:	ldr	x2, [x8]
  4021b0:	adrp	x11, 403000 <ferror@plt+0x1910>
  4021b4:	ldr	x0, [x19]
  4021b8:	stp	x3, x4, [sp, #248]
  4021bc:	add	x3, sp, #0x120
  4021c0:	mov	w8, #0xffffff80            	// #-128
  4021c4:	stp	x3, x3, [sp, #64]
  4021c8:	str	x10, [sp, #80]
  4021cc:	str	w9, [sp, #88]
  4021d0:	str	w8, [sp, #92]
  4021d4:	str	q0, [sp, #96]
  4021d8:	str	q1, [sp, #112]
  4021dc:	str	q2, [sp, #128]
  4021e0:	str	q3, [sp, #144]
  4021e4:	str	q4, [sp, #160]
  4021e8:	str	q5, [sp, #176]
  4021ec:	str	q6, [sp, #192]
  4021f0:	str	q7, [sp, #208]
  4021f4:	str	x1, [sp, #232]
  4021f8:	add	x1, x11, #0x9d8
  4021fc:	stp	x5, x6, [sp, #264]
  402200:	str	x7, [sp, #280]
  402204:	bl	4016c0 <fprintf@plt>
  402208:	ldp	x4, x5, [sp, #64]
  40220c:	mov	x1, x20
  402210:	ldr	x0, [x19]
  402214:	stp	x4, x5, [sp, #32]
  402218:	add	x2, sp, #0x20
  40221c:	ldp	x4, x5, [sp, #80]
  402220:	stp	x4, x5, [sp, #48]
  402224:	bl	401680 <vfprintf@plt>
  402228:	bl	4020f8 <ferror@plt+0xa08>
  40222c:	nop
  402230:	stp	x29, x30, [sp, #-64]!
  402234:	mov	x29, sp
  402238:	stp	x21, x22, [sp, #32]
  40223c:	adrp	x22, 414000 <ferror@plt+0x12910>
  402240:	ldr	x22, [x22, #4032]
  402244:	stp	x19, x20, [sp, #16]
  402248:	ldr	x0, [x22]
  40224c:	str	x23, [sp, #48]
  402250:	bl	401620 <clearerr@plt>
  402254:	ldr	x0, [x22]
  402258:	bl	401570 <feof@plt>
  40225c:	cbnz	w0, 4022f8 <ferror@plt+0xc08>
  402260:	ldr	x0, [x22]
  402264:	bl	4016f0 <ferror@plt>
  402268:	cbnz	w0, 4022f8 <ferror@plt+0xc08>
  40226c:	adrp	x21, 414000 <ferror@plt+0x12910>
  402270:	adrp	x23, 403000 <ferror@plt+0x1910>
  402274:	add	x23, x23, #0x9e0
  402278:	adrp	x20, 415000 <ferror@plt+0x13910>
  40227c:	ldr	x21, [x21, #4000]
  402280:	mov	x2, #0xf                   	// #15
  402284:	ldr	x3, [x21]
  402288:	mov	x1, #0x1                   	// #1
  40228c:	mov	x0, x23
  402290:	add	x19, x20, #0x1e0
  402294:	bl	401610 <fwrite@plt>
  402298:	ldr	x0, [x21]
  40229c:	bl	401630 <fflush@plt>
  4022a0:	ldr	x2, [x22]
  4022a4:	mov	x0, x19
  4022a8:	mov	w1, #0x100                 	// #256
  4022ac:	bl	4016d0 <fgets@plt>
  4022b0:	cbz	x0, 4022f4 <ferror@plt+0xc04>
  4022b4:	mov	x0, x19
  4022b8:	mov	w1, #0xa                   	// #10
  4022bc:	bl	4015f0 <strchr@plt>
  4022c0:	cbz	x0, 4022e8 <ferror@plt+0xbf8>
  4022c4:	strb	wzr, [x0]
  4022c8:	ldrb	w0, [x20, #480]
  4022cc:	cbz	w0, 402280 <ferror@plt+0xb90>
  4022d0:	add	x0, x20, #0x1e0
  4022d4:	ldp	x19, x20, [sp, #16]
  4022d8:	ldp	x21, x22, [sp, #32]
  4022dc:	ldr	x23, [sp, #48]
  4022e0:	ldp	x29, x30, [sp], #64
  4022e4:	ret
  4022e8:	ldrb	w0, [x20, #480]
  4022ec:	cbz	w0, 402280 <ferror@plt+0xb90>
  4022f0:	b	4022d0 <ferror@plt+0xbe0>
  4022f4:	bl	4020f8 <ferror@plt+0xa08>
  4022f8:	adrp	x1, 414000 <ferror@plt+0x12910>
  4022fc:	mov	w0, #0xa                   	// #10
  402300:	ldr	x1, [x1, #4000]
  402304:	ldr	x1, [x1]
  402308:	bl	401430 <fputc@plt>
  40230c:	bl	4020f8 <ferror@plt+0xa08>
  402310:	mov	x12, #0x2030                	// #8240
  402314:	sub	sp, sp, x12
  402318:	adrp	x0, 414000 <ferror@plt+0x12910>
  40231c:	stp	x29, x30, [sp]
  402320:	mov	x29, sp
  402324:	ldr	x0, [x0, #4048]
  402328:	str	x21, [sp, #32]
  40232c:	stp	x19, x20, [sp, #16]
  402330:	ldr	x21, [x0]
  402334:	mov	x0, x21
  402338:	bl	4013b0 <strlen@plt>
  40233c:	mov	x20, x0
  402340:	add	x0, x0, #0x2
  402344:	mov	w1, #0x1ff3                	// #8179
  402348:	cmp	w0, w1
  40234c:	b.gt	4023ac <ferror@plt+0xcbc>
  402350:	add	x19, sp, #0x30
  402354:	mov	x1, x21
  402358:	mov	x2, x20
  40235c:	mov	x0, x19
  402360:	bl	4013a0 <memcpy@plt>
  402364:	adrp	x0, 403000 <ferror@plt+0x1910>
  402368:	add	x0, x0, #0x9f0
  40236c:	add	x1, x19, x20
  402370:	ldrh	w2, [x0]
  402374:	ldrb	w0, [x0, #2]
  402378:	strh	w2, [x19, x20]
  40237c:	strb	w0, [x1, #2]
  402380:	mov	x0, x19
  402384:	bl	4013b0 <strlen@plt>
  402388:	mov	x2, #0x1ffe                	// #8190
  40238c:	adrp	x1, 403000 <ferror@plt+0x1910>
  402390:	sub	x2, x2, x0
  402394:	add	x1, x1, #0xa00
  402398:	mov	x0, x19
  40239c:	bl	401650 <strncat@plt>
  4023a0:	mov	x0, x19
  4023a4:	bl	4013e0 <perror@plt>
  4023a8:	bl	4020f8 <ferror@plt+0xa08>
  4023ac:	adrp	x0, 403000 <ferror@plt+0x1910>
  4023b0:	add	x0, x0, #0x9f8
  4023b4:	add	x19, sp, #0x30
  4023b8:	ldr	w1, [x0]
  4023bc:	ldur	w0, [x0, #3]
  4023c0:	str	w1, [sp, #48]
  4023c4:	stur	w0, [sp, #51]
  4023c8:	b	402380 <ferror@plt+0xc90>
  4023cc:	nop
  4023d0:	stp	x29, x30, [sp, #-192]!
  4023d4:	mov	x29, sp
  4023d8:	stp	x19, x20, [sp, #16]
  4023dc:	stp	x1, x0, [sp, #152]
  4023e0:	mov	x0, x1
  4023e4:	bl	401530 <strdup@plt>
  4023e8:	mov	x1, x0
  4023ec:	mov	x0, #0x20                  	// #32
  4023f0:	mov	x19, x1
  4023f4:	str	x1, [sp, #176]
  4023f8:	bl	4014b0 <malloc@plt>
  4023fc:	stp	x21, x22, [sp, #32]
  402400:	cmp	x19, #0x0
  402404:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402408:	b.eq	4027c0 <ferror@plt+0x10d0>  // b.none
  40240c:	mov	x21, x0
  402410:	adrp	x0, 415000 <ferror@plt+0x13910>
  402414:	add	x1, x0, #0x1e0
  402418:	str	xzr, [x21]
  40241c:	ldr	x2, [x1, #256]
  402420:	cbz	x2, 40271c <ferror@plt+0x102c>
  402424:	ldr	x1, [x1, #264]
  402428:	str	x21, [x1]
  40242c:	add	x2, x0, #0x1e0
  402430:	str	wzr, [x21, #24]
  402434:	ldr	x0, [sp, #152]
  402438:	str	x0, [x21, #8]
  40243c:	adrp	x1, 403000 <ferror@plt+0x1910>
  402440:	add	x1, x1, #0xa08
  402444:	str	x21, [x2, #264]
  402448:	bl	401500 <strpbrk@plt>
  40244c:	mov	x20, x0
  402450:	cbz	x0, 402780 <ferror@plt+0x1090>
  402454:	ldr	x0, [sp, #152]
  402458:	str	x20, [sp, #168]
  40245c:	cmp	x0, x20
  402460:	b.eq	402748 <ferror@plt+0x1058>  // b.none
  402464:	nop
  402468:	ldrb	w0, [x20]
  40246c:	cmp	w0, #0x3d
  402470:	b.eq	4024c8 <ferror@plt+0xdd8>  // b.none
  402474:	b.hi	4024a0 <ferror@plt+0xdb0>  // b.pmore
  402478:	cmp	w0, #0x21
  40247c:	b.eq	40269c <ferror@plt+0xfac>  // b.none
  402480:	cmp	w0, #0x3c
  402484:	b.ne	4024dc <ferror@plt+0xdec>  // b.any
  402488:	ldr	w0, [x21, #24]
  40248c:	tbnz	w0, #0, 402794 <ferror@plt+0x10a4>
  402490:	orr	w0, w0, #0x4
  402494:	add	x20, x20, #0x1
  402498:	str	w0, [x21, #24]
  40249c:	b	402468 <ferror@plt+0xd78>
  4024a0:	cmp	w0, #0x3e
  4024a4:	b.ne	4024c0 <ferror@plt+0xdd0>  // b.any
  4024a8:	ldr	w0, [x21, #24]
  4024ac:	tbnz	w0, #2, 402794 <ferror@plt+0x10a4>
  4024b0:	orr	w0, w0, #0x1
  4024b4:	add	x20, x20, #0x1
  4024b8:	str	w0, [x21, #24]
  4024bc:	b	402468 <ferror@plt+0xd78>
  4024c0:	cmp	w0, #0x40
  4024c4:	b.ne	4024e4 <ferror@plt+0xdf4>  // b.any
  4024c8:	ldr	w0, [x21, #24]
  4024cc:	add	x20, x20, #0x1
  4024d0:	orr	w0, w0, #0x2
  4024d4:	str	w0, [x21, #24]
  4024d8:	b	402468 <ferror@plt+0xd78>
  4024dc:	cmp	w0, #0x3a
  4024e0:	b.eq	402724 <ferror@plt+0x1034>  // b.none
  4024e4:	mov	x0, x20
  4024e8:	mov	w1, #0x3a                  	// #58
  4024ec:	stp	x23, x24, [sp, #48]
  4024f0:	stp	x25, x26, [sp, #64]
  4024f4:	stp	x27, x28, [sp, #80]
  4024f8:	bl	4015f0 <strchr@plt>
  4024fc:	cbz	x0, 4027a0 <ferror@plt+0x10b0>
  402500:	strb	wzr, [x0], #1
  402504:	str	x0, [sp, #184]
  402508:	ldrb	w0, [x20]
  40250c:	str	w0, [sp, #140]
  402510:	cmp	w0, #0x42
  402514:	b.eq	402770 <ferror@plt+0x1080>  // b.none
  402518:	bl	4015b0 <__ctype_b_loc@plt>
  40251c:	mov	w27, #0x30                  	// #48
  402520:	ldr	x22, [x0]
  402524:	adrp	x1, 403000 <ferror@plt+0x1910>
  402528:	add	x1, x1, #0xbe0
  40252c:	mov	w23, #0x500                 	// #1280
  402530:	add	x28, x1, #0x1f8
  402534:	add	x1, x1, #0x39c
  402538:	str	x1, [sp, #144]
  40253c:	nop
  402540:	ubfiz	x0, x27, #1, #8
  402544:	stp	x28, x20, [sp, #96]
  402548:	and	x25, x27, #0xff
  40254c:	str	x28, [sp, #112]
  402550:	mov	x5, x25
  402554:	ldrh	w3, [x22, x0]
  402558:	mov	w26, w27
  40255c:	ldr	w0, [sp, #140]
  402560:	mov	w24, w0
  402564:	cbnz	w0, 4025fc <ferror@plt+0xf0c>
  402568:	b	402758 <ferror@plt+0x1068>
  40256c:	cmp	w19, #0x500
  402570:	mov	w6, w24
  402574:	b.ne	402594 <ferror@plt+0xea4>  // b.any
  402578:	str	x5, [sp, #120]
  40257c:	str	w3, [sp, #136]
  402580:	bl	401450 <__ctype_tolower_loc@plt>
  402584:	ldr	x0, [x0]
  402588:	ldr	w3, [sp, #136]
  40258c:	ldr	x5, [sp, #120]
  402590:	ldr	w6, [x0, x25, lsl #2]
  402594:	and	w3, w3, w23
  402598:	mov	x25, x5
  40259c:	cmp	w3, #0x500
  4025a0:	mov	w0, w27
  4025a4:	b.ne	4025c4 <ferror@plt+0xed4>  // b.any
  4025a8:	str	w3, [sp, #120]
  4025ac:	str	w6, [sp, #136]
  4025b0:	bl	401450 <__ctype_tolower_loc@plt>
  4025b4:	ldr	x0, [x0]
  4025b8:	ldr	w3, [sp, #120]
  4025bc:	ldr	w6, [sp, #136]
  4025c0:	ldr	w0, [x0, x26, lsl #2]
  4025c4:	cmp	w6, w0
  4025c8:	b.ne	40261c <ferror@plt+0xf2c>  // b.any
  4025cc:	ldr	x0, [sp, #96]
  4025d0:	ldrb	w26, [x0, #1]!
  4025d4:	str	x0, [sp, #96]
  4025d8:	ldr	x0, [sp, #104]
  4025dc:	and	x25, x26, #0xff
  4025e0:	mov	x27, x26
  4025e4:	mov	x5, x25
  4025e8:	ldrb	w24, [x0, #1]!
  4025ec:	str	x0, [sp, #104]
  4025f0:	ubfiz	x0, x26, #1, #8
  4025f4:	ldrh	w3, [x22, x0]
  4025f8:	cbz	w24, 402688 <ferror@plt+0xf98>
  4025fc:	ldrh	w19, [x22, w24, uxtw #1]
  402600:	and	x0, x24, #0xff
  402604:	str	x0, [sp, #128]
  402608:	mov	w25, w24
  40260c:	and	w19, w23, w19
  402610:	cbnz	w27, 40256c <ferror@plt+0xe7c>
  402614:	and	w3, w3, w23
  402618:	mov	x25, #0x0                   	// #0
  40261c:	cmp	w19, #0x500
  402620:	b.ne	40263c <ferror@plt+0xf4c>  // b.any
  402624:	str	w3, [sp, #96]
  402628:	bl	401450 <__ctype_tolower_loc@plt>
  40262c:	ldr	x0, [x0]
  402630:	ldr	x1, [sp, #128]
  402634:	ldr	w3, [sp, #96]
  402638:	ldr	w24, [x0, x1, lsl #2]
  40263c:	mov	w1, w27
  402640:	cmp	w3, #0x500
  402644:	b.ne	402654 <ferror@plt+0xf64>  // b.any
  402648:	bl	401450 <__ctype_tolower_loc@plt>
  40264c:	ldr	x0, [x0]
  402650:	ldr	w1, [x0, x25, lsl #2]
  402654:	cmp	w24, w1
  402658:	b.eq	4026b0 <ferror@plt+0xfc0>  // b.none
  40265c:	ldr	x0, [sp, #144]
  402660:	cmp	x0, x28
  402664:	b.eq	4027b0 <ferror@plt+0x10c0>  // b.none
  402668:	ldr	x0, [sp, #112]
  40266c:	add	x28, x28, #0xc
  402670:	ldr	w1, [x0, #20]
  402674:	ldur	w0, [x28, #-4]
  402678:	cmp	w1, w0
  40267c:	b.le	4027b0 <ferror@plt+0x10c0>
  402680:	ldrb	w27, [x28]
  402684:	b	402540 <ferror@plt+0xe50>
  402688:	ldrh	w19, [x22]
  40268c:	and	w3, w3, w23
  402690:	str	xzr, [sp, #128]
  402694:	and	w19, w23, w19
  402698:	b	40261c <ferror@plt+0xf2c>
  40269c:	ldr	w0, [x21, #24]
  4026a0:	add	x20, x20, #0x1
  4026a4:	orr	w0, w0, #0x8
  4026a8:	str	w0, [x21, #24]
  4026ac:	b	402468 <ferror@plt+0xd78>
  4026b0:	ldr	w0, [x28, #8]
  4026b4:	ldp	x23, x24, [sp, #48]
  4026b8:	ldp	x25, x26, [sp, #64]
  4026bc:	ldp	x27, x28, [sp, #80]
  4026c0:	str	w0, [x21, #28]
  4026c4:	ldr	x0, [sp, #168]
  4026c8:	ldr	x1, [sp, #184]
  4026cc:	str	x1, [x21, #16]
  4026d0:	ldr	w1, [x21, #24]
  4026d4:	cbz	x0, 4026e0 <ferror@plt+0xff0>
  4026d8:	ldr	x0, [sp, #168]
  4026dc:	strb	wzr, [x0]
  4026e0:	tbz	w1, #3, 4026f0 <ferror@plt+0x1000>
  4026e4:	mvn	w1, w1
  4026e8:	and	w1, w1, #0x7
  4026ec:	str	w1, [x21, #24]
  4026f0:	ldr	x0, [sp, #160]
  4026f4:	cbz	x0, 402708 <ferror@plt+0x1018>
  4026f8:	ldr	x0, [sp, #152]
  4026fc:	cbnz	x0, 402794 <ferror@plt+0x10a4>
  402700:	ldr	x0, [sp, #160]
  402704:	str	x0, [x21, #8]
  402708:	ldp	x19, x20, [sp, #16]
  40270c:	ldp	x21, x22, [sp, #32]
  402710:	ldr	x0, [sp, #176]
  402714:	ldp	x29, x30, [sp], #192
  402718:	b	4015d0 <free@plt>
  40271c:	str	x21, [x1, #256]
  402720:	b	40242c <ferror@plt+0xd3c>
  402724:	ldr	w1, [x21, #24]
  402728:	cbnz	w1, 402794 <ferror@plt+0x10a4>
  40272c:	ldr	x0, [sp, #168]
  402730:	add	x20, x20, #0x1
  402734:	str	x20, [x21, #16]
  402738:	cbz	x0, 4026f0 <ferror@plt+0x1000>
  40273c:	ldr	x0, [sp, #168]
  402740:	strb	wzr, [x0]
  402744:	b	4026e0 <ferror@plt+0xff0>
  402748:	str	xzr, [x21, #8]
  40274c:	str	xzr, [sp, #152]
  402750:	str	xzr, [sp, #168]
  402754:	b	402468 <ferror@plt+0xd78>
  402758:	ldrh	w19, [x22]
  40275c:	and	w3, w3, w23
  402760:	mov	x24, x0
  402764:	str	xzr, [sp, #128]
  402768:	and	w19, w23, w19
  40276c:	b	40261c <ferror@plt+0xf2c>
  402770:	ldrb	w0, [x20, #1]
  402774:	add	x20, x20, #0x1
  402778:	str	w0, [sp, #140]
  40277c:	b	402518 <ferror@plt+0xe28>
  402780:	ldr	x0, [sp, #152]
  402784:	stp	xzr, x0, [x21, #8]
  402788:	ldr	x0, [sp, #160]
  40278c:	cbnz	x0, 402700 <ferror@plt+0x1010>
  402790:	b	402708 <ferror@plt+0x1018>
  402794:	stp	x23, x24, [sp, #48]
  402798:	stp	x25, x26, [sp, #64]
  40279c:	stp	x27, x28, [sp, #80]
  4027a0:	adrp	x0, 403000 <ferror@plt+0x1910>
  4027a4:	ldr	x1, [sp, #176]
  4027a8:	add	x0, x0, #0xa10
  4027ac:	bl	402180 <ferror@plt+0xa90>
  4027b0:	adrp	x0, 403000 <ferror@plt+0x1910>
  4027b4:	mov	x1, x20
  4027b8:	add	x0, x0, #0xa30
  4027bc:	bl	402180 <ferror@plt+0xa90>
  4027c0:	stp	x23, x24, [sp, #48]
  4027c4:	stp	x25, x26, [sp, #64]
  4027c8:	stp	x27, x28, [sp, #80]
  4027cc:	bl	402310 <ferror@plt+0xc20>
  4027d0:	adrp	x1, 415000 <ferror@plt+0x13910>
  4027d4:	ldr	x1, [x1, #752]
  4027d8:	b	401420 <putc@plt>
  4027dc:	nop
  4027e0:	stp	x29, x30, [sp, #-64]!
  4027e4:	mov	x29, sp
  4027e8:	stp	x19, x20, [sp, #16]
  4027ec:	mov	x19, x0
  4027f0:	stp	x21, x22, [sp, #32]
  4027f4:	adrp	x21, 415000 <ferror@plt+0x13910>
  4027f8:	str	x23, [sp, #48]
  4027fc:	bl	4016a0 <__errno_location@plt>
  402800:	adrp	x2, 414000 <ferror@plt+0x12910>
  402804:	adrp	x1, 414000 <ferror@plt+0x12910>
  402808:	ldr	w20, [x0]
  40280c:	ldr	x2, [x2, #4048]
  402810:	mov	w0, w20
  402814:	ldr	x1, [x1, #4000]
  402818:	ldr	x23, [x2]
  40281c:	ldr	x22, [x1]
  402820:	bl	401540 <strerror@plt>
  402824:	mov	x2, x23
  402828:	mov	x4, x0
  40282c:	mov	x3, x19
  402830:	adrp	x1, 403000 <ferror@plt+0x1910>
  402834:	add	x1, x1, #0xf88
  402838:	mov	x0, x22
  40283c:	bl	4016c0 <fprintf@plt>
  402840:	bl	403718 <ferror@plt+0x2028>
  402844:	ldr	x1, [x21, #752]
  402848:	mov	w0, #0xa                   	// #10
  40284c:	bl	401430 <fputc@plt>
  402850:	ldr	x0, [x21, #752]
  402854:	bl	401630 <fflush@plt>
  402858:	add	w0, w20, #0x4
  40285c:	bl	4013c0 <exit@plt>
  402860:	mov	x12, #0x2040                	// #8256
  402864:	sub	sp, sp, x12
  402868:	stp	x29, x30, [sp]
  40286c:	mov	x29, sp
  402870:	stp	x21, x22, [sp, #32]
  402874:	cbz	x0, 40290c <ferror@plt+0x121c>
  402878:	adrp	x1, 403000 <ferror@plt+0x1910>
  40287c:	add	x1, x1, #0xf98
  402880:	stp	x19, x20, [sp, #16]
  402884:	stp	x23, x24, [sp, #48]
  402888:	mov	x24, x0
  40288c:	bl	401490 <fopen@plt>
  402890:	mov	x21, x0
  402894:	cbz	x0, 402928 <ferror@plt+0x1238>
  402898:	add	x20, sp, #0x40
  40289c:	mov	w22, #0x0                   	// #0
  4028a0:	adrp	x23, 415000 <ferror@plt+0x13910>
  4028a4:	b	4028c8 <ferror@plt+0x11d8>
  4028a8:	ldr	x3, [x23, #752]
  4028ac:	mov	x2, x19
  4028b0:	mov	x0, x20
  4028b4:	mov	x1, #0x1                   	// #1
  4028b8:	mov	w22, #0x1                   	// #1
  4028bc:	bl	401610 <fwrite@plt>
  4028c0:	cmp	x0, x19
  4028c4:	b.ne	402928 <ferror@plt+0x1238>  // b.any
  4028c8:	mov	x3, x21
  4028cc:	mov	x0, x20
  4028d0:	mov	x2, #0x2000                	// #8192
  4028d4:	mov	x1, #0x1                   	// #1
  4028d8:	bl	4015c0 <fread@plt>
  4028dc:	mov	x19, x0
  4028e0:	cbnz	x0, 4028a8 <ferror@plt+0x11b8>
  4028e4:	mov	x0, x21
  4028e8:	bl	401480 <fclose@plt>
  4028ec:	mov	w0, w22
  4028f0:	mov	x12, #0x2040                	// #8256
  4028f4:	ldp	x29, x30, [sp]
  4028f8:	ldp	x19, x20, [sp, #16]
  4028fc:	ldp	x21, x22, [sp, #32]
  402900:	ldp	x23, x24, [sp, #48]
  402904:	add	sp, sp, x12
  402908:	ret
  40290c:	mov	w22, #0x0                   	// #0
  402910:	mov	x12, #0x2040                	// #8256
  402914:	mov	w0, w22
  402918:	ldp	x29, x30, [sp]
  40291c:	ldp	x21, x22, [sp, #32]
  402920:	add	sp, sp, x12
  402924:	ret
  402928:	mov	x0, x24
  40292c:	bl	4027e0 <ferror@plt+0x10f0>
  402930:	stp	x29, x30, [sp, #-32]!
  402934:	mov	x29, sp
  402938:	stp	x19, x20, [sp, #16]
  40293c:	mov	x19, x1
  402940:	mov	w20, w0
  402944:	bl	401460 <tcgetattr@plt>
  402948:	ldrb	w5, [x19, #30]
  40294c:	mov	w6, #0xf                   	// #15
  402950:	ldrb	w10, [x19, #21]
  402954:	mov	w4, #0x4                   	// #4
  402958:	ldrb	w1, [x19, #19]
  40295c:	cmp	w5, #0x0
  402960:	ldrb	w12, [x19, #17]
  402964:	csel	w5, w5, w6, ne  // ne = any
  402968:	cmp	w10, #0x0
  40296c:	ldrb	w11, [x19, #20]
  402970:	csel	w10, w10, w4, ne  // ne = any
  402974:	mov	w3, #0x7f                  	// #127
  402978:	cmp	w1, #0x0
  40297c:	adrp	x4, 404000 <ferror@plt+0x2910>
  402980:	csel	w1, w1, w3, ne  // ne = any
  402984:	ldrb	w3, [x19, #32]
  402988:	cmp	w12, #0x0
  40298c:	mov	w2, #0x3                   	// #3
  402990:	ldr	q1, [x4, #48]
  402994:	csel	w12, w12, w2, ne  // ne = any
  402998:	mov	w0, #0x15                  	// #21
  40299c:	cmp	w11, #0x0
  4029a0:	ldr	q0, [x19]
  4029a4:	csel	w11, w11, w0, ne  // ne = any
  4029a8:	cmp	w3, #0x0
  4029ac:	mov	w0, #0x16                  	// #22
  4029b0:	ldrb	w2, [x19, #18]
  4029b4:	csel	w3, w3, w0, ne  // ne = any
  4029b8:	adrp	x0, 404000 <ferror@plt+0x2910>
  4029bc:	ldrb	w6, [x19, #29]
  4029c0:	ldrb	w9, [x19, #25]
  4029c4:	cmp	w2, #0x0
  4029c8:	and	v0.16b, v0.16b, v1.16b
  4029cc:	ldrb	w8, [x19, #26]
  4029d0:	ldr	q1, [x0, #64]
  4029d4:	mov	w0, #0x1c                  	// #28
  4029d8:	csel	w2, w2, w0, ne  // ne = any
  4029dc:	cmp	w6, #0x0
  4029e0:	ldrb	w7, [x19, #27]
  4029e4:	mov	w0, #0x12                  	// #18
  4029e8:	csel	w6, w6, w0, ne  // ne = any
  4029ec:	cmp	w9, #0x0
  4029f0:	ldrb	w4, [x19, #31]
  4029f4:	mov	w0, #0x11                  	// #17
  4029f8:	csel	w9, w9, w0, ne  // ne = any
  4029fc:	cmp	w8, #0x0
  402a00:	orr	v0.16b, v0.16b, v1.16b
  402a04:	mov	w0, #0x13                  	// #19
  402a08:	csel	w8, w8, w0, ne  // ne = any
  402a0c:	cmp	w7, #0x0
  402a10:	mov	w0, #0x1a                  	// #26
  402a14:	csel	w7, w7, w0, ne  // ne = any
  402a18:	cmp	w4, #0x0
  402a1c:	mov	w0, #0x17                  	// #23
  402a20:	csel	w4, w4, w0, ne  // ne = any
  402a24:	strb	w12, [x19, #17]
  402a28:	strb	w2, [x19, #18]
  402a2c:	mov	w0, w20
  402a30:	strb	w1, [x19, #19]
  402a34:	mov	x2, x19
  402a38:	strb	w11, [x19, #20]
  402a3c:	mov	w1, #0x1                   	// #1
  402a40:	strb	w10, [x19, #21]
  402a44:	strb	w9, [x19, #25]
  402a48:	strb	w8, [x19, #26]
  402a4c:	strb	w7, [x19, #27]
  402a50:	strb	w6, [x19, #29]
  402a54:	strb	w5, [x19, #30]
  402a58:	strb	w4, [x19, #31]
  402a5c:	strb	w3, [x19, #32]
  402a60:	str	q0, [x19]
  402a64:	ldp	x19, x20, [sp, #16]
  402a68:	ldp	x29, x30, [sp], #32
  402a6c:	b	401660 <tcsetattr@plt>
  402a70:	stp	x29, x30, [sp, #-64]!
  402a74:	mov	x29, sp
  402a78:	stp	x19, x20, [sp, #16]
  402a7c:	mov	x19, x0
  402a80:	stp	x21, x22, [sp, #32]
  402a84:	mov	w22, w2
  402a88:	mov	w21, w3
  402a8c:	ldrb	w0, [x0, #19]
  402a90:	cbz	w0, 402ad8 <ferror@plt+0x13e8>
  402a94:	tbnz	w1, #31, 402aa0 <ferror@plt+0x13b0>
  402a98:	and	w20, w1, #0xff
  402a9c:	strb	w20, [x19, #19]
  402aa0:	ldrb	w0, [x19, #17]
  402aa4:	cbz	w0, 402b30 <ferror@plt+0x1440>
  402aa8:	tbnz	w22, #31, 402ab4 <ferror@plt+0x13c4>
  402aac:	and	w22, w22, #0xff
  402ab0:	strb	w22, [x19, #17]
  402ab4:	ldrb	w0, [x19, #20]
  402ab8:	cbz	w0, 402b40 <ferror@plt+0x1450>
  402abc:	tbnz	w21, #31, 402ac8 <ferror@plt+0x13d8>
  402ac0:	and	w21, w21, #0xff
  402ac4:	strb	w21, [x19, #20]
  402ac8:	ldp	x19, x20, [sp, #16]
  402acc:	ldp	x21, x22, [sp, #32]
  402ad0:	ldp	x29, x30, [sp], #64
  402ad4:	ret
  402ad8:	tbz	w1, #31, 402a98 <ferror@plt+0x13a8>
  402adc:	adrp	x0, 414000 <ferror@plt+0x12910>
  402ae0:	mov	w20, #0x7f                  	// #127
  402ae4:	ldr	x0, [x0, #4064]
  402ae8:	ldr	x0, [x0]
  402aec:	ldr	x1, [x0, #16]
  402af0:	ldrb	w1, [x1, #15]
  402af4:	cbz	w1, 402a9c <ferror@plt+0x13ac>
  402af8:	ldr	x0, [x0, #32]
  402afc:	str	x23, [sp, #48]
  402b00:	ldr	x23, [x0, #440]
  402b04:	sub	x0, x23, #0x1
  402b08:	cmn	x0, #0x3
  402b0c:	b.hi	402b50 <ferror@plt+0x1460>  // b.pmore
  402b10:	mov	x0, x23
  402b14:	bl	4013b0 <strlen@plt>
  402b18:	cmp	x0, #0x1
  402b1c:	b.ne	402b50 <ferror@plt+0x1460>  // b.any
  402b20:	ldrb	w20, [x23]
  402b24:	ldr	x23, [sp, #48]
  402b28:	strb	w20, [x19, #19]
  402b2c:	b	402aa0 <ferror@plt+0x13b0>
  402b30:	tbz	w22, #31, 402aac <ferror@plt+0x13bc>
  402b34:	mov	w22, #0x3                   	// #3
  402b38:	strb	w22, [x19, #17]
  402b3c:	b	402ab4 <ferror@plt+0x13c4>
  402b40:	tbz	w21, #31, 402ac0 <ferror@plt+0x13d0>
  402b44:	mov	w21, #0x15                  	// #21
  402b48:	strb	w21, [x19, #20]
  402b4c:	b	402ac8 <ferror@plt+0x13d8>
  402b50:	ldr	x23, [sp, #48]
  402b54:	strb	w20, [x19, #19]
  402b58:	b	402aa0 <ferror@plt+0x13b0>
  402b5c:	nop
  402b60:	adrp	x1, 414000 <ferror@plt+0x12910>
  402b64:	adrp	x2, 404000 <ferror@plt+0x2910>
  402b68:	ldr	d0, [x0]
  402b6c:	mov	x4, #0xfffffffffffffeff    	// #-257
  402b70:	ldr	d1, [x2, #80]
  402b74:	movk	x4, #0xfffb, lsl #32
  402b78:	ldr	x2, [x1, #4064]
  402b7c:	orr	v0.8b, v0.8b, v1.8b
  402b80:	ldr	w1, [x0, #12]
  402b84:	ldr	x3, [x2]
  402b88:	orr	w5, w1, #0x8
  402b8c:	ldr	x2, [x0]
  402b90:	ldr	x3, [x3, #32]
  402b94:	and	x2, x2, x4
  402b98:	ldr	x3, [x3, #824]
  402b9c:	str	w5, [x0, #12]
  402ba0:	str	d0, [x0]
  402ba4:	sub	x4, x3, #0x1
  402ba8:	cmn	x4, #0x3
  402bac:	b.hi	402bbc <ferror@plt+0x14cc>  // b.pmore
  402bb0:	ldrb	w4, [x3]
  402bb4:	cmp	w4, #0xa
  402bb8:	b.eq	402bc8 <ferror@plt+0x14d8>  // b.none
  402bbc:	orr	w1, w1, #0x38
  402bc0:	str	w1, [x0, #12]
  402bc4:	ret
  402bc8:	ldrb	w3, [x3, #1]
  402bcc:	cbnz	w3, 402bbc <ferror@plt+0x14cc>
  402bd0:	str	x2, [x0]
  402bd4:	b	402bbc <ferror@plt+0x14cc>
  402bd8:	stp	x29, x30, [sp, #-96]!
  402bdc:	mov	x29, sp
  402be0:	stp	x19, x20, [sp, #16]
  402be4:	stp	x21, x22, [sp, #32]
  402be8:	cbz	x1, 402bfc <ferror@plt+0x150c>
  402bec:	ldr	w2, [x1, #4]
  402bf0:	mov	w3, #0x182c                	// #6188
  402bf4:	ands	w2, w2, w3
  402bf8:	b.ne	402e18 <ferror@plt+0x1728>  // b.any
  402bfc:	adrp	x19, 415000 <ferror@plt+0x13910>
  402c00:	add	x0, x19, #0x2f0
  402c04:	ldrb	w1, [x0, #8]
  402c08:	cbnz	w1, 402d3c <ferror@plt+0x164c>
  402c0c:	ldrb	w0, [x0, #9]
  402c10:	cbz	w0, 402d2c <ferror@plt+0x163c>
  402c14:	adrp	x20, 414000 <ferror@plt+0x12910>
  402c18:	ldr	x0, [x20, #4064]
  402c1c:	ldr	x2, [x0]
  402c20:	ldr	x1, [x2, #32]
  402c24:	ldr	x0, [x1, #1104]
  402c28:	sub	x3, x0, #0x1
  402c2c:	cmn	x3, #0x3
  402c30:	b.ls	402f28 <ferror@plt+0x1838>  // b.plast
  402c34:	ldr	x0, [x1, #384]
  402c38:	mov	w22, #0x0                   	// #0
  402c3c:	sub	x3, x0, #0x1
  402c40:	cmn	x3, #0x3
  402c44:	b.ls	402f70 <ferror@plt+0x1880>  // b.plast
  402c48:	ldr	x0, [x1, #392]
  402c4c:	sub	x3, x0, #0x1
  402c50:	cmn	x3, #0x3
  402c54:	b.hi	402d84 <ferror@plt+0x1694>  // b.pmore
  402c58:	mov	w1, #0x0                   	// #0
  402c5c:	stp	x23, x24, [sp, #48]
  402c60:	adrp	x23, 402000 <ferror@plt+0x910>
  402c64:	add	x2, x23, #0x7d0
  402c68:	bl	401400 <tputs@plt>
  402c6c:	ldr	x0, [x20, #4064]
  402c70:	mov	w22, #0x1                   	// #1
  402c74:	ldp	x23, x24, [sp, #48]
  402c78:	ldr	x2, [x0]
  402c7c:	ldr	x1, [x2, #32]
  402c80:	ldr	x0, [x1, #2160]
  402c84:	sub	x3, x0, #0x1
  402c88:	cmn	x3, #0x3
  402c8c:	b.hi	402d94 <ferror@plt+0x16a4>  // b.pmore
  402c90:	stp	x23, x24, [sp, #48]
  402c94:	adrp	x23, 402000 <ferror@plt+0x910>
  402c98:	mov	w1, #0x0                   	// #0
  402c9c:	add	x2, x23, #0x7d0
  402ca0:	bl	401400 <tputs@plt>
  402ca4:	mov	w22, #0x1                   	// #1
  402ca8:	ldr	x0, [x20, #4064]
  402cac:	ldp	x23, x24, [sp, #48]
  402cb0:	ldr	x2, [x0]
  402cb4:	ldr	x1, [x2, #32]
  402cb8:	ldr	x2, [x2, #24]
  402cbc:	ldrsh	w0, [x2, #2]
  402cc0:	mvn	w21, w0
  402cc4:	cmp	w0, #0x8
  402cc8:	lsr	w21, w21, #31
  402ccc:	csel	w21, w21, wzr, ne  // ne = any
  402cd0:	cbz	w21, 402ce4 <ferror@plt+0x15f4>
  402cd4:	ldr	x0, [x1, #1056]
  402cd8:	sub	x0, x0, #0x1
  402cdc:	cmn	x0, #0x3
  402ce0:	b.ls	403000 <ferror@plt+0x1910>  // b.plast
  402ce4:	add	x0, x19, #0x2f0
  402ce8:	ldrb	w0, [x0, #8]
  402cec:	cbz	w0, 402fa4 <ferror@plt+0x18b4>
  402cf0:	ldr	x0, [x1, #1000]
  402cf4:	cbz	x0, 402fa4 <ferror@plt+0x18b4>
  402cf8:	add	x19, x19, #0x2f0
  402cfc:	bl	402860 <ferror@plt+0x1170>
  402d00:	and	w1, w0, #0xff
  402d04:	ldr	x20, [x20, #4064]
  402d08:	ldrb	w0, [x19, #8]
  402d0c:	cbnz	w0, 402fc0 <ferror@plt+0x18d0>
  402d10:	ldr	x0, [x20]
  402d14:	ldr	x2, [x0, #32]
  402d18:	ldr	x0, [x2, #400]
  402d1c:	sub	x2, x0, #0x1
  402d20:	cmn	x2, #0x3
  402d24:	b.ls	402fdc <ferror@plt+0x18ec>  // b.plast
  402d28:	orr	w0, w1, w22
  402d2c:	ldp	x19, x20, [sp, #16]
  402d30:	ldp	x21, x22, [sp, #32]
  402d34:	ldp	x29, x30, [sp], #96
  402d38:	ret
  402d3c:	adrp	x20, 414000 <ferror@plt+0x12910>
  402d40:	ldr	x0, [x20, #4064]
  402d44:	ldr	x2, [x0]
  402d48:	ldr	x1, [x2, #32]
  402d4c:	ldr	x0, [x1, #1104]
  402d50:	sub	x3, x0, #0x1
  402d54:	cmn	x3, #0x3
  402d58:	b.ls	402f28 <ferror@plt+0x1838>  // b.plast
  402d5c:	ldr	x0, [x1, #976]
  402d60:	cbz	x0, 402f5c <ferror@plt+0x186c>
  402d64:	cmn	x0, #0x1
  402d68:	b.ne	402f70 <ferror@plt+0x1880>  // b.any
  402d6c:	mov	w22, #0x0                   	// #0
  402d70:	ldr	x0, [x1, #984]
  402d74:	cbz	x0, 402c48 <ferror@plt+0x1558>
  402d78:	sub	x3, x0, #0x1
  402d7c:	cmn	x3, #0x3
  402d80:	b.ls	402c58 <ferror@plt+0x1568>  // b.plast
  402d84:	ldr	x0, [x1, #2160]
  402d88:	sub	x3, x0, #0x1
  402d8c:	cmn	x3, #0x3
  402d90:	b.ls	402c90 <ferror@plt+0x15a0>  // b.plast
  402d94:	ldr	x0, [x1, #2944]
  402d98:	sub	x3, x0, #0x1
  402d9c:	cmn	x3, #0x3
  402da0:	b.ls	4030cc <ferror@plt+0x19dc>  // b.plast
  402da4:	ldr	x0, [x1, #2736]
  402da8:	sub	x3, x0, #0x1
  402dac:	cmn	x3, #0x3
  402db0:	b.hi	402e2c <ferror@plt+0x173c>  // b.pmore
  402db4:	ldr	x3, [x1, #2744]
  402db8:	sub	x3, x3, #0x1
  402dbc:	cmn	x3, #0x3
  402dc0:	b.hi	402e2c <ferror@plt+0x173c>  // b.pmore
  402dc4:	mov	x1, #0x0                   	// #0
  402dc8:	bl	4014d0 <tparm@plt>
  402dcc:	sub	x1, x0, #0x1
  402dd0:	cmn	x1, #0x3
  402dd4:	b.ls	403110 <ferror@plt+0x1a20>  // b.plast
  402dd8:	ldr	x0, [x20, #4064]
  402ddc:	ldr	x0, [x0]
  402de0:	ldp	x1, x0, [x0, #24]
  402de4:	ldrsh	w1, [x1]
  402de8:	ldr	x0, [x0, #2744]
  402dec:	sub	w1, w1, #0x1
  402df0:	sxtw	x1, w1
  402df4:	bl	4014d0 <tparm@plt>
  402df8:	sub	x1, x0, #0x1
  402dfc:	cmn	x1, #0x3
  402e00:	b.ls	4030f0 <ferror@plt+0x1a00>  // b.plast
  402e04:	nop
  402e08:	ldr	x0, [x20, #4064]
  402e0c:	ldr	x2, [x0]
  402e10:	ldr	x1, [x2, #32]
  402e14:	b	402cb8 <ferror@plt+0x15c8>
  402e18:	str	w2, [x1, #4]
  402e1c:	mov	x2, x1
  402e20:	mov	w1, #0x1                   	// #1
  402e24:	bl	401660 <tcsetattr@plt>
  402e28:	b	402bfc <ferror@plt+0x150c>
  402e2c:	ldr	x0, [x1, #2168]
  402e30:	sub	x0, x0, #0x1
  402e34:	cmn	x0, #0x3
  402e38:	b.hi	402cb8 <ferror@plt+0x15c8>  // b.pmore
  402e3c:	ldr	x0, [x1, #2176]
  402e40:	sub	x0, x0, #0x1
  402e44:	cmn	x0, #0x3
  402e48:	b.hi	402cb8 <ferror@plt+0x15c8>  // b.pmore
  402e4c:	ldr	x0, [x1, #16]
  402e50:	stp	x23, x24, [sp, #48]
  402e54:	sub	x1, x0, #0x1
  402e58:	cmn	x1, #0x3
  402e5c:	b.hi	403140 <ferror@plt+0x1a50>  // b.pmore
  402e60:	adrp	x23, 402000 <ferror@plt+0x910>
  402e64:	mov	w1, #0x0                   	// #0
  402e68:	add	x2, x23, #0x7d0
  402e6c:	bl	401400 <tputs@plt>
  402e70:	ldr	x21, [x20, #4064]
  402e74:	ldr	x2, [x21]
  402e78:	ldr	x1, [x2, #32]
  402e7c:	ldr	x0, [x1, #2168]
  402e80:	sub	x3, x0, #0x1
  402e84:	cmn	x3, #0x3
  402e88:	b.ls	403220 <ferror@plt+0x1b30>  // b.plast
  402e8c:	ldr	x2, [x2, #24]
  402e90:	ldr	x0, [x1, #896]
  402e94:	ldrsh	w2, [x2]
  402e98:	sub	x3, x0, #0x1
  402e9c:	cmn	x3, #0x3
  402ea0:	b.ls	4031d8 <ferror@plt+0x1ae8>  // b.plast
  402ea4:	ldr	x22, [x20, #4064]
  402ea8:	cmp	w2, #0x1
  402eac:	mov	w21, #0x0                   	// #0
  402eb0:	b.le	402ee4 <ferror@plt+0x17f4>
  402eb4:	nop
  402eb8:	ldr	x1, [x19, #752]
  402ebc:	mov	w0, #0x20                  	// #32
  402ec0:	add	w21, w21, #0x1
  402ec4:	bl	401420 <putc@plt>
  402ec8:	ldr	x1, [x22]
  402ecc:	ldr	x0, [x1, #24]
  402ed0:	ldrsh	w0, [x0]
  402ed4:	sub	w0, w0, #0x1
  402ed8:	cmp	w0, w21
  402edc:	b.gt	402eb8 <ferror@plt+0x17c8>
  402ee0:	ldr	x1, [x1, #32]
  402ee4:	ldr	x0, [x1, #2176]
  402ee8:	sub	x2, x0, #0x1
  402eec:	cmn	x2, #0x3
  402ef0:	b.ls	403200 <ferror@plt+0x1b10>  // b.plast
  402ef4:	ldr	x0, [x1, #16]
  402ef8:	sub	x1, x0, #0x1
  402efc:	cmn	x1, #0x3
  402f00:	b.ls	402c94 <ferror@plt+0x15a4>  // b.plast
  402f04:	ldr	x1, [x19, #752]
  402f08:	mov	w0, #0xd                   	// #13
  402f0c:	mov	w22, #0x1                   	// #1
  402f10:	bl	401420 <putc@plt>
  402f14:	ldr	x0, [x20, #4064]
  402f18:	ldp	x23, x24, [sp, #48]
  402f1c:	ldr	x2, [x0]
  402f20:	ldr	x1, [x2, #32]
  402f24:	b	402cb8 <ferror@plt+0x15c8>
  402f28:	bl	401520 <system@plt>
  402f2c:	add	x0, x19, #0x2f0
  402f30:	ldrb	w0, [x0, #8]
  402f34:	cbnz	w0, 403130 <ferror@plt+0x1a40>
  402f38:	ldr	x0, [x20, #4064]
  402f3c:	mov	w22, #0x0                   	// #0
  402f40:	ldr	x2, [x0]
  402f44:	ldr	x1, [x2, #32]
  402f48:	ldr	x0, [x1, #384]
  402f4c:	sub	x3, x0, #0x1
  402f50:	cmn	x3, #0x3
  402f54:	b.hi	402c48 <ferror@plt+0x1558>  // b.pmore
  402f58:	b	402f70 <ferror@plt+0x1880>
  402f5c:	ldr	x0, [x1, #384]
  402f60:	sub	x3, x0, #0x1
  402f64:	cmn	x3, #0x3
  402f68:	b.hi	402d6c <ferror@plt+0x167c>  // b.pmore
  402f6c:	nop
  402f70:	mov	w1, #0x0                   	// #0
  402f74:	stp	x23, x24, [sp, #48]
  402f78:	adrp	x23, 402000 <ferror@plt+0x910>
  402f7c:	add	x2, x23, #0x7d0
  402f80:	bl	401400 <tputs@plt>
  402f84:	ldr	x0, [x20, #4064]
  402f88:	add	x1, x19, #0x2f0
  402f8c:	ldrb	w22, [x1, #8]
  402f90:	ldr	x2, [x0]
  402f94:	ldr	x1, [x2, #32]
  402f98:	cbz	w22, 4030bc <ferror@plt+0x19cc>
  402f9c:	ldp	x23, x24, [sp, #48]
  402fa0:	b	402d70 <ferror@plt+0x1680>
  402fa4:	ldr	x0, [x1, #408]
  402fa8:	add	x19, x19, #0x2f0
  402fac:	bl	402860 <ferror@plt+0x1170>
  402fb0:	and	w1, w0, #0xff
  402fb4:	ldrb	w0, [x19, #8]
  402fb8:	ldr	x20, [x20, #4064]
  402fbc:	cbz	w0, 402d10 <ferror@plt+0x1620>
  402fc0:	ldr	x0, [x20]
  402fc4:	ldr	x2, [x0, #32]
  402fc8:	ldr	x0, [x2, #992]
  402fcc:	cbz	x0, 402d18 <ferror@plt+0x1628>
  402fd0:	sub	x2, x0, #0x1
  402fd4:	cmn	x2, #0x3
  402fd8:	b.hi	402d28 <ferror@plt+0x1638>  // b.pmore
  402fdc:	mov	w1, #0x0                   	// #0
  402fe0:	adrp	x2, 402000 <ferror@plt+0x910>
  402fe4:	add	x2, x2, #0x7d0
  402fe8:	bl	401400 <tputs@plt>
  402fec:	mov	w0, #0x1                   	// #1
  402ff0:	ldp	x19, x20, [sp, #16]
  402ff4:	ldp	x21, x22, [sp, #32]
  402ff8:	ldp	x29, x30, [sp], #96
  402ffc:	ret
  403000:	ldr	x0, [x1, #32]
  403004:	sub	x0, x0, #0x1
  403008:	cmn	x0, #0x3
  40300c:	b.hi	402ce4 <ferror@plt+0x15f4>  // b.pmore
  403010:	ldr	x0, [x1, #16]
  403014:	stp	x23, x24, [sp, #48]
  403018:	stp	x25, x26, [sp, #64]
  40301c:	sub	x1, x0, #0x1
  403020:	ldrsh	w26, [x2]
  403024:	cmn	x1, #0x3
  403028:	b.hi	4031b0 <ferror@plt+0x1ac0>  // b.pmore
  40302c:	adrp	x23, 402000 <ferror@plt+0x910>
  403030:	mov	w1, #0x0                   	// #0
  403034:	add	x2, x23, #0x7d0
  403038:	bl	401400 <tputs@plt>
  40303c:	ldr	x24, [x20, #4064]
  403040:	add	x25, x23, #0x7d0
  403044:	mov	x2, x25
  403048:	mov	w1, #0x0                   	// #0
  40304c:	ldr	x0, [x24]
  403050:	ldr	x0, [x0, #32]
  403054:	ldr	x0, [x0, #32]
  403058:	bl	401400 <tputs@plt>
  40305c:	ldr	x0, [x24]
  403060:	ldr	x1, [x0, #24]
  403064:	ldrsh	w2, [x1, #2]
  403068:	cmp	w2, #0x1
  40306c:	b.le	4031c4 <ferror@plt+0x1ad4>
  403070:	cmp	w26, w2
  403074:	mov	w22, w2
  403078:	b.ge	403150 <ferror@plt+0x1a60>  // b.tcont
  40307c:	strh	w26, [x1, #2]
  403080:	ldr	x0, [x0, #32]
  403084:	ldr	x0, [x0, #16]
  403088:	sub	x1, x0, #0x1
  40308c:	cmn	x1, #0x3
  403090:	b.hi	40323c <ferror@plt+0x1b4c>  // b.pmore
  403094:	add	x2, x23, #0x7d0
  403098:	mov	w1, #0x0                   	// #0
  40309c:	bl	401400 <tputs@plt>
  4030a0:	mov	w22, w21
  4030a4:	ldr	x0, [x20, #4064]
  4030a8:	ldp	x23, x24, [sp, #48]
  4030ac:	ldr	x0, [x0]
  4030b0:	ldp	x25, x26, [sp, #64]
  4030b4:	ldr	x1, [x0, #32]
  4030b8:	b	402ce4 <ferror@plt+0x15f4>
  4030bc:	mov	w22, #0x1                   	// #1
  4030c0:	ldp	x23, x24, [sp, #48]
  4030c4:	ldr	x0, [x1, #392]
  4030c8:	b	402c4c <ferror@plt+0x155c>
  4030cc:	ldr	x2, [x2, #24]
  4030d0:	mov	x1, #0x0                   	// #0
  4030d4:	ldrsh	w2, [x2]
  4030d8:	sub	w2, w2, #0x1
  4030dc:	sxtw	x2, w2
  4030e0:	bl	4014d0 <tparm@plt>
  4030e4:	sub	x1, x0, #0x1
  4030e8:	cmn	x1, #0x3
  4030ec:	b.hi	402e08 <ferror@plt+0x1718>  // b.pmore
  4030f0:	stp	x23, x24, [sp, #48]
  4030f4:	adrp	x23, 402000 <ferror@plt+0x910>
  4030f8:	mov	w1, #0x0                   	// #0
  4030fc:	add	x2, x23, #0x7d0
  403100:	mov	w22, #0x1                   	// #1
  403104:	bl	401400 <tputs@plt>
  403108:	ldp	x23, x24, [sp, #48]
  40310c:	b	402e08 <ferror@plt+0x1718>
  403110:	stp	x23, x24, [sp, #48]
  403114:	adrp	x23, 402000 <ferror@plt+0x910>
  403118:	mov	w1, #0x0                   	// #0
  40311c:	add	x2, x23, #0x7d0
  403120:	mov	w22, #0x1                   	// #1
  403124:	bl	401400 <tputs@plt>
  403128:	ldp	x23, x24, [sp, #48]
  40312c:	b	402dd8 <ferror@plt+0x16e8>
  403130:	ldr	x0, [x20, #4064]
  403134:	ldr	x2, [x0]
  403138:	ldr	x1, [x2, #32]
  40313c:	b	402d5c <ferror@plt+0x166c>
  403140:	ldr	x1, [x19, #752]
  403144:	mov	w0, #0xd                   	// #13
  403148:	bl	401420 <putc@plt>
  40314c:	b	402e70 <ferror@plt+0x1780>
  403150:	b.le	403080 <ferror@plt+0x1990>
  403154:	stp	x27, x28, [sp, #80]
  403158:	adrp	x28, 403000 <ferror@plt+0x1910>
  40315c:	adrp	x27, 403000 <ferror@plt+0x1910>
  403160:	add	x28, x28, #0xfa0
  403164:	add	x27, x27, #0xfa8
  403168:	ldr	x0, [x19, #752]
  40316c:	mov	x3, x28
  403170:	mov	x1, x27
  403174:	bl	4016c0 <fprintf@plt>
  403178:	ldr	x0, [x24]
  40317c:	mov	x2, x25
  403180:	mov	w1, #0x0                   	// #0
  403184:	ldr	x0, [x0, #32]
  403188:	ldr	x0, [x0, #1056]
  40318c:	bl	401400 <tputs@plt>
  403190:	ldr	x0, [x24]
  403194:	ldr	x1, [x0, #24]
  403198:	ldrsh	w2, [x1, #2]
  40319c:	add	w22, w22, w2
  4031a0:	cmp	w26, w22
  4031a4:	b.gt	403168 <ferror@plt+0x1a78>
  4031a8:	ldp	x27, x28, [sp, #80]
  4031ac:	b	403080 <ferror@plt+0x1990>
  4031b0:	ldr	x1, [x19, #752]
  4031b4:	adrp	x23, 402000 <ferror@plt+0x910>
  4031b8:	mov	w0, #0xd                   	// #13
  4031bc:	bl	401420 <putc@plt>
  4031c0:	b	40303c <ferror@plt+0x194c>
  4031c4:	mov	w22, w21
  4031c8:	ldr	x1, [x0, #32]
  4031cc:	ldp	x23, x24, [sp, #48]
  4031d0:	ldp	x25, x26, [sp, #64]
  4031d4:	b	402ce4 <ferror@plt+0x15f4>
  4031d8:	sub	w1, w2, #0x1
  4031dc:	sxtw	x1, w1
  4031e0:	bl	4014d0 <tparm@plt>
  4031e4:	sub	x1, x0, #0x1
  4031e8:	cmn	x1, #0x3
  4031ec:	b.ls	403264 <ferror@plt+0x1b74>  // b.plast
  4031f0:	ldr	x0, [x20, #4064]
  4031f4:	ldr	x0, [x0]
  4031f8:	ldr	x1, [x0, #32]
  4031fc:	b	402ee4 <ferror@plt+0x17f4>
  403200:	mov	w1, #0x0                   	// #0
  403204:	adrp	x23, 402000 <ferror@plt+0x910>
  403208:	add	x2, x23, #0x7d0
  40320c:	bl	401400 <tputs@plt>
  403210:	ldr	x0, [x20, #4064]
  403214:	ldr	x0, [x0]
  403218:	ldr	x1, [x0, #32]
  40321c:	b	402ef4 <ferror@plt+0x1804>
  403220:	mov	w1, #0x0                   	// #0
  403224:	adrp	x23, 402000 <ferror@plt+0x910>
  403228:	add	x2, x23, #0x7d0
  40322c:	bl	401400 <tputs@plt>
  403230:	ldr	x2, [x21]
  403234:	ldr	x1, [x2, #32]
  403238:	b	402e8c <ferror@plt+0x179c>
  40323c:	ldr	x1, [x19, #752]
  403240:	mov	w0, #0xd                   	// #13
  403244:	mov	w22, w21
  403248:	bl	401420 <putc@plt>
  40324c:	ldr	x0, [x20, #4064]
  403250:	ldp	x23, x24, [sp, #48]
  403254:	ldr	x0, [x0]
  403258:	ldp	x25, x26, [sp, #64]
  40325c:	ldr	x1, [x0, #32]
  403260:	b	402ce4 <ferror@plt+0x15f4>
  403264:	adrp	x23, 402000 <ferror@plt+0x910>
  403268:	mov	w1, #0x0                   	// #0
  40326c:	add	x2, x23, #0x7d0
  403270:	bl	401400 <tputs@plt>
  403274:	b	4031f0 <ferror@plt+0x1b00>
  403278:	adrp	x4, 415000 <ferror@plt+0x13910>
  40327c:	add	x3, x4, #0x2f0
  403280:	str	x0, [x4, #752]
  403284:	strb	w1, [x3, #8]
  403288:	strb	w2, [x3, #9]
  40328c:	ret
  403290:	adrp	x0, 415000 <ferror@plt+0x13910>
  403294:	ldr	x0, [x0, #752]
  403298:	cbz	x0, 4032a0 <ferror@plt+0x1bb0>
  40329c:	b	401630 <fflush@plt>
  4032a0:	ret
  4032a4:	nop
  4032a8:	stp	x29, x30, [sp, #-48]!
  4032ac:	mov	x29, sp
  4032b0:	stp	x19, x20, [sp, #16]
  4032b4:	mov	x20, x0
  4032b8:	stp	x21, x22, [sp, #32]
  4032bc:	mov	x21, x1
  4032c0:	ldrb	w0, [x0, #19]
  4032c4:	ldrb	w22, [x1, #19]
  4032c8:	cmp	w0, #0x7f
  4032cc:	ccmp	w22, w0, #0x0, eq  // eq = none
  4032d0:	b.eq	403360 <ferror@plt+0x1c70>  // b.none
  4032d4:	adrp	x2, 414000 <ferror@plt+0x12910>
  4032d8:	cmp	w22, w0
  4032dc:	adrp	x3, 403000 <ferror@plt+0x1910>
  4032e0:	adrp	x0, 403000 <ferror@plt+0x1910>
  4032e4:	ldr	x19, [x2, #4000]
  4032e8:	add	x0, x0, #0xfb8
  4032ec:	add	x3, x3, #0xfb0
  4032f0:	adrp	x2, 403000 <ferror@plt+0x1910>
  4032f4:	csel	x3, x3, x0, ne  // ne = any
  4032f8:	adrp	x1, 403000 <ferror@plt+0x1910>
  4032fc:	ldr	x0, [x19]
  403300:	add	x2, x2, #0xfc0
  403304:	add	x1, x1, #0xfc8
  403308:	bl	4016c0 <fprintf@plt>
  40330c:	cbz	w22, 403504 <ferror@plt+0x1e14>
  403310:	cmp	w22, #0x7f
  403314:	ldr	x0, [x19]
  403318:	b.eq	4035dc <ferror@plt+0x1eec>  // b.none
  40331c:	adrp	x1, 414000 <ferror@plt+0x12910>
  403320:	ldr	x1, [x1, #4064]
  403324:	ldr	x1, [x1]
  403328:	ldr	x1, [x1, #32]
  40332c:	ldr	x1, [x1, #440]
  403330:	cbz	x1, 403340 <ferror@plt+0x1c50>
  403334:	ldrb	w2, [x1]
  403338:	cmp	w2, w22
  40333c:	b.eq	403564 <ferror@plt+0x1e74>  // b.none
  403340:	cmp	w22, #0x1f
  403344:	b.hi	403520 <ferror@plt+0x1e30>  // b.pmore
  403348:	eor	w3, w22, #0x40
  40334c:	adrp	x1, 403000 <ferror@plt+0x1910>
  403350:	mov	w2, w3
  403354:	add	x1, x1, #0xff8
  403358:	bl	4016c0 <fprintf@plt>
  40335c:	nop
  403360:	ldrb	w0, [x20, #20]
  403364:	ldrb	w22, [x21, #20]
  403368:	cmp	w22, w0
  40336c:	ccmp	w0, #0x15, #0x0, eq  // eq = none
  403370:	b.eq	4033fc <ferror@plt+0x1d0c>  // b.none
  403374:	adrp	x2, 414000 <ferror@plt+0x12910>
  403378:	cmp	w22, w0
  40337c:	adrp	x3, 403000 <ferror@plt+0x1910>
  403380:	adrp	x0, 403000 <ferror@plt+0x1910>
  403384:	ldr	x19, [x2, #4000]
  403388:	add	x0, x0, #0xfb8
  40338c:	add	x3, x3, #0xfb0
  403390:	adrp	x2, 404000 <ferror@plt+0x2910>
  403394:	csel	x3, x3, x0, ne  // ne = any
  403398:	adrp	x1, 403000 <ferror@plt+0x1910>
  40339c:	ldr	x0, [x19]
  4033a0:	add	x2, x2, #0x18
  4033a4:	add	x1, x1, #0xfc8
  4033a8:	bl	4016c0 <fprintf@plt>
  4033ac:	cbz	w22, 4034c8 <ferror@plt+0x1dd8>
  4033b0:	cmp	w22, #0x7f
  4033b4:	ldr	x0, [x19]
  4033b8:	b.eq	4035f8 <ferror@plt+0x1f08>  // b.none
  4033bc:	adrp	x1, 414000 <ferror@plt+0x12910>
  4033c0:	ldr	x1, [x1, #4064]
  4033c4:	ldr	x1, [x1]
  4033c8:	ldr	x1, [x1, #32]
  4033cc:	ldr	x1, [x1, #440]
  4033d0:	cbz	x1, 4033e0 <ferror@plt+0x1cf0>
  4033d4:	ldrb	w2, [x1]
  4033d8:	cmp	w2, w22
  4033dc:	b.eq	403588 <ferror@plt+0x1e98>  // b.none
  4033e0:	cmp	w22, #0x1f
  4033e4:	b.hi	403534 <ferror@plt+0x1e44>  // b.pmore
  4033e8:	eor	w3, w22, #0x40
  4033ec:	adrp	x1, 403000 <ferror@plt+0x1910>
  4033f0:	mov	w2, w3
  4033f4:	add	x1, x1, #0xff8
  4033f8:	bl	4016c0 <fprintf@plt>
  4033fc:	ldrb	w0, [x20, #17]
  403400:	ldrb	w21, [x21, #17]
  403404:	cmp	w21, w0
  403408:	ccmp	w0, #0x3, #0x0, eq  // eq = none
  40340c:	b.eq	4034f4 <ferror@plt+0x1e04>  // b.none
  403410:	adrp	x2, 414000 <ferror@plt+0x12910>
  403414:	cmp	w21, w0
  403418:	adrp	x3, 403000 <ferror@plt+0x1910>
  40341c:	adrp	x0, 403000 <ferror@plt+0x1910>
  403420:	ldr	x19, [x2, #4000]
  403424:	add	x0, x0, #0xfb8
  403428:	add	x3, x3, #0xfb0
  40342c:	adrp	x2, 404000 <ferror@plt+0x2910>
  403430:	csel	x3, x3, x0, ne  // ne = any
  403434:	adrp	x1, 403000 <ferror@plt+0x1910>
  403438:	ldr	x0, [x19]
  40343c:	add	x2, x2, #0x20
  403440:	add	x1, x1, #0xfc8
  403444:	bl	4016c0 <fprintf@plt>
  403448:	cbz	w21, 4034a4 <ferror@plt+0x1db4>
  40344c:	cmp	w21, #0x7f
  403450:	ldr	x0, [x19]
  403454:	b.eq	4035c8 <ferror@plt+0x1ed8>  // b.none
  403458:	adrp	x1, 414000 <ferror@plt+0x12910>
  40345c:	ldr	x1, [x1, #4064]
  403460:	ldr	x1, [x1]
  403464:	ldr	x1, [x1, #32]
  403468:	ldr	x1, [x1, #440]
  40346c:	cbz	x1, 40347c <ferror@plt+0x1d8c>
  403470:	ldrb	w2, [x1]
  403474:	cmp	w2, w21
  403478:	b.eq	4035ac <ferror@plt+0x1ebc>  // b.none
  40347c:	cmp	w21, #0x1f
  403480:	b.hi	403548 <ferror@plt+0x1e58>  // b.pmore
  403484:	eor	w3, w21, #0x40
  403488:	adrp	x1, 403000 <ferror@plt+0x1910>
  40348c:	ldp	x19, x20, [sp, #16]
  403490:	mov	w2, w3
  403494:	ldp	x21, x22, [sp, #32]
  403498:	add	x1, x1, #0xff8
  40349c:	ldp	x29, x30, [sp], #48
  4034a0:	b	4016c0 <fprintf@plt>
  4034a4:	ldr	x3, [x19]
  4034a8:	adrp	x0, 403000 <ferror@plt+0x1910>
  4034ac:	add	x0, x0, #0xfd0
  4034b0:	mov	x2, #0x7                   	// #7
  4034b4:	ldp	x19, x20, [sp, #16]
  4034b8:	mov	x1, #0x1                   	// #1
  4034bc:	ldp	x21, x22, [sp, #32]
  4034c0:	ldp	x29, x30, [sp], #48
  4034c4:	b	401610 <fwrite@plt>
  4034c8:	ldr	x3, [x19]
  4034cc:	adrp	x0, 403000 <ferror@plt+0x1910>
  4034d0:	mov	x2, #0x7                   	// #7
  4034d4:	add	x0, x0, #0xfd0
  4034d8:	mov	x1, #0x1                   	// #1
  4034dc:	bl	401610 <fwrite@plt>
  4034e0:	ldrb	w21, [x21, #17]
  4034e4:	ldrb	w0, [x20, #17]
  4034e8:	cmp	w21, w0
  4034ec:	ccmp	w0, #0x3, #0x0, eq  // eq = none
  4034f0:	b.ne	403410 <ferror@plt+0x1d20>  // b.any
  4034f4:	ldp	x19, x20, [sp, #16]
  4034f8:	ldp	x21, x22, [sp, #32]
  4034fc:	ldp	x29, x30, [sp], #48
  403500:	ret
  403504:	ldr	x3, [x19]
  403508:	adrp	x0, 403000 <ferror@plt+0x1910>
  40350c:	mov	x2, #0x7                   	// #7
  403510:	mov	x1, #0x1                   	// #1
  403514:	add	x0, x0, #0xfd0
  403518:	bl	401610 <fwrite@plt>
  40351c:	b	403360 <ferror@plt+0x1c70>
  403520:	mov	w2, w22
  403524:	adrp	x1, 404000 <ferror@plt+0x2910>
  403528:	add	x1, x1, #0x10
  40352c:	bl	4016c0 <fprintf@plt>
  403530:	b	403360 <ferror@plt+0x1c70>
  403534:	mov	w2, w22
  403538:	adrp	x1, 404000 <ferror@plt+0x2910>
  40353c:	add	x1, x1, #0x10
  403540:	bl	4016c0 <fprintf@plt>
  403544:	b	4033fc <ferror@plt+0x1d0c>
  403548:	mov	w2, w21
  40354c:	adrp	x1, 404000 <ferror@plt+0x2910>
  403550:	ldp	x19, x20, [sp, #16]
  403554:	add	x1, x1, #0x10
  403558:	ldp	x21, x22, [sp, #32]
  40355c:	ldp	x29, x30, [sp], #48
  403560:	b	4016c0 <fprintf@plt>
  403564:	ldrb	w1, [x1, #1]
  403568:	cbnz	w1, 403340 <ferror@plt+0x1c50>
  40356c:	mov	x3, x0
  403570:	mov	x2, #0xb                   	// #11
  403574:	adrp	x0, 403000 <ferror@plt+0x1910>
  403578:	mov	x1, #0x1                   	// #1
  40357c:	add	x0, x0, #0xfe8
  403580:	bl	401610 <fwrite@plt>
  403584:	b	403360 <ferror@plt+0x1c70>
  403588:	ldrb	w1, [x1, #1]
  40358c:	cbnz	w1, 4033e0 <ferror@plt+0x1cf0>
  403590:	mov	x3, x0
  403594:	mov	x2, #0xb                   	// #11
  403598:	adrp	x0, 403000 <ferror@plt+0x1910>
  40359c:	mov	x1, #0x1                   	// #1
  4035a0:	add	x0, x0, #0xfe8
  4035a4:	bl	401610 <fwrite@plt>
  4035a8:	b	4033fc <ferror@plt+0x1d0c>
  4035ac:	ldrb	w1, [x1, #1]
  4035b0:	cbnz	w1, 40347c <ferror@plt+0x1d8c>
  4035b4:	mov	x3, x0
  4035b8:	mov	x2, #0xb                   	// #11
  4035bc:	adrp	x0, 403000 <ferror@plt+0x1910>
  4035c0:	add	x0, x0, #0xfe8
  4035c4:	b	4034b4 <ferror@plt+0x1dc4>
  4035c8:	mov	x3, x0
  4035cc:	mov	x2, #0x8                   	// #8
  4035d0:	adrp	x0, 403000 <ferror@plt+0x1910>
  4035d4:	add	x0, x0, #0xfd8
  4035d8:	b	4034b4 <ferror@plt+0x1dc4>
  4035dc:	mov	x3, x0
  4035e0:	mov	x2, #0x8                   	// #8
  4035e4:	adrp	x0, 403000 <ferror@plt+0x1910>
  4035e8:	mov	x1, #0x1                   	// #1
  4035ec:	add	x0, x0, #0xfd8
  4035f0:	bl	401610 <fwrite@plt>
  4035f4:	b	403360 <ferror@plt+0x1c70>
  4035f8:	mov	x3, x0
  4035fc:	mov	x2, #0x8                   	// #8
  403600:	adrp	x0, 403000 <ferror@plt+0x1910>
  403604:	mov	x1, #0x1                   	// #1
  403608:	add	x0, x0, #0xfd8
  40360c:	bl	401610 <fwrite@plt>
  403610:	b	4033fc <ferror@plt+0x1d0c>
  403614:	nop
  403618:	stp	x29, x30, [sp, #-64]!
  40361c:	mov	x29, sp
  403620:	stp	x21, x22, [sp, #32]
  403624:	add	x22, sp, #0x38
  403628:	mov	w21, w0
  40362c:	stp	x19, x20, [sp, #16]
  403630:	mov	x19, x1
  403634:	mov	x20, x2
  403638:	mov	x1, #0x5413                	// #21523
  40363c:	mov	x2, x22
  403640:	bl	4016e0 <ioctl@plt>
  403644:	ldrh	w0, [sp, #56]
  403648:	cbz	w0, 40366c <ferror@plt+0x1f7c>
  40364c:	ldrh	w1, [sp, #58]
  403650:	cbz	w1, 40365c <ferror@plt+0x1f6c>
  403654:	strh	w0, [x19]
  403658:	strh	w1, [x20]
  40365c:	ldp	x19, x20, [sp, #16]
  403660:	ldp	x21, x22, [sp, #32]
  403664:	ldp	x29, x30, [sp], #64
  403668:	ret
  40366c:	ldrh	w0, [sp, #58]
  403670:	cbnz	w0, 40365c <ferror@plt+0x1f6c>
  403674:	ldrsh	w3, [x19]
  403678:	cmp	w3, #0x0
  40367c:	b.le	40365c <ferror@plt+0x1f6c>
  403680:	ldrsh	w4, [x20]
  403684:	cmp	w4, #0x0
  403688:	b.le	40365c <ferror@plt+0x1f6c>
  40368c:	mov	x2, x22
  403690:	mov	w0, w21
  403694:	mov	x1, #0x5414                	// #21524
  403698:	strh	w3, [sp, #56]
  40369c:	strh	w4, [sp, #58]
  4036a0:	bl	4016e0 <ioctl@plt>
  4036a4:	b	40365c <ferror@plt+0x1f6c>
  4036a8:	stp	x29, x30, [sp, #-48]!
  4036ac:	mov	x29, sp
  4036b0:	stp	x19, x20, [sp, #16]
  4036b4:	mov	x19, x1
  4036b8:	str	x21, [sp, #32]
  4036bc:	mov	x21, x0
  4036c0:	bl	4013b0 <strlen@plt>
  4036c4:	mov	x20, x0
  4036c8:	mov	x0, x19
  4036cc:	bl	4013b0 <strlen@plt>
  4036d0:	cmp	x20, x0
  4036d4:	b.eq	4036ec <ferror@plt+0x1ffc>  // b.none
  4036d8:	mov	w0, #0x0                   	// #0
  4036dc:	ldp	x19, x20, [sp, #16]
  4036e0:	ldr	x21, [sp, #32]
  4036e4:	ldp	x29, x30, [sp], #48
  4036e8:	ret
  4036ec:	mov	x2, x20
  4036f0:	mov	x1, x19
  4036f4:	mov	x0, x21
  4036f8:	bl	4014e0 <strncmp@plt>
  4036fc:	cmp	w0, #0x0
  403700:	cset	w0, eq  // eq = none
  403704:	ldp	x19, x20, [sp, #16]
  403708:	ldr	x21, [sp, #32]
  40370c:	ldp	x29, x30, [sp], #48
  403710:	ret
  403714:	nop
  403718:	adrp	x0, 415000 <ferror@plt+0x13910>
  40371c:	add	x2, x0, #0x300
  403720:	ldrb	w0, [x0, #768]
  403724:	cbnz	w0, 40372c <ferror@plt+0x203c>
  403728:	ret
  40372c:	ldr	w0, [x2, #68]
  403730:	mov	w1, #0x1                   	// #1
  403734:	add	x2, x2, #0x8
  403738:	b	401660 <tcsetattr@plt>
  40373c:	nop
  403740:	stp	x29, x30, [sp, #-64]!
  403744:	mov	x29, sp
  403748:	stp	x21, x22, [sp, #32]
  40374c:	adrp	x21, 415000 <ferror@plt+0x13910>
  403750:	stp	x23, x24, [sp, #48]
  403754:	add	x23, x21, #0x300
  403758:	and	w24, w1, #0xff
  40375c:	mov	x1, x0
  403760:	stp	x19, x20, [sp, #16]
  403764:	mov	w20, #0x2                   	// #2
  403768:	mov	x19, x0
  40376c:	mov	w22, w20
  403770:	mov	w0, w20
  403774:	str	w20, [x23, #68]
  403778:	bl	401460 <tcgetattr@plt>
  40377c:	tbnz	w0, #31, 4037d0 <ferror@plt+0x20e0>
  403780:	add	x2, x21, #0x300
  403784:	mov	w0, #0x1                   	// #1
  403788:	ldp	x4, x5, [x19]
  40378c:	add	x1, x2, #0x8
  403790:	stp	x4, x5, [x2, #8]
  403794:	ldp	x2, x3, [x19, #16]
  403798:	stp	x2, x3, [x1, #16]
  40379c:	ldp	x2, x3, [x19, #32]
  4037a0:	stp	x2, x3, [x1, #32]
  4037a4:	ldr	x2, [x19, #48]
  4037a8:	str	x2, [x1, #48]
  4037ac:	strb	w0, [x21, #768]
  4037b0:	ldr	w0, [x19, #56]
  4037b4:	str	w0, [x1, #56]
  4037b8:	mov	w0, w22
  4037bc:	ldp	x19, x20, [sp, #16]
  4037c0:	ldp	x21, x22, [sp, #32]
  4037c4:	ldp	x23, x24, [sp, #48]
  4037c8:	ldp	x29, x30, [sp], #64
  4037cc:	ret
  4037d0:	mov	w0, #0x1                   	// #1
  4037d4:	mov	x1, x19
  4037d8:	mov	w22, w0
  4037dc:	str	w0, [x23, #68]
  4037e0:	bl	401460 <tcgetattr@plt>
  4037e4:	tbz	w0, #31, 403780 <ferror@plt+0x2090>
  4037e8:	mov	x1, x19
  4037ec:	mov	w0, #0x0                   	// #0
  4037f0:	mov	w22, #0x0                   	// #0
  4037f4:	str	wzr, [x23, #68]
  4037f8:	bl	401460 <tcgetattr@plt>
  4037fc:	tbz	w0, #31, 403780 <ferror@plt+0x2090>
  403800:	mov	w1, w20
  403804:	adrp	x0, 404000 <ferror@plt+0x2910>
  403808:	add	x0, x0, #0x58
  40380c:	bl	4014c0 <open@plt>
  403810:	str	w0, [x23, #68]
  403814:	mov	w22, w0
  403818:	tbz	w0, #31, 403840 <ferror@plt+0x2150>
  40381c:	cbnz	w24, 403850 <ferror@plt+0x2160>
  403820:	adrp	x0, 414000 <ferror@plt+0x12910>
  403824:	add	x21, x21, #0x300
  403828:	ldr	x0, [x0, #4024]
  40382c:	ldr	x0, [x0]
  403830:	bl	401470 <fileno@plt>
  403834:	mov	w22, w0
  403838:	str	w0, [x21, #68]
  40383c:	b	4037b8 <ferror@plt+0x20c8>
  403840:	mov	x1, x19
  403844:	bl	401460 <tcgetattr@plt>
  403848:	tbz	w0, #31, 403780 <ferror@plt+0x2090>
  40384c:	b	40381c <ferror@plt+0x212c>
  403850:	bl	4016a0 <__errno_location@plt>
  403854:	adrp	x19, 414000 <ferror@plt+0x12910>
  403858:	adrp	x1, 414000 <ferror@plt+0x12910>
  40385c:	ldr	w20, [x0]
  403860:	ldr	x19, [x19, #4000]
  403864:	mov	w0, w20
  403868:	ldr	x1, [x1, #4048]
  40386c:	ldr	x21, [x19]
  403870:	ldr	x22, [x1]
  403874:	bl	401540 <strerror@plt>
  403878:	adrp	x3, 404000 <ferror@plt+0x2910>
  40387c:	mov	x4, x0
  403880:	mov	x2, x22
  403884:	add	x3, x3, #0x68
  403888:	adrp	x1, 403000 <ferror@plt+0x1910>
  40388c:	add	x1, x1, #0xf88
  403890:	mov	x0, x21
  403894:	bl	4016c0 <fprintf@plt>
  403898:	bl	403718 <ferror@plt+0x2028>
  40389c:	ldr	x1, [x19]
  4038a0:	mov	w0, #0xa                   	// #10
  4038a4:	bl	401430 <fputc@plt>
  4038a8:	add	w0, w20, #0x4
  4038ac:	bl	4013c0 <exit@plt>
  4038b0:	stp	x29, x30, [sp, #-32]!
  4038b4:	mov	x2, #0x3c                  	// #60
  4038b8:	mov	x29, sp
  4038bc:	str	x19, [sp, #16]
  4038c0:	mov	x19, x1
  4038c4:	mov	x1, x0
  4038c8:	mov	x0, x19
  4038cc:	bl	401590 <memcmp@plt>
  4038d0:	cbnz	w0, 4038e0 <ferror@plt+0x21f0>
  4038d4:	ldr	x19, [sp, #16]
  4038d8:	ldp	x29, x30, [sp], #32
  4038dc:	ret
  4038e0:	mov	x2, x19
  4038e4:	adrp	x0, 415000 <ferror@plt+0x13910>
  4038e8:	ldr	x19, [sp, #16]
  4038ec:	mov	w1, #0x1                   	// #1
  4038f0:	ldp	x29, x30, [sp], #32
  4038f4:	ldr	w0, [x0, #836]
  4038f8:	b	401660 <tcsetattr@plt>
  4038fc:	nop
  403900:	stp	x29, x30, [sp, #-64]!
  403904:	mov	x29, sp
  403908:	stp	x19, x20, [sp, #16]
  40390c:	adrp	x20, 414000 <ferror@plt+0x12910>
  403910:	add	x20, x20, #0xd98
  403914:	stp	x21, x22, [sp, #32]
  403918:	adrp	x21, 414000 <ferror@plt+0x12910>
  40391c:	add	x21, x21, #0xd90
  403920:	sub	x20, x20, x21
  403924:	mov	w22, w0
  403928:	stp	x23, x24, [sp, #48]
  40392c:	mov	x23, x1
  403930:	mov	x24, x2
  403934:	bl	401360 <memcpy@plt-0x40>
  403938:	cmp	xzr, x20, asr #3
  40393c:	b.eq	403968 <ferror@plt+0x2278>  // b.none
  403940:	asr	x20, x20, #3
  403944:	mov	x19, #0x0                   	// #0
  403948:	ldr	x3, [x21, x19, lsl #3]
  40394c:	mov	x2, x24
  403950:	add	x19, x19, #0x1
  403954:	mov	x1, x23
  403958:	mov	w0, w22
  40395c:	blr	x3
  403960:	cmp	x20, x19
  403964:	b.ne	403948 <ferror@plt+0x2258>  // b.any
  403968:	ldp	x19, x20, [sp, #16]
  40396c:	ldp	x21, x22, [sp, #32]
  403970:	ldp	x23, x24, [sp, #48]
  403974:	ldp	x29, x30, [sp], #64
  403978:	ret
  40397c:	nop
  403980:	ret

Disassembly of section .fini:

0000000000403984 <.fini>:
  403984:	stp	x29, x30, [sp, #-16]!
  403988:	mov	x29, sp
  40398c:	ldp	x29, x30, [sp], #16
  403990:	ret
