--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3420 paths analyzed, 778 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.983ns.
--------------------------------------------------------------------------------
Slack:                  15.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X11Y43.B4      net (fanout=44)       2.017   M_state_q
    SLICE_X11Y43.B       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y42.AX      net (fanout=1)        0.664   myState/M_myalu_a[0]
    SLICE_X10Y42.CMUX    Taxc                  0.410   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.D2      net (fanout=1)        0.757   myState/M_myalu_alu[2]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (1.472ns logic, 3.438ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X11Y43.B4      net (fanout=44)       2.017   M_state_q
    SLICE_X11Y43.B       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y42.AX      net (fanout=1)        0.664   myState/M_myalu_a[0]
    SLICE_X10Y42.COUT    Taxcy                 0.281   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y43.AMUX    Tcina                 0.210   myState/M_myalu_alu[4]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<4>
    SLICE_X11Y42.B3      net (fanout=1)        0.578   myState/M_myalu_alu[4]
    SLICE_X11Y42.CLK     Tas                   0.264   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (1.444ns logic, 3.262ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.710 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X11Y43.B4      net (fanout=44)       2.017   M_state_q
    SLICE_X11Y43.B       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y42.AX      net (fanout=1)        0.664   myState/M_myalu_a[0]
    SLICE_X10Y42.DMUX    Taxd                  0.455   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X8Y42.A5       net (fanout=1)        0.475   myState/M_myalu_alu[3]
    SLICE_X8Y42.CLK      Tas                   0.339   M_myState_totalScore[3]
                                                       myState/Mmux_M_scoreSum_data41
                                                       myState/scoreSum/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (1.483ns logic, 3.156ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X11Y43.B4      net (fanout=44)       2.017   M_state_q
    SLICE_X11Y43.B       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y42.AX      net (fanout=1)        0.664   myState/M_myalu_a[0]
    SLICE_X10Y42.BMUX    Taxb                  0.310   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.C1      net (fanout=1)        0.544   myState/M_myalu_alu[1]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data21
                                                       myState/scoreSum/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.372ns logic, 3.225ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y42.B1      net (fanout=44)       2.222   M_state_q
    SLICE_X10Y42.CMUX    Topbc                 0.613   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.D2      net (fanout=1)        0.757   myState/M_myalu_alu[2]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.416ns logic, 2.979ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y41.A4      net (fanout=44)       1.527   M_state_q
    SLICE_X10Y41.A       Tilo                  0.235   myState/M_myalu_a[1]
                                                       myState/Mmux_M_myalu_a21
    SLICE_X10Y42.BX      net (fanout=1)        0.570   myState/M_myalu_a[1]
    SLICE_X10Y42.CMUX    Taxc                  0.340   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.D2      net (fanout=1)        0.757   myState/M_myalu_alu[2]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (1.378ns logic, 2.854ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y42.B1      net (fanout=44)       2.222   M_state_q
    SLICE_X10Y42.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y43.AMUX    Tcina                 0.210   myState/M_myalu_alu[4]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<4>
    SLICE_X11Y42.B3      net (fanout=1)        0.578   myState/M_myalu_alu[4]
    SLICE_X11Y42.CLK     Tas                   0.264   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (1.352ns logic, 2.803ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.133ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.316 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y43.B1      net (fanout=12)       1.240   M_myState_rowresult[0]
    SLICE_X11Y43.B       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y42.AX      net (fanout=1)        0.664   myState/M_myalu_a[0]
    SLICE_X10Y42.CMUX    Taxc                  0.410   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.D2      net (fanout=1)        0.757   myState/M_myalu_alu[2]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (1.472ns logic, 2.661ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  15.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.710 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y42.B1      net (fanout=44)       2.222   M_state_q
    SLICE_X10Y42.DMUX    Topbd                 0.644   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X8Y42.A5       net (fanout=1)        0.475   myState/M_myalu_alu[3]
    SLICE_X8Y42.CLK      Tas                   0.339   M_myState_totalScore[3]
                                                       myState/Mmux_M_scoreSum_data41
                                                       myState/scoreSum/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (1.413ns logic, 2.697ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y41.A4      net (fanout=44)       1.527   M_state_q
    SLICE_X10Y41.A       Tilo                  0.235   myState/M_myalu_a[1]
                                                       myState/Mmux_M_myalu_a21
    SLICE_X10Y42.BX      net (fanout=1)        0.570   myState/M_myalu_a[1]
    SLICE_X10Y42.COUT    Tbxcy                 0.197   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y43.AMUX    Tcina                 0.210   myState/M_myalu_alu[4]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<4>
    SLICE_X11Y42.B3      net (fanout=1)        0.578   myState/M_myalu_alu[4]
    SLICE_X11Y42.CLK     Tas                   0.264   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (1.336ns logic, 2.678ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y42.B1      net (fanout=44)       2.222   M_state_q
    SLICE_X10Y42.BMUX    Topbb                 0.428   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.C1      net (fanout=1)        0.544   myState/M_myalu_alu[1]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data21
                                                       myState/scoreSum/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (1.231ns logic, 2.766ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.710 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y41.A4      net (fanout=44)       1.527   M_state_q
    SLICE_X10Y41.A       Tilo                  0.235   myState/M_myalu_a[1]
                                                       myState/Mmux_M_myalu_a21
    SLICE_X10Y42.BX      net (fanout=1)        0.570   myState/M_myalu_a[1]
    SLICE_X10Y42.DMUX    Tbxd                  0.368   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X8Y42.A5       net (fanout=1)        0.475   myState/M_myalu_alu[3]
    SLICE_X8Y42.CLK      Tas                   0.339   M_myState_totalScore[3]
                                                       myState/Mmux_M_scoreSum_data41
                                                       myState/scoreSum/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (1.372ns logic, 2.572ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.316 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y43.B1      net (fanout=12)       1.240   M_myState_rowresult[0]
    SLICE_X11Y43.B       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y42.AX      net (fanout=1)        0.664   myState/M_myalu_a[0]
    SLICE_X10Y42.COUT    Taxcy                 0.281   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y43.AMUX    Tcina                 0.210   myState/M_myalu_alu[4]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<4>
    SLICE_X11Y42.B3      net (fanout=1)        0.578   myState/M_myalu_alu[4]
    SLICE_X11Y42.CLK     Tas                   0.264   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (1.444ns logic, 2.485ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  16.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y42.A5      net (fanout=44)       1.670   M_state_q
    SLICE_X10Y42.CMUX    Topac                 0.636   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.D2      net (fanout=1)        0.757   myState/M_myalu_alu[2]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.439ns logic, 2.427ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_6 to myState/bttnpress/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CQ      Tcko                  0.525   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    SLICE_X17Y22.A2      net (fanout=3)        0.743   myState/M_ctr_q_6_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.313   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.356ns logic, 2.522ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X17Y22.A1      net (fanout=3)        0.740   myState/M_ctr_q_7_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.313   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (1.356ns logic, 2.519ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.317 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/scoreSum/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y43.B1      net (fanout=12)       1.240   M_myState_rowresult[0]
    SLICE_X11Y43.B       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y42.AX      net (fanout=1)        0.664   myState/M_myalu_a[0]
    SLICE_X10Y42.DMUX    Taxd                  0.455   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X8Y42.A5       net (fanout=1)        0.475   myState/M_myalu_alu[3]
    SLICE_X8Y42.CLK      Tas                   0.339   M_myState_totalScore[3]
                                                       myState/Mmux_M_scoreSum_data41
                                                       myState/scoreSum/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.483ns logic, 2.379ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  16.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/scoreSum/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/scoreSum/M_regs_q_0 to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   M_myState_totalScore[2]
                                                       myState/scoreSum/M_regs_q_0
    SLICE_X10Y42.A1      net (fanout=3)        1.670   M_myState_totalScore[0]
    SLICE_X10Y42.CMUX    Topac                 0.636   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.D2      net (fanout=1)        0.757   myState/M_myalu_alu[2]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.439ns logic, 2.427ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_6 to myState/bttnpress/button_cond2/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CQ      Tcko                  0.525   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    SLICE_X17Y22.A2      net (fanout=3)        0.743   myState/M_ctr_q_6_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.269   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (1.312ns logic, 2.522ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_6 to myState/bttnpress/button_cond2/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CQ      Tcko                  0.525   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    SLICE_X17Y22.A2      net (fanout=3)        0.743   myState/M_ctr_q_6_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.266   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.309ns logic, 2.522ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X17Y22.A1      net (fanout=3)        0.740   myState/M_ctr_q_7_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.269   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.312ns logic, 2.519ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X17Y22.A1      net (fanout=3)        0.740   myState/M_ctr_q_7_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.266   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (1.309ns logic, 2.519ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.316 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/scoreSum/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y43.B1      net (fanout=12)       1.240   M_myState_rowresult[0]
    SLICE_X11Y43.B       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y42.AX      net (fanout=1)        0.664   myState/M_myalu_a[0]
    SLICE_X10Y42.BMUX    Taxb                  0.310   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.C1      net (fanout=1)        0.544   myState/M_myalu_alu[1]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data21
                                                       myState/scoreSum/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (1.372ns logic, 2.448ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_6 to myState/bttnpress/button_cond2/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.CQ      Tcko                  0.525   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    SLICE_X17Y22.A2      net (fanout=3)        0.743   myState/M_ctr_q_6_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.253   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.296ns logic, 2.522ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   myState/M_ctr_q_7_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X17Y22.A1      net (fanout=3)        0.740   myState/M_ctr_q_7_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.253   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (1.296ns logic, 2.519ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y42.C5      net (fanout=44)       1.700   M_state_q
    SLICE_X10Y42.CMUX    Topcc                 0.469   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b31
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y42.D2      net (fanout=1)        0.757   myState/M_myalu_alu[2]
    SLICE_X11Y42.CLK     Tas                   0.373   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (1.272ns logic, 2.457ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.284 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_3 to myState/bttnpress/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_3
    SLICE_X17Y22.A3      net (fanout=3)        0.591   myState/M_ctr_q_3_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.313   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.356ns logic, 2.370ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.709 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_state_q
                                                       myState/M_state_q
    SLICE_X10Y43.A4      net (fanout=44)       1.952   M_state_q
    SLICE_X10Y43.AMUX    Topaa                 0.449   myState/M_myalu_alu[4]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<4>
    SLICE_X11Y42.B3      net (fanout=1)        0.578   myState/M_myalu_alu[4]
    SLICE_X11Y42.CLK     Tas                   0.264   M_myState_totalScore[2]
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (1.143ns logic, 2.530ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond/M_ctr_q_18 to myState/bttnpress/button_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.CQ      Tcko                  0.476   myState/M_ctr_q_19
                                                       myState/bttnpress/button_cond/M_ctr_q_18
    SLICE_X12Y23.C1      net (fanout=3)        1.193   myState/M_ctr_q_18
    SLICE_X12Y23.C       Tilo                  0.255   myState/bttnpress/M_left_q_0
                                                       myState/bttnpress/button_cond/out2
    SLICE_X12Y23.B4      net (fanout=2)        0.316   myState/bttnpress/out1
    SLICE_X12Y23.B       Tilo                  0.254   myState/bttnpress/M_left_q_0
                                                       myState/bttnpress/M_button_cond_out_inv1
    SLICE_X14Y25.CE      net (fanout=5)        0.900   myState/bttnpress/M_button_cond_out_inv
    SLICE_X14Y25.CLK     Tceck                 0.314   myState/M_ctr_q_19
                                                       myState/bttnpress/button_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (1.299ns logic, 2.409ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_3 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.284 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_3 to myState/bttnpress/button_cond2/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.DQ      Tcko                  0.525   myState/M_ctr_q_3_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_3
    SLICE_X17Y22.A3      net (fanout=3)        0.591   myState/M_ctr_q_3_0
    SLICE_X17Y22.A       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X17Y22.B5      net (fanout=2)        1.017   myState/bttnpress/out_0
    SLICE_X17Y22.B       Tilo                  0.259   myState/bttnpress/out1_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X16Y24.CE      net (fanout=5)        0.762   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X16Y24.CLK     Tceck                 0.269   myState/M_ctr_q_19_0
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.312ns logic, 2.370ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_0/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.983|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3420 paths, 0 nets, and 744 connections

Design statistics:
   Minimum period:   4.983ns{1}   (Maximum frequency: 200.682MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 05:13:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



