var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[62.5051, 37.1421, 28.3922, 77.2576, 71.9368], "total":[299422, 485166, 2096, 1092, 896], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:66 (_aLoader_uA_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:67 (_bLoader_uX_channel)", "type":"resource", "data":[11, 5382, 45, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 1792 bits wide by 256 deep."}, {"type":"brief", "text":"1792b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:68 (_Out_unloader_channel)", "type":"resource", "data":[11, 5382, 45, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 1792 bits wide by 256 deep."}, {"type":"brief", "text":"1792b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[29.89, 17.2756, 13.949, 43.568, 71.9368], "total_kernel_resources":[134863, 238361, 1182, 1092, 637], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_uX_shreg\' (a.cl:157)\\n - \'_29\' (a.cl:218)\\n - \'_51\' (a.cl:260)\\n - \'_72\' (a.cl:303)", "type":"resource", "data":[19787, 83931, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}], [{"filename":"a.cl", "line":218}], [{"filename":"a.cl", "line":260}], [{"filename":"a.cl", "line":303}]], "details":[{"type":"text", "text":"Type: Shift Register (896 or fewer tap points)"}, {"type":"text", "text":"896 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n896 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_uY_shreg\' (a.cl:155)\\n - \'_34\' (a.cl:227)\\n - \'_55\' (a.cl:272)", "type":"resource", "data":[0, 0, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":155}], [{"filename":"a.cl", "line":227}], [{"filename":"a.cl", "line":272}]], "details":[{"type":"text", "text":"Type: Shift Register (56 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 32 and depth 512"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 32 width by 512 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_uY_shreg\' (a.cl:155)\\n - \'_34\' (a.cl:227)\\n - \'_55\' (a.cl:272)\\n - \'_57\' (a.cl:276)", "type":"resource", "data":[7, 14, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":155}], [{"filename":"a.cl", "line":227}], [{"filename":"a.cl", "line":272}], [{"filename":"a.cl", "line":276}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 10 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 10 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_uY_shreg\' (a.cl:155)\\n - \'_55\' (a.cl:272)", "type":"resource", "data":[0, 0, 784, 0, 0], "debug":[[{"filename":"a.cl", "line":155}], [{"filename":"a.cl", "line":272}]], "details":[{"type":"text", "text":"Type: Shift Register (784 or fewer tap points)"}, {"type":"text", "text":"784 registers of width 32 and depth 512"}, {"type":"brief", "text":"Shift Register,\\n784 regs, 32 width by 512 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_uY_shreg\' (a.cl:155)\\n - \'_57\' (a.cl:276)", "type":"resource", "data":[0, 0, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":155}], [{"filename":"a.cl", "line":276}]], "details":[{"type":"text", "text":"Type: Shift Register (56 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 32 and depth 511"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 32 width by 511 depth"}]}, {"name":"Private Variable: \\n - \'_Out_unloader_channel_array\' (a.cl:160)", "type":"resource", "data":[1208, 5136, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}]], "details":[{"type":"text", "text":"Type: Shift Register (56 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:171)", "type":"resource", "data":[14, 50, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":171}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 10 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 10 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_j\' (a.cl:164)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:166)", "type":"resource", "data":[14, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 141, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 107, 0, 0, 0]}, {"name":"a.cl:164", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:163", "type":"resource", "data":[347, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[347, 58, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:164", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.25, 0, 0, 0, 0]}, {"name":"a.cl:157", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}]]}, {"name":"a.cl:164", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]]}, {"name":"a.cl:218", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]]}, {"name":"a.cl:257", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":257}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[6.75, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[6.75, 0, 0, 0, 0]}]}, {"name":"a.cl:157", "type":"resource", "data":[6.75, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[6.75, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:164", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[6.75, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[6.75, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:257", "type":"resource", "data":[6.75, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":257}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[6.75, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:324", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":324}]]}]}]}, {"name":"kernel_Out.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[84, 173, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[84, 173, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.25, 0, 0, 0, 0]}, {"name":"a.cl:157", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}]]}, {"name":"a.cl:164", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]]}, {"name":"a.cl:166", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]]}, {"name":"a.cl:218", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]]}, {"name":"a.cl:257", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":257}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 7, 0, 0, 93], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:166", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:168", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":168}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"a.cl:320", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":320}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[8884, 57926, 73, 0, 328], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8884, 57926, 73, 0, 328]}]}, {"name":"Feedback", "type":"resource", "data":[21295.1, 13105.1, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10139.7, 5210.81, 0, 0, 0]}, {"name":"a.cl:155", "type":"resource", "data":[4704.75, 2240.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":155}]]}, {"name":"a.cl:157", "type":"resource", "data":[358.597, 358.397, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}]]}, {"name":"a.cl:160", "type":"resource", "data":[73, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":160}]]}, {"name":"a.cl:164", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]]}, {"name":"a.cl:166", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]]}, {"name":"a.cl:168", "type":"resource", "data":[482, 2146, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":168}]]}, {"name":"a.cl:171", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":171}]]}, {"name":"a.cl:218", "type":"resource", "data":[371.597, 371.397, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]]}, {"name":"a.cl:257", "type":"resource", "data":[371.597, 371.397, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":257}]]}, {"name":"a.cl:305", "type":"resource", "data":[4704.75, 2240.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":305}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[17, 13, 45, 0, 92], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[567.334, 384, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":4, "data":[10, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":112, "data":[557.334, 384, 0, 0, 0]}]}, {"name":"a.cl:155", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":155}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:157", "type":"resource", "data":[278.667, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[278.667, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:164", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:171", "type":"resource", "data":[50.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":171}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"10-bit Integer Add", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:190", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":190}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[278.667, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[278.667, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:219", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":219}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:220", "type":"resource", "data":[26394, 24288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":220}]], "children":[{"name":"32-bit Select", "type":"resource", "count":840, "data":[26394, 24288, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:228", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":228}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:229", "type":"resource", "data":[896, 896, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":229}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[896, 896, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:241", "type":"resource", "data":[0, 0, 0, 56, 0], "debug":[[{"filename":"a.cl", "line":241}]], "children":[{"name":"Hardened Floating-point Sub", "type":"resource", "count":56, "data":[0, 0, 0, 56, 0]}], "replace_name":"true"}, {"name":"a.cl:243", "type":"resource", "data":[23182.7, 19792, 168, 140, 112], "debug":[[{"filename":"a.cl", "line":243}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[278.667, 192, 0, 0, 0]}, {"name":"Floating-point Divide", "type":"resource", "count":56, "data":[22904, 19600, 168, 140, 112]}], "replace_name":"true"}, {"name":"a.cl:257", "type":"resource", "data":[278.667, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":257}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[278.667, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:265", "type":"resource", "data":[27777, 27776, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":265}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":896, "data":[27776, 27776, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:304", "type":"resource", "data":[0, 0, 0, 448, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":896, "data":[0, 0, 0, 448, 0]}], "replace_name":"true"}, {"name":"a.cl:305", "type":"resource", "data":[5, 0, 0, 448, 0], "debug":[[{"filename":"a.cl", "line":305}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":2, "data":[5, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":896, "data":[0, 0, 0, 448, 0]}], "replace_name":"true"}, {"name":"a.cl:311", "type":"resource", "data":[1744, 1536, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":311}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[1744, 1536, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[0.669851, 0.378043, 0.319581, 0.626613, 0], "total_kernel_resources":[2890, 5461, 17, 0, 17], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:80)\\n - \'_5\' (a.cl:101)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}], [{"filename":"a.cl", "line":101}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (a.cl:83)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k_i\' (a.cl:85)", "type":"resource", "data":[7, 27, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 23 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 23 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:80)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 141, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 107, 0, 0, 0]}, {"name":"a.cl:83", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:82", "type":"resource", "data":[347, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[347, 58, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:83", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:80", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:83", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:80", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:83", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:110", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]]}]}]}, {"name":"kernel_aLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 181, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 181, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:80", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:83", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}, {"name":"a.cl:85", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:83", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[36.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"23-bit Integer Add", "type":"resource", "count":1, "data":[23, 0, 0, 0, 0]}, {"name":"23-bit Integer Compare", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:98", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:101", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bLoader", "compute_units":1, "type":"function", "total_percent":[3.30972, 1.84188, 1.59896, 11.6845, 0], "total_kernel_resources":[13417, 27323, 317, 0, 116], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_i\' (a.cl:124)", "type":"resource", "data":[14, 50, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 10 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 10 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_j\' (a.cl:120)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_k\' (a.cl:122)", "type":"resource", "data":[14, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_uX_channel_array\' (a.cl:118)", "type":"resource", "data":[392, 2016, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]], "details":[{"type":"text", "text":"Type: Shift Register (56 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 32 width by 1 depth"}]}, {"name":"kernel_bLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 142, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 107, 0, 0, 0]}, {"name":"a.cl:120", "type":"resource", "data":[0, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:119", "type":"resource", "data":[347, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":119}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[347, 58, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:120", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 35, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:118", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]]}, {"name":"a.cl:120", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:118", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:120", "type":"resource", "data":[98.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":5, "data":[53.3333, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:137", "type":"resource", "data":[10.6667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[10.6667, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:148", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":148}]]}]}]}, {"name":"kernel_bLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 233, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 233, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 58, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:118", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]]}, {"name":"a.cl:120", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}, {"name":"a.cl:122", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]]}, {"name":"a.cl:137", "type":"resource", "data":[2.66667, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:122", "type":"resource", "data":[90.6667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":5, "data":[70.6667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:137", "type":"resource", "data":[51.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[51.3333, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[90, 2029, 3, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[90, 2029, 3, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[202, 268, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 68, 0, 0, 0]}, {"name":"a.cl:118", "type":"resource", "data":[88, 87, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]]}, {"name":"a.cl:120", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}, {"name":"a.cl:122", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]]}, {"name":"a.cl:124", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]]}, {"name":"a.cl:137", "type":"resource", "data":[27.6667, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 96], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"a.cl:118", "type":"resource", "data":[728, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[728, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:120", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:124", "type":"resource", "data":[50.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.33333, 0, 0, 0, 0]}, {"name":"10-bit Integer Add", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:134", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":134}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:137", "type":"resource", "data":[9659.83, 19854, 314, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":56, "data":[728, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[8931, 19854, 314, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B6", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"a.cl:144", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":144}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[1.80704, 0.873127, 0.974427, 0, 0], "total_kernel_resources":[4940, 16651, 0, 0, 126], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:332)\\n - \'_85\' (a.cl:348)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":332}], [{"filename":"a.cl", "line":348}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:332)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":332}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:335)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_jj\' (a.cl:342)", "type":"resource", "data":[14, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_k\' (a.cl:337)", "type":"resource", "data":[7, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth"}]}, {"name":"a.cl:331 (_Out_unloader_channel_array.s)", "type":"resource", "data":[1040, 8192, 0, 0, 64], "debug":[[{"filename":"a.cl", "line":331}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"224 bytes", "Implemented size":"256 bytes", "Number of banks":"16 (banked on bits 3, 4, 5, 6)", "Bank width":"64 bits", "Bank depth":"2 words", "Total replication":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 224 bytes, implemented size 256 bytes, stall-free, 1 read and 29 writes. "}, {"type":"text", "text":"Banked on bits 3, 4, 5, 6 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n224B requested,\\n256B implemented."}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 141, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 107, 0, 0, 0]}, {"name":"a.cl:335", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:334", "type":"resource", "data":[347, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":334}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[347, 58, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:335", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[17, 36, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[17, 36, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[17, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:332", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":332}]]}, {"name":"a.cl:335", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]]}, {"name":"a.cl:344", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:332", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":332}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:335", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:337", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:353", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":353}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:340", "type":"resource", "data":[36, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":340}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[36, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"331"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:344", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[302, 2430, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[302, 2397, 0, 0, 0]}, {"name":"a.cl:335", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]]}, {"name":"a.cl:339", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]]}]}, {"name":"Feedback", "type":"resource", "data":[40, 24, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:332", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":332}]]}, {"name":"a.cl:335", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]]}, {"name":"a.cl:337", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]]}, {"name":"a.cl:344", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:337", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:339", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:340", "type":"resource", "data":[952, 672, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":340}]], "children":[{"name":"Store", "type":"resource", "count":28, "data":[952, 672, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"331"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:342", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:344", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 221, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 221, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[104, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0]}, {"name":"a.cl:335", "type":"resource", "data":[34, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]]}, {"name":"a.cl:337", "type":"resource", "data":[18, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]]}, {"name":"a.cl:342", "type":"resource", "data":[17, 14, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]]}, {"name":"a.cl:344", "type":"resource", "data":[34, 106, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:335", "type":"resource", "data":[2.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:342", "type":"resource", "data":[44.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:344", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"331"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:346", "type":"resource", "data":[391, 2128, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":346}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:348", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":348}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:344", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]]}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":66}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_aLoader_uA_channel)","type":"resource"},{"data":[11,5382,45,0,0],"debug":[[{"filename":"a.cl","line":67}]],"details":[{"text":"Channel is implemented 1792 bits wide by 256 deep.","type":"text"},{"text":"1792b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_bLoader_uX_channel)","type":"resource"},{"data":[11,5382,45,0,0],"debug":[[{"filename":"a.cl","line":68}]],"details":[{"text":"Channel is implemented 1792 bits wide by 256 deep.","type":"text"},{"text":"1792b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_Out_unloader_channel)","type":"resource"}],"data":[33,12306,103,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[21388.1,13172.1,45,0,187],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[19787,83931,0,0,0],"details":[{"text":"Type: Shift Register (896 or fewer tap points)","type":"text"},{"text":"896 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n896 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uX_shreg\' (a.cl:157)\\n - \'_29\' (a.cl:218)\\n - \'_51\' (a.cl:260)\\n - \'_72\' (a.cl:303)","type":"resource"},{"data":[0,0,56,0,0],"details":[{"text":"Type: Shift Register (56 or fewer tap points)","type":"text"},{"text":"56 registers of width 32 and depth 512","type":"text"},{"text":"Shift Register,\\n56 regs, 32 width by 512 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uY_shreg\' (a.cl:155)\\n - \'_34\' (a.cl:227)\\n - \'_55\' (a.cl:272)","type":"resource"},{"data":[7,14,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 10 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 10 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uY_shreg\' (a.cl:155)\\n - \'_34\' (a.cl:227)\\n - \'_55\' (a.cl:272)\\n - \'_57\' (a.cl:276)","type":"resource"},{"data":[0,0,784,0,0],"details":[{"text":"Type: Shift Register (784 or fewer tap points)","type":"text"},{"text":"784 registers of width 32 and depth 512","type":"text"},{"text":"Shift Register,\\n784 regs, 32 width by 512 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uY_shreg\' (a.cl:155)\\n - \'_55\' (a.cl:272)","type":"resource"},{"data":[0,0,56,0,0],"details":[{"text":"Type: Shift Register (56 or fewer tap points)","type":"text"},{"text":"56 registers of width 32 and depth 511","type":"text"},{"text":"Shift Register,\\n56 regs, 32 width by 511 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uY_shreg\' (a.cl:155)\\n - \'_57\' (a.cl:276)","type":"resource"},{"data":[1208,5136,0,0,0],"details":[{"text":"Type: Shift Register (56 or fewer tap points)","type":"text"},{"text":"56 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n56 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Out_unloader_channel_array\' (a.cl:160)","type":"resource"},{"data":[14,50,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 10 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 10 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:171)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_j\' (a.cl:164)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:166)","type":"resource"},{"children":[{"count":3,"data":[8975,58206,73,0,328],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[6.75,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":112,"data":[557.334,384,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[9553.084,58592,73,0,328],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"1-bit Or","type":"resource"}],"data":[196.5,36,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"a.cl:164","type":"resource"},{"children":[{"count":1,"data":[347,58,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[347,58,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"a.cl:163","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[278.667,192,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"32-bit Select","type":"resource"}],"data":[285.417,192,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"a.cl:157","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[278.667,192,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"32-bit Select","type":"resource"}],"data":[285.417,192,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"a.cl:218","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":257}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[278.667,192,0,0,0],"debug":[[{"filename":"a.cl","line":257}]],"name":"32-bit Select","type":"resource"}],"data":[285.417,192,0,0,0],"debug":[[{"filename":"a.cl","line":257}]],"name":"a.cl:257","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"32-bit Integer Add","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"a.cl:166","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"Channel Read","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":168}]],"name":"a.cl:168","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"a.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":155}]],"name":"10-bit Integer Subtract","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":155}]],"name":"a.cl:155","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":171}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":171}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":171}]],"name":"10-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":171}]],"name":"10-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":171}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":171}]],"name":"32-bit Integer Add","type":"resource"}],"data":[50.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":171}]],"name":"a.cl:171","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":190}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":190}]],"name":"a.cl:190","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":219}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":219}]],"name":"a.cl:219","replace_name":"true","type":"resource"},{"children":[{"count":840,"data":[26394,24288,0,0,0],"debug":[[{"filename":"a.cl","line":220}]],"name":"32-bit Select","type":"resource"}],"data":[26394,24288,0,0,0],"debug":[[{"filename":"a.cl","line":220}]],"name":"a.cl:220","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":228}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":228}]],"name":"a.cl:228","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[896,896,0,0,0],"debug":[[{"filename":"a.cl","line":229}]],"name":"32-bit Select","type":"resource"}],"data":[896,896,0,0,0],"debug":[[{"filename":"a.cl","line":229}]],"name":"a.cl:229","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[0,0,0,56,0],"debug":[[{"filename":"a.cl","line":241}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,56,0],"debug":[[{"filename":"a.cl","line":241}]],"name":"a.cl:241","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[278.667,192,0,0,0],"debug":[[{"filename":"a.cl","line":243}]],"name":"32-bit Select","type":"resource"},{"count":56,"data":[22904,19600,168,140,112],"debug":[[{"filename":"a.cl","line":243}]],"name":"Floating-point Divide","type":"resource"}],"data":[23182.7,19792,168,140,112],"debug":[[{"filename":"a.cl","line":243}]],"name":"a.cl:243","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":265}]],"name":"1-bit Or","type":"resource"},{"count":896,"data":[27776,27776,0,0,0],"debug":[[{"filename":"a.cl","line":265}]],"name":"32-bit Select","type":"resource"}],"data":[27777,27776,0,0,0],"debug":[[{"filename":"a.cl","line":265}]],"name":"a.cl:265","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"a.cl:277","replace_name":"true","type":"resource"},{"children":[{"count":896,"data":[0,0,0,448,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,448,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"a.cl:304","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":305}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":896,"data":[0,0,0,448,0],"debug":[[{"filename":"a.cl","line":305}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[5,0,0,448,0],"debug":[[{"filename":"a.cl","line":305}]],"name":"a.cl:305","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[1744,1536,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"32-bit Select","type":"resource"}],"data":[1744,1536,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"a.cl:311","replace_name":"true","type":"resource"}],"compute_units":1,"data":[134863.135,238361.1,1182,1092,637],"debug":[[{"filename":"a.cl","line":155}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[134863,238361,1182,1092,637],"total_percent":[29.89,17.2756,13.949,43.568,71.9368],"type":"function"},{"children":[{"data":[74,57,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:80)\\n - \'_5\' (a.cl:101)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (a.cl:83)","type":"resource"},{"data":[7,27,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 23 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 23 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k_i\' (a.cl:85)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:80)","type":"resource"},{"children":[{"count":3,"data":[92,290,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[92,290,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"1-bit Or","type":"resource"}],"data":[196.5,36,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"a.cl:83","type":"resource"},{"children":[{"count":1,"data":[347,58,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[347,58,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"a.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"23-bit Integer Add","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"23-bit Integer Compare","type":"resource"}],"data":[68.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"a.cl:98","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"a.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"a.cl:106","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2890,5461,17,0,17],"debug":[[{"filename":"a.cl","line":80}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[2890,5461,17,0,17],"total_percent":[0.669851,0.378043,0.319581,0.626613,0],"type":"function"},{"children":[{"data":[295,364,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,50,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 10 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 10 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_i\' (a.cl:124)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_j\' (a.cl:120)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_k\' (a.cl:122)","type":"resource"},{"data":[392,2016,0,0,0],"details":[{"text":"Type: Shift Register (56 or fewer tap points)","type":"text"},{"text":"56 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n56 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_uX_channel_array\' (a.cl:118)","type":"resource"},{"children":[{"count":4,"data":[116,2404,3,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[120,2404,3,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,35,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"State","type":"resource"},{"count":6,"data":[85.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"1-bit Or","type":"resource"}],"data":[250.166633,37,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"a.cl:120","type":"resource"},{"children":[{"count":1,"data":[347,58,0,0,0],"debug":[[{"filename":"a.cl","line":119}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[347,58,0,0,0],"debug":[[{"filename":"a.cl","line":119}]],"name":"a.cl:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[728,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"32-bit Select","type":"resource"}],"data":[755,0,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"a.cl:118","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[62,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"1-bit Or","type":"resource"},{"count":56,"data":[728,0,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8931,19854,314,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"Load","type":"resource"}],"data":[9721.833333,19854,314,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"a.cl:137","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"14-bit Integer Compare","type":"resource"},{"count":5,"data":[70.6667,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"32-bit Integer Add","type":"resource"}],"data":[90.6667,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"a.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"10-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"10-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"32-bit Integer Add","type":"resource"}],"data":[50.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"a.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"a.cl:134","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":144}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":144}]],"name":"a.cl:144","replace_name":"true","type":"resource"}],"compute_units":1,"data":[13416.999966,27323,317,0,116],"debug":[[{"filename":"a.cl","line":118}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[13417,27323,317,0,116],"total_percent":[3.30972,1.84188,1.59896,11.6845,0],"type":"function"},{"children":[{"data":[259,268,0,0,15],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:332)\\n - \'_85\' (a.cl:348)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:332)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:335)","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_jj\' (a.cl:342)","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_k\' (a.cl:337)","type":"resource"},{"data":[1040,8192,0,0,64],"details":[{"Additional information":[{"text":"Requested size 224 bytes, implemented size 256 bytes, stall-free, 1 read and 29 writes. ","type":"text"},{"text":"Banked on bits 3, 4, 5, 6 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"64 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"256 bytes","Number of banks":"16 (banked on bits 3, 4, 5, 6)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"224 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n224B requested,\\n256B implemented.","type":"brief"}],"name":"a.cl:331 (_Out_unloader_channel_array.s)","type":"resource"},{"children":[{"count":4,"data":[380,2761,0,0,6],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[380,2761,0,0,6],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[0,35,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[2.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,38,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"a.cl:335","type":"resource"},{"children":[{"count":1,"data":[347,58,0,0,0],"debug":[[{"filename":"a.cl","line":334}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[347,58,0,0,0],"debug":[[{"filename":"a.cl","line":334}]],"name":"a.cl:334","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":332}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":332}]],"name":"a.cl:332","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"14-bit Integer Compare","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"a.cl:337","replace_name":"true","type":"resource"},{"children":[{"count":29,"data":[988,696,0,0,0],"debug":[[{"filename":"a.cl","line":340}]],"name":"Store","type":"resource"}],"data":[988,696,0,0,0],"debug":[[{"filename":"a.cl","line":340}]],"name":"a.cl:340","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"Channel Read","type":"resource"}],"data":[1,32,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"a.cl:339","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[76.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"a.cl:342","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"Load","type":"resource"}],"data":[27,42,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"a.cl:344","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":346}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":346}]],"name":"a.cl:346","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":348}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":348}]],"name":"a.cl:348","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4940,16651,0,0,126],"debug":[[{"filename":"a.cl","line":331}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[4940,16651,0,0,126],"total_percent":[1.80704,0.873127,0.974427,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[164922.134966,312714.1,1699,1092,896],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[299422,485166,2096,1092,896],"total_percent":[62.5051,37.1421,28.3922,77.2576,71.9368],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_Out", "children":[{"type":"bb", "id":3, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":4, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":5, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"kernel_Out.B4", "children":[{"type":"inst", "id":10, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":168}]], "details":[{"type":"table", "Width":"1792 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":16, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"19"}]}, {"type":"inst", "id":17, "name":"End", "details":[{"type":"table", "Start Cycle":"9", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":8, "name":"kernel_Out.B5", "children":[{"type":"inst", "id":12, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":320}]], "details":[{"type":"table", "Width":"1792 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":18, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":19, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"kernel_Out.B6", "children":[{"type":"inst", "id":14, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":190}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":20, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":171}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"21"}]}, {"type":"inst", "id":21, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":22, "name":"kernel_aLoader", "children":[{"type":"bb", "id":23, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":24, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"26"}]}, {"type":"bb", "id":25, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":26, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":27, "name":"kernel_aLoader.B4", "children":[{"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"a.cl", "line":98}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":106}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":30, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":33, "name":"kernel_bLoader", "children":[{"type":"bb", "id":34, "name":"kernel_bLoader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":35, "name":"kernel_bLoader.B1", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"38"}]}, {"type":"bb", "id":36, "name":"kernel_bLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":37, "name":"kernel_bLoader.B3", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"46"}]}, {"type":"bb", "id":38, "name":"kernel_bLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":39, "name":"kernel_bLoader.B5", "children":[{"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"a.cl", "line":137}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"5", "Latency":"175", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":124}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"44"}]}, {"type":"inst", "id":44, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"185", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"185", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":40, "name":"kernel_bLoader.B6", "children":[{"type":"inst", "id":42, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":144}]], "details":[{"type":"table", "Width":"1792 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":45, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":46, "name":"End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":47, "name":"kernel_unloader", "children":[{"type":"bb", "id":48, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":49, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"51"}]}, {"type":"bb", "id":50, "name":"kernel_unloader.B2", "children":[{"type":"inst", "id":55, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"0", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":88, "name":"End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":51, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":52, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":56, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":339}]], "details":[{"type":"table", "Width":"1792 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":57, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":75, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":82, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Store", "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":337}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"54"}]}, {"type":"inst", "id":90, "name":"End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":53, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":85, "name":"Load", "debug":[[{"filename":"a.cl", "line":344}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_Out_unloader_channel_array.s", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Store", "debug":[[{"filename":"a.cl", "line":346}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":342}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"92"}]}, {"type":"inst", "id":92, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"13", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":54, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":93, "name":"Local Memory", "children":[{"type":"memsys", "id":94, "name":"_Out_unloader_channel_array.s", "debug":[[{"filename":"a.cl", "line":331}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"224B requested\\n256B implemented"}], "Requested size":"224 bytes", "Implemented size":"256 bytes", "Number of banks":"16", "Bank width":"64 bits", "Bank depth":"2 words", "Total replication":"1", "Additional Information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":32, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":13, "name":"_Out_unloader_channel", "debug":[[{"filename":"a.cl", "line":151}]], "details":[{"type":"table", "Width":"1792 bits", "Depth":"256"}]}, {"type":"channel", "id":15, "name":"_aLoader_uA_channel", "debug":[[{"filename":"a.cl", "line":151}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":11, "name":"_bLoader_uX_channel", "debug":[[{"filename":"a.cl", "line":151}]], "details":[{"type":"table", "Width":"1792 bits", "Depth":"256"}]}], "links":[{"from":11, "to":10}, {"from":12, "to":13}, {"from":15, "to":14}, {"from":6, "to":4}, {"from":3, "to":4}, {"from":6, "to":5}, {"from":19, "to":6}, {"from":19, "to":16}, {"from":4, "to":16}, {"from":10, "to":17}, {"from":21, "to":18}, {"from":12, "to":19}, {"from":21, "to":20}, {"from":17, "to":20}, {"from":14, "to":21}, {"from":16, "to":10}, {"from":18, "to":12}, {"from":20, "to":14}, {"from":29, "to":15}, {"from":26, "to":24}, {"from":23, "to":24}, {"from":26, "to":25}, {"from":31, "to":26}, {"from":31, "to":30}, {"from":24, "to":30}, {"from":28, "to":31}, {"from":29, "to":31}, {"from":30, "to":28}, {"from":28, "to":29}, {"from":32, "to":28}, {"from":42, "to":11}, {"from":38, "to":35}, {"from":34, "to":35}, {"from":38, "to":36}, {"from":46, "to":37}, {"from":35, "to":37}, {"from":46, "to":38}, {"from":44, "to":43}, {"from":37, "to":43}, {"from":41, "to":44}, {"from":44, "to":45}, {"from":42, "to":46}, {"from":43, "to":41}, {"from":45, "to":42}, {"from":32, "to":41}, {"from":13, "to":56}, {"from":94, "to":85}, {"from":55, "to":94}, {"from":57, "to":94}, {"from":58, "to":94}, {"from":59, "to":94}, {"from":60, "to":94}, {"from":61, "to":94}, {"from":62, "to":94}, {"from":63, "to":94}, {"from":64, "to":94}, {"from":65, "to":94}, {"from":66, "to":94}, {"from":67, "to":94}, {"from":68, "to":94}, {"from":69, "to":94}, {"from":70, "to":94}, {"from":71, "to":94}, {"from":72, "to":94}, {"from":73, "to":94}, {"from":74, "to":94}, {"from":75, "to":94}, {"from":76, "to":94}, {"from":77, "to":94}, {"from":78, "to":94}, {"from":79, "to":94}, {"from":80, "to":94}, {"from":81, "to":94}, {"from":82, "to":94}, {"from":83, "to":94}, {"from":84, "to":94}, {"from":51, "to":49}, {"from":48, "to":49}, {"from":51, "to":87}, {"from":55, "to":88}, {"from":54, "to":51}, {"from":54, "to":89}, {"from":49, "to":89}, {"from":56, "to":90}, {"from":57, "to":90}, {"from":58, "to":90}, {"from":59, "to":90}, {"from":60, "to":90}, {"from":61, "to":90}, {"from":62, "to":90}, {"from":63, "to":90}, {"from":64, "to":90}, {"from":65, "to":90}, {"from":66, "to":90}, {"from":67, "to":90}, {"from":68, "to":90}, {"from":69, "to":90}, {"from":70, "to":90}, {"from":71, "to":90}, {"from":72, "to":90}, {"from":73, "to":90}, {"from":74, "to":90}, {"from":75, "to":90}, {"from":76, "to":90}, {"from":77, "to":90}, {"from":78, "to":90}, {"from":79, "to":90}, {"from":80, "to":90}, {"from":81, "to":90}, {"from":82, "to":90}, {"from":83, "to":90}, {"from":84, "to":90}, {"from":92, "to":91}, {"from":90, "to":91}, {"from":85, "to":92}, {"from":86, "to":92}, {"from":92, "to":54}, {"from":87, "to":55}, {"from":89, "to":56}, {"from":56, "to":57}, {"from":56, "to":58}, {"from":56, "to":59}, {"from":56, "to":60}, {"from":56, "to":61}, {"from":56, "to":62}, {"from":56, "to":63}, {"from":56, "to":64}, {"from":56, "to":65}, {"from":56, "to":66}, {"from":56, "to":67}, {"from":56, "to":68}, {"from":56, "to":69}, {"from":56, "to":70}, {"from":56, "to":71}, {"from":56, "to":72}, {"from":56, "to":73}, {"from":56, "to":74}, {"from":56, "to":75}, {"from":56, "to":76}, {"from":56, "to":77}, {"from":56, "to":78}, {"from":56, "to":79}, {"from":56, "to":80}, {"from":56, "to":81}, {"from":56, "to":82}, {"from":56, "to":83}, {"from":56, "to":84}, {"from":91, "to":85}, {"from":85, "to":86}, {"from":86, "to":32}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":151}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":164}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":171}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"190"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":174}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":177}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":180}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":194}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":197}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":83}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"98"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"106"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":91}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_bLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":114}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bLoader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":122}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":124}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"137"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":127}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":130}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":327}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"346"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":337}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"a.cl", "line":"340"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":342}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"346"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"164"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"166"}]}]}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"171"}]}]}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"83"}]}]}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"85"}]}]}}, "kernel_bLoader.B0":{"name":"kernel_bLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B1":{"name":"kernel_bLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"120"}]}]}}, "kernel_bLoader.B2":{"name":"kernel_bLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B3":{"name":"kernel_bLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":7, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"122"}]}]}}, "kernel_bLoader.B4":{"name":"kernel_bLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_bLoader.B5":{"name":"kernel_bLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":185, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"124"}]}]}}, "kernel_bLoader.B6":{"name":"kernel_bLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"335"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"337"}]}]}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":13, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"342"}]}]}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}}, "functions":{"kernel_Out":{"debug":[{"filename":"a.cl", "line":151}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B2"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B4", "kernel_Out.B3"], "kernel_Out.B4":["kernel_Out.B4", "kernel_Out.B6", "kernel_Out.B5"], "kernel_Out.B6":["kernel_Out.B6"]}}, "kernel_aLoader":{"debug":[{"filename":"a.cl", "line":75}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B2"], "kernel_aLoader.B1":["kernel_aLoader.B1", "kernel_aLoader.B4", "kernel_aLoader.B3"], "kernel_aLoader.B4":["kernel_aLoader.B4"]}}, "kernel_bLoader":{"debug":[{"filename":"a.cl", "line":114}], "loop_hierachy":{"kernel_bLoader__no_loop":["kernel_bLoader.B0", "kernel_bLoader.B2"], "kernel_bLoader.B1":["kernel_bLoader.B1", "kernel_bLoader.B3", "kernel_bLoader.B4"], "kernel_bLoader.B3":["kernel_bLoader.B3", "kernel_bLoader.B5", "kernel_bLoader.B6"], "kernel_bLoader.B5":["kernel_bLoader.B5"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":327}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4", "kernel_unloader.B5", "kernel_unloader.B6"], "kernel_unloader.B5":["kernel_unloader.B5"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":151}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"kernel_bLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":114}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":327}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[134863, 238361, 1182, 1092, 637], "debug":[[{"filename":"a.cl", "line":151}]]}, {"name":"kernel_aLoader", "data":[2890, 5461, 17, 0, 17], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"kernel_bLoader", "data":[13417, 27323, 317, 0, 116], "debug":[[{"filename":"a.cl", "line":114}]]}, {"name":"kernel_unloader", "data":[4940, 16651, 0, 0, 126], "debug":[[{"filename":"a.cl", "line":327}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[156110, 287796, 1516, 1092, 896]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[33, 12306, 103, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[299422, 485166, 2096, 1092, 896], "data_percent":[35.0447, 28.3922, 77.2576, 71.9368]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"a.cl", "line":137}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed -high-effort ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Mon Jul 17 22:08:09 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[239.00 ,478.00]    ,"details":[    {      "type":"text","text":"1x clock fmax is limited 2x clock. Higher 1x clock fmax could be achieved without the 2x clock."     }]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[142750.1 ,356178 ,1468 ,1120 ,1249  ]  },  {"name":"kernel_Out","data":[107582.6 ,301567 ,1182 ,1120 ,641]  },  {"name":"kernel_aLoader","data":[1383.7 ,2954 ,16 ,0 ,12]  },  {"name":"kernel_bLoader","data":[24424.7 ,30421 ,270 ,0 ,489]  },  {"name":"kernel_unloader","data":[9359.1 ,21236 ,0 ,0 ,107]  }]}}';
var fileJSON=[{"path":"/home/u146242/trsm_lab/a10_5/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/trsm_lab/a10_5/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef struct { float s[16]; } _cga;\012typedef struct { float s[56]; } _cga__1;\012channel _cga _aLoader_uA_channel __attribute__((depth(256))) ;\012channel _cga__1 _bLoader_uX_channel __attribute__((depth(256))) ;\012channel _cga__1 _Out_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#if 268435456 <= MAX_CONSTANT_BUFFER_SIZE && 0 < MAX_CONSTANT_ARGS\012#define __address_space__A_serializer_mem_channel __constant\012#else\012#define __address_space__A_serializer_mem_channel __global\012#endif\012__kernel void kernel_aLoader(\012 const int _B_extent_0,\012 __address_space__A_serializer_mem_channel const float *restrict _A_serializer_mem_channel)\012{\012 _cga _aLoader_uA_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _B_extent_0 / 56;\012 for (int _aLoader_s0_j = 0; _aLoader_s0_j < 0 + _0; _aLoader_s0_j++)\012 {\012  for (int _aLoader_s0_k_i = 0; _aLoader_s0_k_i < 0 + 4194304; _aLoader_s0_k_i++)\012  {\012   #pragma unroll\012   for (int _aLoader_s0_jj = 0; _aLoader_s0_jj < 0 + 56; _aLoader_s0_jj++)\012   {\012    #pragma unroll\012    for (int _aLoader_s0_ii = 0; _aLoader_s0_ii < 0 + 16; _aLoader_s0_ii++)\012    {\012     bool _1 = _aLoader_s0_jj == 0;\012     if (_1)\012     {\012      int _2 = _addr_temp;\012      int _3 = _2 & 67108863;\012      float _4 = _A_serializer_mem_channel[_3];\012      _aLoader_uA_channel_array.s[_aLoader_s0_ii] = _4;\012      (void)_aLoader_s0_ii;\012      int _5 = _2 + 1;\012      _addr_temp = _5;\012     } // if _1\012    } // for _aLoader_s0_ii\012   } // for _aLoader_s0_jj\012   write_channel_intel(_aLoader_uA_channel, _aLoader_uA_channel_array);\012   (void)_aLoader_uA_channel_array;\012  } // for _aLoader_s0_k_i\012 } // for _aLoader_s0_j\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer_mem_channel\012// Address spaces for kernel_bLoader\012#define __address_space__B_serializer_mem_channel __global\012__kernel void kernel_bLoader(\012 const int _B_extent_0,\012 __address_space__B_serializer_mem_channel const float *restrict _B_serializer_mem_channel)\012{\012 _cga__1 _bLoader_uX_channel_array;\012 int _6 = _B_extent_0 / 56;\012 for (int _bLoader_s0_j = 0; _bLoader_s0_j < 0 + _6; _bLoader_s0_j++)\012 {\012  for (int _bLoader_s0_k = 0; _bLoader_s0_k < 0 + 8192; _bLoader_s0_k++)\012  {\012   for (int _bLoader_s0_i = 0; _bLoader_s0_i < 0 + 512; _bLoader_s0_i++)\012   {\012    #pragma unroll\012    for (int _bLoader_s0_jj = 0; _bLoader_s0_jj < 0 + 56; _bLoader_s0_jj++)\012    {\012     #pragma unroll\012     for (int _bLoader_s0_ii = 0; _bLoader_s0_ii < 0 + 16; _bLoader_s0_ii++)\012     {\012      bool _7 = _bLoader_s0_i == 0;\012      bool _8 = _bLoader_s0_ii == 0;\012      bool _9 = _7 && _8;\012      if (_9)\012      {\012       float _11 = _B_serializer_mem_channel[_bLoader_s0_jj + 56*_bLoader_s0_k + 56*8192*_bLoader_s0_j];\012       _bLoader_uX_channel_array.s[_bLoader_s0_jj] = _11;\012       (void)_bLoader_s0_jj;\012      } // if _9\012     } // for _bLoader_s0_ii\012    } // for _bLoader_s0_jj\012   } // for _bLoader_s0_i\012   write_channel_intel(_bLoader_uX_channel, _bLoader_uX_channel_array);\012   (void)_bLoader_uX_channel_array;\012  } // for _bLoader_s0_k\012 } // for _bLoader_s0_j\012} // kernel kernel_bLoader\012#undef __address_space__B_serializer_mem_channel\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _B_extent_0)\012{\012 // produce uY\012 float _uY_shreg[513][16][56];\012 // produce uX\012 float _uX_shreg[16][56];\012 // produce uA\012 float _uA_shreg[16];\012 _cga__1 _Out_unloader_channel_array;\012 _cga__1 _bLoader_uX_channel_array;\012 _cga _aLoader_uA_channel_array;\012 int _13 = _B_extent_0 / 56;\012 for (int _uA_s0_j = 0; _uA_s0_j < 0 + _13; _uA_s0_j++)\012 {\012  for (int _uA_s0_k = 0; _uA_s0_k < 0 + 8192; _uA_s0_k++)\012  {\012   _cga__1 __14 = read_channel_intel(_bLoader_uX_channel);\012   _bLoader_uX_channel_array = __14;\012   (void)__14;\012   for (int _uA_s0_i = 0; _uA_s0_i < 0 + 512; _uA_s0_i++)\012   {\012    #pragma unroll\012    for (int _dummy__1_s0_jj = 0; _dummy__1_s0_jj < 0 + 56; _dummy__1_s0_jj++)\012    {\012     #pragma unroll\012     for (int _dummy_s0_ii = 0; _dummy_s0_ii < 0 + 16; _dummy_s0_ii++)\012     {\012      #pragma unroll\012      for (int _dummy__2_s0_l0 = 0; _dummy__2_s0_l0 < 0 + 512; _dummy__2_s0_l0++)\012      {\012       int _15 = 512 - _dummy__2_s0_l0;\012       int _16 = 511 - _dummy__2_s0_l0;\012       float _18 = _uY_shreg[_16][_dummy_s0_ii][_dummy__1_s0_jj];\012       _uY_shreg[_15][_dummy_s0_ii][_dummy__1_s0_jj] = _18;\012       (void)_18;\012      } // for _dummy__2_s0_l0\012     } // for _dummy_s0_ii\012    } // for _dummy__1_s0_jj\012    _cga __19 = read_channel_intel(_aLoader_uA_channel);\012    _aLoader_uA_channel_array = __19;\012    (void)__19;\012    #pragma unroll\012    for (int _uA_s0_jj = 0; _uA_s0_jj < 0 + 56; _uA_s0_jj++)\012    {\012     #pragma unroll\012     for (int _uA_s0_ii = 0; _uA_s0_ii < 0 + 16; _uA_s0_ii++)\012     {\012      float _20;\012      bool _21 = _uA_s0_jj == 0;\012      if (_21)\012      {\012       float __22 = _aLoader_uA_channel_array.s[_uA_s0_ii];\012       _20 = __22;\012      } // if _21\012      else\012      {\012       float _24 = _uA_shreg[_uA_s0_ii];\012       _20 = _24;\012      } // if _21 else\012      float _25 = _20;\012      _uA_shreg[_uA_s0_ii] = _25;\012      (void)_25;\012      float _27 = _uA_shreg[_uA_s0_ii];\012      float _28 = __fpga_reg(__fpga_reg(_27));\012      _uA_shreg[_uA_s0_ii] = _28;\012      (void)_28;\012      float _29;\012      bool _30 = _uA_s0_i == 0;\012      if (_30)\012      {\012       float _31;\012       bool _32 = _uA_s0_ii == 0;\012       if (_32)\012       {\012        float __33 = _bLoader_uX_channel_array.s[_uA_s0_jj];\012        float _34;\012        bool _35 = _uA_s0_k == 0;\012        if (_35)\012        {\012         float _36 = float_from_bits(0 /* 0 */);\012         _34 = _36;\012        } // if _35\012        else\012        {\012         int _37 = _uA_s0_ii + 1;\012         float _39 = _uY_shreg[512][_37][_uA_s0_jj];\012         _34 = _39;\012        } // if _35 else\012        float _40 = _34;\012        float _41 = __33 - _40;\012        float _43 = _uA_shreg[_uA_s0_ii];\012        float _44 = _41 / _43;\012        _31 = _44;\012       } // if _32\012       else\012       {\012        int _45 = _uA_s0_ii + -1;\012        float _47 = _uX_shreg[_45][_uA_s0_jj];\012        _31 = _47;\012       } // if _32 else\012       float _48 = _31;\012       _29 = _48;\012      } // if _30\012      else\012      {\012       float _50 = _uX_shreg[_uA_s0_ii][_uA_s0_jj];\012       _29 = _50;\012      } // if _30 else\012      float _51 = _29;\012      _uX_shreg[_uA_s0_ii][_uA_s0_jj] = _51;\012      (void)_51;\012      float _52;\012      bool _53 = _uA_s0_k == 0;\012      if (_53)\012      {\012       float _54 = float_from_bits(0 /* 0 */);\012       _52 = _54;\012      } // if _53\012      else\012      {\012       float _55;\012       bool _56 = _uA_s0_ii == 15;\012       if (_56)\012       {\012        float _57;\012        bool _58 = _uA_s0_i == 511;\012        if (_58)\012        {\012         float _59 = float_from_bits(0 /* 0 */);\012         _57 = _59;\012        } // if _58\012        else\012        {\012         int _60 = _uA_s0_ii + -15;\012         float _62 = _uY_shreg[511][_60][_uA_s0_jj];\012         _57 = _62;\012        } // if _58 else\012        float _63 = _57;\012        _55 = _63;\012       } // if _56\012       else\012       {\012        int _64 = _uA_s0_ii + 1;\012        float _66 = _uY_shreg[512][_64][_uA_s0_jj];\012        _55 = _66;\012       } // if _56 else\012       float _67 = _55;\012       _52 = _67;\012      } // if _53 else\012      float _68 = _52;\012      float _70 = _uA_shreg[_uA_s0_ii];\012      float _72 = _uX_shreg[_uA_s0_ii][_uA_s0_jj];\012      float _73 = _70 * _72;\012      float _74 = _68 + _73;\012      _uY_shreg[0][_uA_s0_ii][_uA_s0_jj] = _74;\012      (void)_74;\012      bool _75 = _uA_s0_ii == 15;\012      bool _76 = _uA_s0_i == 511;\012      bool _77 = _75 && _76;\012      if (_77)\012      {\012       float _79 = _uX_shreg[15][_uA_s0_jj];\012       _Out_unloader_channel_array.s[_uA_s0_jj] = _79;\012       (void)_uA_s0_jj;\012      } // if _77\012     } // for _uA_s0_ii\012    } // for _uA_s0_jj\012   } // for _uA_s0_i\012   write_channel_intel(_Out_unloader_channel, _Out_unloader_channel_array);\012   (void)_Out_unloader_channel_array;\012  } // for _uA_s0_k\012 } // for _uA_s0_j\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _cga__1 _Out_unloader_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _80 = _B_extent_0 / 56;\012 for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _80; _unloader_s0_j++)\012 {\012  for (int _unloader_s0_k = 0; _unloader_s0_k < 0 + 8192; _unloader_s0_k++)\012  {\012   _cga__1 __81 = read_channel_intel(_Out_unloader_channel);\012   _Out_unloader_channel_array = __81;\012   (void)__81;\012   for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 56; _unloader_s0_jj++)\012   {\012    float __82 = _Out_unloader_channel_array.s[_unloader_s0_jj];\012    int _83 = _addr_temp;\012    _unloader_mem_channel[_83] = __82;\012    int _84 = _addr_temp;\012    int _85 = _84 + 1;\012    _addr_temp = _85;\012   } // for _unloader_s0_jj\012  } // for _unloader_s0_k\012 } // for _unloader_s0_j\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
