#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 14 15:51:35 2025
# Process ID: 2312
# Current directory: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12868 D:\FPGA_Learning_Journey\Pro\SobelEdge____\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 996.219 ; gain = 239.547
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: sobel
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.266 ; gain = 193.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sobel' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_rx.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CNT_MAX bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_rx.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'uart_rx_data' does not match port width (8) of module 'uart_rx' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:51]
INFO: [Synth 8-6157] synthesizing module 'sobel_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel_ctrl.v:1]
	Parameter LENGTH_P bound to: 10'b0001100100 
	Parameter WIDTH_P bound to: 10'b0001100100 
	Parameter THRESHOLD bound to: 8'b00001100 
	Parameter BLACK bound to: 8'b00000000 
	Parameter WHITE bound to: 8'b11111111 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (3#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sobel_ctrl' (4#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel_ctrl.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out_data' does not match port width (8) of module 'sobel_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:61]
ERROR: [Synth 8-439] module 'hdmi_drive' not found [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:64]
ERROR: [Synth 8-6156] failed synthesizing module 'sobel' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.266 ; gain = 193.168
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: sobel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sobel' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_rx.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CNT_MAX bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_rx.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'uart_rx_data' does not match port width (8) of module 'uart_rx' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:53]
INFO: [Synth 8-6157] synthesizing module 'sobel_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel_ctrl.v:1]
	Parameter LENGTH_P bound to: 10'b0001100100 
	Parameter WIDTH_P bound to: 10'b0001100100 
	Parameter THRESHOLD bound to: 8'b00001100 
	Parameter BLACK bound to: 8'b00000000 
	Parameter WHITE bound to: 8'b11111111 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (3#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sobel_ctrl' (4#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel_ctrl.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out_data' does not match port width (8) of module 'sobel_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:63]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ram' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_image_gen' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_image_gen.v:1]
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter ORANGE bound to: 24'b111111111010010100000000 
	Parameter YELLOW bound to: 24'b111111111111111100000000 
	Parameter GREEN bound to: 24'b000000001000000000000000 
	Parameter CYAN bound to: 24'b000000001111111111111111 
	Parameter BLUE bound to: 24'b000000000000000011111111 
	Parameter PURPLE bound to: 24'b100000000000000010000000 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter GRAY bound to: 24'b100000001000000010000000 
	Parameter H_VALID bound to: 10'b1010000000 
	Parameter V_VALID bound to: 10'b0111100000 
	Parameter H_PIC bound to: 10'b0001100100 
	Parameter W_PIC bound to: 10'b0001100100 
	Parameter PIC_SIZE bound to: 14'b10011100010000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (5#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/.Xil/Vivado-2312-DESKTOP-I8GGJRG/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'doutb' does not match port width (8) of module 'blk_mem_gen_0' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_image_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vga_image_gen' (6#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_image_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_timing_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_timing_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing_ctrl' (7#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/vga_timing_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ctrl' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:3]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode' (8#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode.v:3]
INFO: [Synth 8-6157] synthesizing module 'par2ser' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/par2ser.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (9#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (10#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6155] done synthesizing module 'par2ser' (11#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/par2ser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ctrl' (12#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ram' (13#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_tx.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CNT_MAX bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (14#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sobel' (15#1) [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/sobel.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.266 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'clk_gen_inst1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'sobel_ctrl_inst/fifo_generator_0_inst1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'hdmi_ram_inst/vga_image_gen_inst/blk_mem_gen_0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1650.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_gen_inst1/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_gen_inst1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'sobel_ctrl_inst/fifo_generator_0_inst1/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'sobel_ctrl_inst/fifo_generator_0_inst1/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'sobel_ctrl_inst/fifo_generator_0_inst2/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'sobel_ctrl_inst/fifo_generator_0_inst2/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_gen_inst1/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_gen_inst1/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk_gen_inst1/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk_gen_inst1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/clk_gen/clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sobel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sobel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1709.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1777.387 ; gain = 127.121
43 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1777.387 ; gain = 127.121
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/clk_gen.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/clk_gen.v
remove_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/clk_gen.v
WARNING: [Vivado 12-818] No files matched 'D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/clk_gen.v'
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode_tb.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode_tb.v
remove_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode_tb.v
WARNING: [Vivado 12-818] No files matched 'D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/encode_tb.v'
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_colorbar_tb.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_colorbar_tb.v
remove_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_colorbar_tb.v
WARNING: [Vivado 12-818] No files matched 'D:/FPGA_Learning_Journey/Pro/SobelEdge____/src/hdmi_colorbar_tb.v'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 12 blk_mem_gen_0_synth_1
[Fri Feb 14 15:58:55 2025] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA_Learning_Journey/Pro/SobelEdge____/bram_init.coe' provided. It will be converted relative to IP Instance files '../../../../../bram_init.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA_Learning_Journey/Pro/SobelEdge____/bram_init.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA_Learning_Journey/Pro/SobelEdge____/bram_init.coe' provided. It will be converted relative to IP Instance files '../../../../../bram_init.coe'
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 12 blk_mem_gen_0_synth_1
[Fri Feb 14 16:00:39 2025] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Feb 14 16:01:03 2025] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/runme.log
[Fri Feb 14 16:01:03 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Feb 14 16:05:35 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/synth_1/runme.log
[Fri Feb 14 16:05:35 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/impl_1/sobel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/impl_1/sobel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 16:24:18 2025...
