# Verilog

Simple verilog projects to learn verilog as well as testbench simulation.
These are all of my solutions to the problems on the [HDLBits](https://hdlbits.01xz.net/) site.

I am using Icarus Verilog for these projects and using GTKWave as the waveform viewer. 

# Implemented gates with testbenches 

#### Basics
[XNOR Gate](https://github.com/berrios96sean/Verilog/tree/main/xnor-gate)<br/>
[Simple AND Gate](https://github.com/berrios96sean/Verilog/tree/main/simple-and-gate)<br/>
[NOR Gate](https://github.com/berrios96sean/Verilog/tree/main/norgate)<br/>
[Inverter](https://github.com/berrios96sean/Verilog/tree/main/inverter)<br/>
[Four Bit Comparator](https://github.com/berrios96sean/Verilog/tree/main/four-bit-comparator)<br/>
[7458 Chip](https://github.com/berrios96sean/Verilog/tree/main/7458-Chip)<br/>

#### Vectors
[Simple Vector](https://github.com/berrios96sean/Verilog/tree/main/Vectors/simple-vector)<br/>
[Half Word Splitter](https://github.com/berrios96sean/Verilog/tree/main/Vectors/half_word_splitter)<br/>
[Bit Vector Reversal](https://github.com/berrios96sean/Verilog/tree/main/Vectors/bit-vector-reversal)
