// Seed: 3492826619
module module_0 ();
endmodule
module module_1 (
    output supply0 id_0,
    output logic   id_1,
    output logic   id_2,
    input  logic   id_3,
    output logic   id_4
);
  assign id_2 = id_3;
  module_0();
  task id_6(input id_7);
    id_7 = id_3;
  endtask
  always @(negedge id_3)
    if (id_6 && id_3) begin
      id_7 <= id_7;
      id_4 <= 1;
    end else begin
      id_1 <= id_7;
    end
  logic id_8 = id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign id_2 = 1'b0;
  module_0();
  supply1 id_9 = 1'b0;
endmodule
