#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 02 22:22:20 2017
# Process ID: 10076
# Current directory: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15904 D:\Users\Ryan\Documents\ECE369a\lab369a\LAB8-11\DatapathComponents\lab8-11\lab8-11.xpr
# Log file: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/vivado.log
# Journal file: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v
update_compile_order -fileset sources_1
add_files -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
[Thu Nov 02 22:23:21 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Thu Nov 02 22:24:22 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Thu Nov 02 22:25:06 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-10076-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-10076-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 993.195 ; gain = 5.707
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 993.195 ; gain = 5.707
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1075.770 ; gain = 249.984
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.480 ; gain = 102.672
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.996 ; gain = 363.516
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD100
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD101
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD102
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD103
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD104
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD105
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD106
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD107
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD108
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD109
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD110
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD111
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD112
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD113
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD114
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD115
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD116
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD117
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD118
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD119
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD120
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD121
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD122
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD123
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD124
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD125
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD126
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD127
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD45
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD46
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD47
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD48
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD49
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD50
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD51
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD52
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD53
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD54
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD55
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD56
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD57
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD58
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD59
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD60
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD61
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD62
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD63
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD64
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD65
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD66
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD67
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD68
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD69
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD70
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD71
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD72
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD73
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD74
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD75
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD76
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD77
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD78
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD79
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD80
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD81
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD82
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD83
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD84
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD85
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD86
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD87
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD88
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD89
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD90
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD91
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD92
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD93
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD94
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD95
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD96
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD97
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD98
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD99
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1_1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1
Compiling module xil_defaultlib.RAM256X1S_HD2
Compiling module xil_defaultlib.RAM256X1S_HD3
Compiling module xil_defaultlib.RAM256X1S_HD4
Compiling module xil_defaultlib.RAM256X1S_HD5
Compiling module xil_defaultlib.RAM256X1S_HD6
Compiling module xil_defaultlib.RAM256X1S_HD7
Compiling module xil_defaultlib.RAM256X1S_HD8
Compiling module xil_defaultlib.RAM256X1S_HD9
Compiling module xil_defaultlib.RAM256X1S_HD10
Compiling module xil_defaultlib.RAM256X1S_HD11
Compiling module xil_defaultlib.RAM256X1S_HD12
Compiling module xil_defaultlib.RAM256X1S_HD13
Compiling module xil_defaultlib.RAM256X1S_HD14
Compiling module xil_defaultlib.RAM256X1S_HD15
Compiling module xil_defaultlib.RAM256X1S_HD16
Compiling module xil_defaultlib.RAM256X1S_HD17
Compiling module xil_defaultlib.RAM256X1S_HD18
Compiling module xil_defaultlib.RAM256X1S_HD19
Compiling module xil_defaultlib.RAM256X1S_HD20
Compiling module xil_defaultlib.RAM256X1S_HD21
Compiling module xil_defaultlib.RAM256X1S_HD22
Compiling module xil_defaultlib.RAM256X1S_HD23
Compiling module xil_defaultlib.RAM256X1S_HD24
Compiling module xil_defaultlib.RAM256X1S_HD25
Compiling module xil_defaultlib.RAM256X1S_HD26
Compiling module xil_defaultlib.RAM256X1S_HD27
Compiling module xil_defaultlib.RAM256X1S_HD28
Compiling module xil_defaultlib.RAM256X1S_HD29
Compiling module xil_defaultlib.RAM256X1S_HD30
Compiling module xil_defaultlib.RAM256X1S_HD31
Compiling module xil_defaultlib.RAM256X1S_HD32
Compiling module xil_defaultlib.RAM256X1S_HD33
Compiling module xil_defaultlib.RAM256X1S_HD34
Compiling module xil_defaultlib.RAM256X1S_HD35
Compiling module xil_defaultlib.RAM256X1S_HD36
Compiling module xil_defaultlib.RAM256X1S_HD37
Compiling module xil_defaultlib.RAM256X1S_HD38
Compiling module xil_defaultlib.RAM256X1S_HD39
Compiling module xil_defaultlib.RAM256X1S_HD40
Compiling module xil_defaultlib.RAM256X1S_HD41
Compiling module xil_defaultlib.RAM256X1S_HD42
Compiling module xil_defaultlib.RAM256X1S_HD43
Compiling module xil_defaultlib.RAM256X1S_HD44
Compiling module xil_defaultlib.RAM256X1S_HD45
Compiling module xil_defaultlib.RAM256X1S_HD46
Compiling module xil_defaultlib.RAM256X1S_HD47
Compiling module xil_defaultlib.RAM256X1S_HD48
Compiling module xil_defaultlib.RAM256X1S_HD49
Compiling module xil_defaultlib.RAM256X1S_HD50
Compiling module xil_defaultlib.RAM256X1S_HD51
Compiling module xil_defaultlib.RAM256X1S_HD52
Compiling module xil_defaultlib.RAM256X1S_HD53
Compiling module xil_defaultlib.RAM256X1S_HD54
Compiling module xil_defaultlib.RAM256X1S_HD55
Compiling module xil_defaultlib.RAM256X1S_HD56
Compiling module xil_defaultlib.RAM256X1S_HD57
Compiling module xil_defaultlib.RAM256X1S_HD58
Compiling module xil_defaultlib.RAM256X1S_HD59
Compiling module xil_defaultlib.RAM256X1S_HD60
Compiling module xil_defaultlib.RAM256X1S_HD61
Compiling module xil_defaultlib.RAM256X1S_HD62
Compiling module xil_defaultlib.RAM256X1S_HD63
Compiling module xil_defaultlib.RAM256X1S_HD64
Compiling module xil_defaultlib.RAM256X1S_HD65
Compiling module xil_defaultlib.RAM256X1S_HD66
Compiling module xil_defaultlib.RAM256X1S_HD67
Compiling module xil_defaultlib.RAM256X1S_HD68
Compiling module xil_defaultlib.RAM256X1S_HD69
Compiling module xil_defaultlib.RAM256X1S_HD70
Compiling module xil_defaultlib.RAM256X1S_HD71
Compiling module xil_defaultlib.RAM256X1S_HD72
Compiling module xil_defaultlib.RAM256X1S_HD73
Compiling module xil_defaultlib.RAM256X1S_HD74
Compiling module xil_defaultlib.RAM256X1S_HD75
Compiling module xil_defaultlib.RAM256X1S_HD76
Compiling module xil_defaultlib.RAM256X1S_HD77
Compiling module xil_defaultlib.RAM256X1S_HD78
Compiling module xil_defaultlib.RAM256X1S_HD79
Compiling module xil_defaultlib.RAM256X1S_HD80
Compiling module xil_defaultlib.RAM256X1S_HD81
Compiling module xil_defaultlib.RAM256X1S_HD82
Compiling module xil_defaultlib.RAM256X1S_HD83
Compiling module xil_defaultlib.RAM256X1S_HD84
Compiling module xil_defaultlib.RAM256X1S_HD85
Compiling module xil_defaultlib.RAM256X1S_HD86
Compiling module xil_defaultlib.RAM256X1S_HD87
Compiling module xil_defaultlib.RAM256X1S_HD88
Compiling module xil_defaultlib.RAM256X1S_HD89
Compiling module xil_defaultlib.RAM256X1S_HD90
Compiling module xil_defaultlib.RAM256X1S_HD91
Compiling module xil_defaultlib.RAM256X1S_HD92
Compiling module xil_defaultlib.RAM256X1S_HD93
Compiling module xil_defaultlib.RAM256X1S_HD94
Compiling module xil_defaultlib.RAM256X1S_HD95
Compiling module xil_defaultlib.RAM256X1S_HD96
Compiling module xil_defaultlib.RAM256X1S_HD97
Compiling module xil_defaultlib.RAM256X1S_HD98
Compiling module xil_defaultlib.RAM256X1S_HD99
Compiling module xil_defaultlib.RAM256X1S_HD100
Compiling module xil_defaultlib.RAM256X1S_HD101
Compiling module xil_defaultlib.RAM256X1S_HD102
Compiling module xil_defaultlib.RAM256X1S_HD103
Compiling module xil_defaultlib.RAM256X1S_HD104
Compiling module xil_defaultlib.RAM256X1S_HD105
Compiling module xil_defaultlib.RAM256X1S_HD106
Compiling module xil_defaultlib.RAM256X1S_HD107
Compiling module xil_defaultlib.RAM256X1S_HD108
Compiling module xil_defaultlib.RAM256X1S_HD109
Compiling module xil_defaultlib.RAM256X1S_HD110
Compiling module xil_defaultlib.RAM256X1S_HD111
Compiling module xil_defaultlib.RAM256X1S_HD112
Compiling module xil_defaultlib.RAM256X1S_HD113
Compiling module xil_defaultlib.RAM256X1S_HD114
Compiling module xil_defaultlib.RAM256X1S_HD115
Compiling module xil_defaultlib.RAM256X1S_HD116
Compiling module xil_defaultlib.RAM256X1S_HD117
Compiling module xil_defaultlib.RAM256X1S_HD118
Compiling module xil_defaultlib.RAM256X1S_HD119
Compiling module xil_defaultlib.RAM256X1S_HD120
Compiling module xil_defaultlib.RAM256X1S_HD121
Compiling module xil_defaultlib.RAM256X1S_HD122
Compiling module xil_defaultlib.RAM256X1S_HD123
Compiling module xil_defaultlib.RAM256X1S_HD124
Compiling module xil_defaultlib.RAM256X1S_HD125
Compiling module xil_defaultlib.RAM256X1S_HD126
Compiling module xil_defaultlib.RAM256X1S_HD127
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 02 22:27:42 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 1556.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:01:30 . Memory (MB): peak = 1618.637 ; gain = 792.852
add_wave {{/Processor_tb/u0/MemoryReg2Data}} 
add_wave {{/Processor_tb/u0/MemoryMemWrite}} 
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1621.246 ; gain = 0.000
add_wave {{/Processor_tb/u0/MemoryDstAddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.438 ; gain = 0.000
add_wave {{/Processor_tb/u0/MemoryALUResult}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.438 ; gain = 0.000
add_wave {{/Processor_tb/u0/PCAddrIn}} 
add_wave {{/Processor_tb/u0/DecodeJumpAddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1682.375 ; gain = 0.000
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Thu Nov 02 22:50:37 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1
[Thu Nov 02 22:55:45 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-10076-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-10076-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1682.375 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.385 . Memory (MB): peak = 1682.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD128
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD129
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD130
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD131
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD132
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD133
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD134
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD135
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD136
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD137
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD138
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD139
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD140
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD141
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD142
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD143
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD144
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD145
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD146
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD147
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD148
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD149
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD150
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD151
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD152
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD153
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD154
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD155
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD156
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD157
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD158
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD159
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD160
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD161
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD162
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD163
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD164
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD165
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD166
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD167
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD183
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD199
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD254
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__5
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__6
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__5
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux32Bit2To1__6
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1_1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD128
Compiling module xil_defaultlib.RAM256X1S_HD129
Compiling module xil_defaultlib.RAM256X1S_HD130
Compiling module xil_defaultlib.RAM256X1S_HD131
Compiling module xil_defaultlib.RAM256X1S_HD132
Compiling module xil_defaultlib.RAM256X1S_HD133
Compiling module xil_defaultlib.RAM256X1S_HD134
Compiling module xil_defaultlib.RAM256X1S_HD135
Compiling module xil_defaultlib.RAM256X1S_HD136
Compiling module xil_defaultlib.RAM256X1S_HD137
Compiling module xil_defaultlib.RAM256X1S_HD138
Compiling module xil_defaultlib.RAM256X1S_HD139
Compiling module xil_defaultlib.RAM256X1S_HD140
Compiling module xil_defaultlib.RAM256X1S_HD141
Compiling module xil_defaultlib.RAM256X1S_HD142
Compiling module xil_defaultlib.RAM256X1S_HD143
Compiling module xil_defaultlib.RAM256X1S_HD144
Compiling module xil_defaultlib.RAM256X1S_HD145
Compiling module xil_defaultlib.RAM256X1S_HD146
Compiling module xil_defaultlib.RAM256X1S_HD147
Compiling module xil_defaultlib.RAM256X1S_HD148
Compiling module xil_defaultlib.RAM256X1S_HD149
Compiling module xil_defaultlib.RAM256X1S_HD150
Compiling module xil_defaultlib.RAM256X1S_HD151
Compiling module xil_defaultlib.RAM256X1S_HD152
Compiling module xil_defaultlib.RAM256X1S_HD153
Compiling module xil_defaultlib.RAM256X1S_HD154
Compiling module xil_defaultlib.RAM256X1S_HD155
Compiling module xil_defaultlib.RAM256X1S_HD156
Compiling module xil_defaultlib.RAM256X1S_HD157
Compiling module xil_defaultlib.RAM256X1S_HD158
Compiling module xil_defaultlib.RAM256X1S_HD159
Compiling module xil_defaultlib.RAM256X1S_HD160
Compiling module xil_defaultlib.RAM256X1S_HD161
Compiling module xil_defaultlib.RAM256X1S_HD162
Compiling module xil_defaultlib.RAM256X1S_HD163
Compiling module xil_defaultlib.RAM256X1S_HD164
Compiling module xil_defaultlib.RAM256X1S_HD165
Compiling module xil_defaultlib.RAM256X1S_HD166
Compiling module xil_defaultlib.RAM256X1S_HD167
Compiling module xil_defaultlib.RAM256X1S_HD168
Compiling module xil_defaultlib.RAM256X1S_HD169
Compiling module xil_defaultlib.RAM256X1S_HD170
Compiling module xil_defaultlib.RAM256X1S_HD171
Compiling module xil_defaultlib.RAM256X1S_HD172
Compiling module xil_defaultlib.RAM256X1S_HD173
Compiling module xil_defaultlib.RAM256X1S_HD174
Compiling module xil_defaultlib.RAM256X1S_HD175
Compiling module xil_defaultlib.RAM256X1S_HD176
Compiling module xil_defaultlib.RAM256X1S_HD177
Compiling module xil_defaultlib.RAM256X1S_HD178
Compiling module xil_defaultlib.RAM256X1S_HD179
Compiling module xil_defaultlib.RAM256X1S_HD180
Compiling module xil_defaultlib.RAM256X1S_HD181
Compiling module xil_defaultlib.RAM256X1S_HD182
Compiling module xil_defaultlib.RAM256X1S_HD183
Compiling module xil_defaultlib.RAM256X1S_HD184
Compiling module xil_defaultlib.RAM256X1S_HD185
Compiling module xil_defaultlib.RAM256X1S_HD186
Compiling module xil_defaultlib.RAM256X1S_HD187
Compiling module xil_defaultlib.RAM256X1S_HD188
Compiling module xil_defaultlib.RAM256X1S_HD189
Compiling module xil_defaultlib.RAM256X1S_HD190
Compiling module xil_defaultlib.RAM256X1S_HD191
Compiling module xil_defaultlib.RAM256X1S_HD192
Compiling module xil_defaultlib.RAM256X1S_HD193
Compiling module xil_defaultlib.RAM256X1S_HD194
Compiling module xil_defaultlib.RAM256X1S_HD195
Compiling module xil_defaultlib.RAM256X1S_HD196
Compiling module xil_defaultlib.RAM256X1S_HD197
Compiling module xil_defaultlib.RAM256X1S_HD198
Compiling module xil_defaultlib.RAM256X1S_HD199
Compiling module xil_defaultlib.RAM256X1S_HD200
Compiling module xil_defaultlib.RAM256X1S_HD201
Compiling module xil_defaultlib.RAM256X1S_HD202
Compiling module xil_defaultlib.RAM256X1S_HD203
Compiling module xil_defaultlib.RAM256X1S_HD204
Compiling module xil_defaultlib.RAM256X1S_HD205
Compiling module xil_defaultlib.RAM256X1S_HD206
Compiling module xil_defaultlib.RAM256X1S_HD207
Compiling module xil_defaultlib.RAM256X1S_HD208
Compiling module xil_defaultlib.RAM256X1S_HD209
Compiling module xil_defaultlib.RAM256X1S_HD210
Compiling module xil_defaultlib.RAM256X1S_HD211
Compiling module xil_defaultlib.RAM256X1S_HD212
Compiling module xil_defaultlib.RAM256X1S_HD213
Compiling module xil_defaultlib.RAM256X1S_HD214
Compiling module xil_defaultlib.RAM256X1S_HD215
Compiling module xil_defaultlib.RAM256X1S_HD216
Compiling module xil_defaultlib.RAM256X1S_HD217
Compiling module xil_defaultlib.RAM256X1S_HD218
Compiling module xil_defaultlib.RAM256X1S_HD219
Compiling module xil_defaultlib.RAM256X1S_HD220
Compiling module xil_defaultlib.RAM256X1S_HD221
Compiling module xil_defaultlib.RAM256X1S_HD222
Compiling module xil_defaultlib.RAM256X1S_HD223
Compiling module xil_defaultlib.RAM256X1S_HD224
Compiling module xil_defaultlib.RAM256X1S_HD225
Compiling module xil_defaultlib.RAM256X1S_HD226
Compiling module xil_defaultlib.RAM256X1S_HD227
Compiling module xil_defaultlib.RAM256X1S_HD228
Compiling module xil_defaultlib.RAM256X1S_HD229
Compiling module xil_defaultlib.RAM256X1S_HD230
Compiling module xil_defaultlib.RAM256X1S_HD231
Compiling module xil_defaultlib.RAM256X1S_HD232
Compiling module xil_defaultlib.RAM256X1S_HD233
Compiling module xil_defaultlib.RAM256X1S_HD234
Compiling module xil_defaultlib.RAM256X1S_HD235
Compiling module xil_defaultlib.RAM256X1S_HD236
Compiling module xil_defaultlib.RAM256X1S_HD237
Compiling module xil_defaultlib.RAM256X1S_HD238
Compiling module xil_defaultlib.RAM256X1S_HD239
Compiling module xil_defaultlib.RAM256X1S_HD240
Compiling module xil_defaultlib.RAM256X1S_HD241
Compiling module xil_defaultlib.RAM256X1S_HD242
Compiling module xil_defaultlib.RAM256X1S_HD243
Compiling module xil_defaultlib.RAM256X1S_HD244
Compiling module xil_defaultlib.RAM256X1S_HD245
Compiling module xil_defaultlib.RAM256X1S_HD246
Compiling module xil_defaultlib.RAM256X1S_HD247
Compiling module xil_defaultlib.RAM256X1S_HD248
Compiling module xil_defaultlib.RAM256X1S_HD249
Compiling module xil_defaultlib.RAM256X1S_HD250
Compiling module xil_defaultlib.RAM256X1S_HD251
Compiling module xil_defaultlib.RAM256X1S_HD252
Compiling module xil_defaultlib.RAM256X1S_HD253
Compiling module xil_defaultlib.RAM256X1S_HD254
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 02 23:11:17 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1687.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '64' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1704.891 ; gain = 22.516
run 100 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1713.113 ; gain = 0.000
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 02 23:26:16 2017...
