# â• Koggeâ€“Stone Parallel Prefix Adder (KSA)

## ğŸ“Œ Project Overview
This project implements a 16-bit Koggeâ€“Stone Adder, a fast parallel-prefix adder used in high-performance arithmetic circuits. The design focuses on reducing propagation delay using generate and propagate logic.

## ğŸš€ Features
- Parallel prefix structure  
- High-speed addition  
- Reduced logic depth  
- Verilog RTL implementation  
- Testbench included

## ğŸ“‚ Technologies Used
- Verilog HDL  
- Gate-level digital design  
- Simulation tools (Vivado / ModelSim)

## â–¶ï¸ How to Run
1. Compile the `kogge_stone_adder.v` file  
2. Run the testbench `ksa_tb.v`  
3. Observe waveforms for sum & carry outputs  

## ğŸ“ Project Structure
