============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Nov 22 2020  03:19:14 pm
  Module:                 chip
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (27177 ps) Late External Delay Assertion at pin odata_r
          Group: clk2
     Startpoint: (R) odata_r_reg/CLK
          Clock: (R) clk2
       Endpoint: (R) odata_r
          Clock: (R) clk2

                     Capture       Launch     
        Clock Edge:+   33000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   33000            0     
                                              
      Output Delay:-    5000                  
     Required Time:=   28000                  
      Launch Clock:-       0                  
         Data Path:-     823                  
             Slack:=   27177                  

Exceptions/Constraints:
  output_delay             5000            sdc_example1.sdc_line_14 

#------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  odata_r_reg/CLK -       -      R     (arrival)      2     -     0     0       0    (-,-) 
  odata_r_reg/Q   -       CLK->Q R     DFFPOSX1       1 500.0  1169   823     823    (-,-) 
  odata_r         <<<     -      R     (port)         -     -     -     0     823    (-,-) 
#------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Nov 22 2020  03:19:14 pm
  Module:                 chip
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area  Wireload     
----------------------------------------------------------------------------
chip                      3     23.934     0.000       23.934    <none> (D) 

 (D) = wireload is default in technology library
