# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do ./test.tcl
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
#        
# 
# vlog     	../../src/add_tc_16_16.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:46:20 on Nov 24,2024
# vlog -reportprogress 300 ../../src/add_tc_16_16.v 
# -- Compiling module add_tc_16_16
# -- Compiling module lca_4
# 
# Top level modules:
# 	add_tc_16_16
# End time: 22:46:20 on Nov 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     	../../sim/tb_src/tb_add_tc_16_16.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:46:20 on Nov 24,2024
# vlog -reportprogress 300 ../../sim/tb_src/tb_add_tc_16_16.v 
# -- Compiling module tb_add_tc_16_16
# 
# Top level modules:
# 	tb_add_tc_16_16
# End time: 22:46:20 on Nov 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# set rnd_seed [clock seconds]
# 1732459580
# 
# vsim -t 1ps -L rtl_work -L work +SEED=${rnd_seed} -voptargs="+acc"  tb_add_tc_16_16
# vsim -do "./test.tcl" 
# Start time: 22:46:20 on Nov 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading work.tb_add_tc_16_16(fast)
# Loading work.add_tc_16_16(fast)
# Loading work.lca_4(fast)
# ** Warning: (vsim-PLI-3003) ../../sim/tb_src/tb_add_tc_16_16.v(26): [TOFD] - System task or function '$srandom' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_add_tc_16_16 File: ../../sim/tb_src/tb_add_tc_16_16.v
# 
# do wave.do
# ** Error: Cannot open macro file: wave.do
# Error in macro ././test.tcl line 17
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position insertpoint sim:/tb_add_tc_16_16/u_add_tc_16_16/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading work.tb_add_tc_16_16(fast)
# Loading work.add_tc_16_16(fast)
# Loading work.lca_4(fast)
# ** Warning: (vsim-PLI-3003) ../../sim/tb_src/tb_add_tc_16_16.v(26): [TOFD] - System task or function '$srandom' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb_add_tc_16_16 File: ../../sim/tb_src/tb_add_tc_16_16.v
run -all
# ** Error (suppressible): (vsim-12023) ../../sim/tb_src/tb_add_tc_16_16.v(26): Cannot execute undefined system task/function '$srandom'
# 
# input A =  13604, B =  24193, sum =    37797, expect   37797
# input A = -10743, B =  22115, sum =    11372, expect   11372
# input A =  31501, B = -26227, sum =     5274, expect    5274
# input A = -31643, B =  21010, sum =   -10633, expect  -10633
# input A =  -7423, B = -13043, sum =   -20466, expect  -20466
# input A =  -3722, B = -12995, sum =   -16717, expect  -16717
# input A =  22509, B =  -2164, sum =    20345, expect   20345
# input A =  -5639, B =   9414, sum =     3775, expect    3775
# input A = -31547, B = -11606, sum =   -43153, expect  -43153
# input A =  -2075, B =  29303, sum =    27228, expect   27228
# input A = -10734, B =  -9329, sum =   -20063, expect  -20063
# input A =  27122, B = -26930, sum =      192, expect     192
# input A =  31464, B =  20165, sum =    51629, expect   51629
# input A =  18780, B =  10429, sum =    29209, expect   29209
# input A =  22573, B =   9829, sum =    32402, expect   32402
# input A =  25187, B = -30966, sum =    -5779, expect   -5779
# input A =   8832, B =   8480, sum =    17312, expect   17312
# input A =  17834, B = -13155, sum =     4679, expect    4679
# input A =  16022, B = -18413, sum =    -2391, expect   -2391
# input A =  14349, B = -10669, sum =     3680, expect    3680
# ** Note: $finish    : ../../sim/tb_src/tb_add_tc_16_16.v(32)
#    Time: 220 ns  Iteration: 0  Instance: /tb_add_tc_16_16
# 1
# Break in Module tb_add_tc_16_16 at ../../sim/tb_src/tb_add_tc_16_16.v line 32
# End time: 22:51:01 on Nov 24,2024, Elapsed time: 0:04:41
# Errors: 4, Warnings: 2
