// Seed: 2624904952
module module_0 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = -1;
  assign id_1 = (-1'b0);
endmodule
module module_1 #(
    parameter id_2 = 32'd53,
    parameter id_3 = 32'd67,
    parameter id_4 = 32'd45
) (
    output wand id_0,
    input supply1 id_1,
    input supply0 _id_2,
    input supply0 _id_3
    , id_10,
    input tri1 _id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri id_7,
    output tri0 id_8
);
  wire [id_3 : id_2] id_11 = ~(1 !=? id_3);
  module_0 modCall_1 (
      id_1,
      id_6
  );
  assign modCall_1.id_1 = 0;
  logic [id_4 : -1] id_12 = -1'b0;
endmodule
