#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001585a7ece90 .scope module, "ripple_carry_adder" "ripple_carry_adder" 2 65;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
o000001585a96e9e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001585a9d3960_0 .net "a", 3 0, o000001585a96e9e8;  0 drivers
o000001585a96ea18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001585a9d4c20_0 .net "b", 3 0, o000001585a96ea18;  0 drivers
v000001585a9d3fa0_0 .net "carry", 2 0, L_000001585a9dbc40;  1 drivers
v000001585a9d3a00_0 .var "carry0", 0 0;
v000001585a9d49a0_0 .net "carry_out_of_last_fa", 0 0, L_000001585a9e3700;  1 drivers
v000001585a9d3b40_0 .net "overflow", 0 0, L_000001585a9e3850;  1 drivers
v000001585a9d3c80_0 .net "sum", 3 0, L_000001585a9daac0;  1 drivers
L_000001585a9d9620 .part o000001585a96e9e8, 0, 1;
L_000001585a9d9e40 .part o000001585a96ea18, 0, 1;
L_000001585a9d85e0 .part o000001585a96e9e8, 1, 1;
L_000001585a9da480 .part o000001585a96ea18, 1, 1;
L_000001585a9d98a0 .part L_000001585a9dbc40, 0, 1;
L_000001585a9d8720 .part o000001585a96e9e8, 2, 1;
L_000001585a9d91c0 .part o000001585a96ea18, 2, 1;
L_000001585a9d8860 .part L_000001585a9dbc40, 1, 1;
L_000001585a9dbc40 .concat8 [ 1 1 1 0], L_000001585a962230, L_000001585a9e0830, L_000001585a9e0d70;
L_000001585a9dba60 .part o000001585a96e9e8, 3, 1;
L_000001585a9da980 .part o000001585a96ea18, 3, 1;
L_000001585a9db1a0 .part L_000001585a9dbc40, 2, 1;
L_000001585a9daac0 .concat8 [ 1 1 1 1], L_000001585a9da700, L_000001585a9d9bc0, L_000001585a9da340, L_000001585a9db740;
L_000001585a9dbd80 .part L_000001585a9dbc40, 2, 1;
S_000001585a7ed020 .scope module, "fa0" "full_adder" 2 73, 2 48 0, S_000001585a7ece90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ck_1";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v000001585a9bb3d0_0 .net "a", 0 0, L_000001585a9d9620;  1 drivers
v000001585a9bc9b0_0 .net "b", 0 0, L_000001585a9d9e40;  1 drivers
v000001585a9bbbf0_0 .net "carry_out", 0 0, L_000001585a962230;  1 drivers
v000001585a9bcc30_0 .net "ck_1", 0 0, v000001585a9d3a00_0;  1 drivers
v000001585a9bca50_0 .net "result", 1 0, L_000001585a9da8e0;  1 drivers
v000001585a9bbc90_0 .net "sum", 0 0, L_000001585a9da700;  1 drivers
v000001585a9bc190_0 .net "y", 1 0, L_000001585a9da840;  1 drivers
L_000001585a9da020 .part L_000001585a9da840, 0, 1;
L_000001585a9da700 .part L_000001585a9da8e0, 0, 1;
L_000001585a9d82c0 .part L_000001585a9da840, 1, 1;
L_000001585a9d9260 .part L_000001585a9da8e0, 1, 1;
S_000001585a90d250 .scope module, "carry" "or_gate" 2 62, 2 11 0, S_000001585a7ed020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a94a310_0 .net "a", 0 0, L_000001585a9d82c0;  1 drivers
v000001585a94eaf0_0 .net "b", 0 0, L_000001585a9d9260;  1 drivers
v000001585a94f450_0 .net "y", 0 0, L_000001585a962230;  alias, 1 drivers
v000001585a9b7c10_0 .net "y2", 1 0, L_000001585a9d84a0;  1 drivers
L_000001585a9d84a0 .concat8 [ 1 1 0 0], L_000001585a9621c0, L_000001585a962770;
L_000001585a9d9f80 .part L_000001585a9d84a0, 1, 1;
L_000001585a9d8220 .part L_000001585a9d84a0, 0, 1;
S_000001585a90d3e0 .scope module, "dsut" "nand_gate" 2 20, 2 3 0, S_000001585a90d250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a962230/d .functor NAND 1, L_000001585a9d9f80, L_000001585a9d8220, C4<1>, C4<1>;
L_000001585a962230 .delay 1 (1,1,1) L_000001585a962230/d;
v000001585a961640_0 .net "a", 0 0, L_000001585a9d9f80;  1 drivers
v000001585a961820_0 .net "b", 0 0, L_000001585a9d8220;  1 drivers
v000001585a961a00_0 .net "y", 0 0, L_000001585a962230;  alias, 1 drivers
S_000001585a7eeaf0 .scope module, "dut" "nand_gate" 2 19, 2 3 0, S_000001585a90d250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9621c0/d .functor NAND 1, L_000001585a9d9260, L_000001585a9d9260, C4<1>, C4<1>;
L_000001585a9621c0 .delay 1 (1,1,1) L_000001585a9621c0/d;
v000001585a95fc00_0 .net "a", 0 0, L_000001585a9d9260;  alias, 1 drivers
v000001585a95fe80_0 .net "b", 0 0, L_000001585a9d9260;  alias, 1 drivers
v000001585a95ff20_0 .net "y", 0 0, L_000001585a9621c0;  1 drivers
S_000001585a7eec80 .scope module, "uut" "nand_gate" 2 18, 2 3 0, S_000001585a90d250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a962770/d .functor NAND 1, L_000001585a9d82c0, L_000001585a9d82c0, C4<1>, C4<1>;
L_000001585a962770 .delay 1 (1,1,1) L_000001585a962770/d;
v000001585a95ffc0_0 .net "a", 0 0, L_000001585a9d82c0;  alias, 1 drivers
v000001585a9601a0_0 .net "b", 0 0, L_000001585a9d82c0;  alias, 1 drivers
v000001585a949f50_0 .net "y", 0 0, L_000001585a962770;  1 drivers
S_000001585a909b20 .scope module, "first_sum" "half_adder" 2 58, 2 36 0, S_000001585a7ed020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "y";
v000001585a9b7e90_0 .net "a", 0 0, L_000001585a9d9620;  alias, 1 drivers
v000001585a9b78f0_0 .net "b", 0 0, L_000001585a9d9e40;  alias, 1 drivers
v000001585a9b86b0_0 .net "carry", 0 0, L_000001585a9628c0;  1 drivers
v000001585a9b7f30_0 .net "y", 1 0, L_000001585a9da840;  alias, 1 drivers
L_000001585a9da840 .concat8 [ 1 1 0 0], L_000001585a961d60, L_000001585a961e40;
S_000001585a909cb0 .scope module, "dut" "nand_gate" 2 45, 2 3 0, S_000001585a909b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a961e40/d .functor NAND 1, L_000001585a9628c0, L_000001585a9628c0, C4<1>, C4<1>;
L_000001585a961e40 .delay 1 (1,1,1) L_000001585a961e40/d;
v000001585a9b82f0_0 .net "a", 0 0, L_000001585a9628c0;  alias, 1 drivers
v000001585a9b6e50_0 .net "b", 0 0, L_000001585a9628c0;  alias, 1 drivers
v000001585a9b7cb0_0 .net "y", 0 0, L_000001585a961e40;  1 drivers
S_000001585a8d2ce0 .scope module, "sum_gate" "xor_gate" 2 44, 2 23 0, S_000001585a909b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9b6ef0_0 .net "a", 0 0, L_000001585a9d9620;  alias, 1 drivers
v000001585a9b6b30_0 .net "b", 0 0, L_000001585a9d9e40;  alias, 1 drivers
v000001585a9b7fd0_0 .net "y", 0 0, L_000001585a961d60;  1 drivers
v000001585a9b87f0_0 .net "y1", 2 0, L_000001585a9d9da0;  1 drivers
L_000001585a9d3dc0 .part L_000001585a9d9da0, 2, 1;
L_000001585a9d8180 .part L_000001585a9d9da0, 2, 1;
L_000001585a9d9da0 .concat8 [ 1 1 1 0], L_000001585a962380, L_000001585a961cf0, L_000001585a961c10;
L_000001585a9d8a40 .part L_000001585a9d9da0, 0, 1;
L_000001585a9d9580 .part L_000001585a9d9da0, 1, 1;
S_000001585a8d2e70 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a8d2ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a961cf0/d .functor NAND 1, L_000001585a9d9620, L_000001585a9d3dc0, C4<1>, C4<1>;
L_000001585a961cf0 .delay 1 (1,1,1) L_000001585a961cf0/d;
v000001585a9b75d0_0 .net "a", 0 0, L_000001585a9d9620;  alias, 1 drivers
v000001585a9b7670_0 .net "b", 0 0, L_000001585a9d3dc0;  1 drivers
v000001585a9b6d10_0 .net "y", 0 0, L_000001585a961cf0;  1 drivers
S_000001585a8d3000 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a8d2ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a962380/d .functor NAND 1, L_000001585a9d8180, L_000001585a9d9e40, C4<1>, C4<1>;
L_000001585a962380 .delay 1 (1,1,1) L_000001585a962380/d;
v000001585a9b7850_0 .net "a", 0 0, L_000001585a9d8180;  1 drivers
v000001585a9b8110_0 .net "b", 0 0, L_000001585a9d9e40;  alias, 1 drivers
v000001585a9b7710_0 .net "y", 0 0, L_000001585a962380;  1 drivers
S_000001585a9b99c0 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a8d2ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a961d60/d .functor NAND 1, L_000001585a9d8a40, L_000001585a9d9580, C4<1>, C4<1>;
L_000001585a961d60 .delay 1 (1,1,1) L_000001585a961d60/d;
v000001585a9b8250_0 .net "a", 0 0, L_000001585a9d8a40;  1 drivers
v000001585a9b8390_0 .net "b", 0 0, L_000001585a9d9580;  1 drivers
v000001585a9b6db0_0 .net "y", 0 0, L_000001585a961d60;  alias, 1 drivers
S_000001585a9b9b50 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a8d2ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a961c10/d .functor NAND 1, L_000001585a9d9620, L_000001585a9d9e40, C4<1>, C4<1>;
L_000001585a961c10 .delay 1 (1,1,1) L_000001585a961c10/d;
v000001585a9b8430_0 .net "a", 0 0, L_000001585a9d9620;  alias, 1 drivers
v000001585a9b6a90_0 .net "b", 0 0, L_000001585a9d9e40;  alias, 1 drivers
v000001585a9b7d50_0 .net "y", 0 0, L_000001585a961c10;  1 drivers
S_000001585a9b9ce0 .scope module, "uut" "nand_gate" 2 43, 2 3 0, S_000001585a909b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9628c0/d .functor NAND 1, L_000001585a9d9620, L_000001585a9d9e40, C4<1>, C4<1>;
L_000001585a9628c0 .delay 1 (1,1,1) L_000001585a9628c0/d;
v000001585a9b7df0_0 .net "a", 0 0, L_000001585a9d9620;  alias, 1 drivers
v000001585a9b73f0_0 .net "b", 0 0, L_000001585a9d9e40;  alias, 1 drivers
v000001585a9b7350_0 .net "y", 0 0, L_000001585a9628c0;  alias, 1 drivers
S_000001585a968820 .scope module, "second_sum" "half_adder" 2 59, 2 36 0, S_000001585a7ed020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "y";
v000001585a9b7ad0_0 .net "a", 0 0, L_000001585a9da020;  1 drivers
v000001585a9bc0f0_0 .net "b", 0 0, v000001585a9d3a00_0;  alias, 1 drivers
v000001585a9bb150_0 .net "carry", 0 0, L_000001585a961eb0;  1 drivers
v000001585a9bcb90_0 .net "y", 1 0, L_000001585a9da8e0;  alias, 1 drivers
L_000001585a9da8e0 .concat8 [ 1 1 0 0], L_000001585a962070, L_000001585a962150;
S_000001585a9689b0 .scope module, "dut" "nand_gate" 2 45, 2 3 0, S_000001585a968820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a962150/d .functor NAND 1, L_000001585a961eb0, L_000001585a961eb0, C4<1>, C4<1>;
L_000001585a962150 .delay 1 (1,1,1) L_000001585a962150/d;
v000001585a9b7490_0 .net "a", 0 0, L_000001585a961eb0;  alias, 1 drivers
v000001585a9b6c70_0 .net "b", 0 0, L_000001585a961eb0;  alias, 1 drivers
v000001585a9b7030_0 .net "y", 0 0, L_000001585a962150;  1 drivers
S_000001585a968b40 .scope module, "sum_gate" "xor_gate" 2 44, 2 23 0, S_000001585a968820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9b7170_0 .net "a", 0 0, L_000001585a9da020;  alias, 1 drivers
v000001585a9b8610_0 .net "b", 0 0, v000001585a9d3a00_0;  alias, 1 drivers
v000001585a9b7210_0 .net "y", 0 0, L_000001585a962070;  1 drivers
v000001585a9b72b0_0 .net "y1", 2 0, L_000001585a9d9d00;  1 drivers
L_000001585a9d8900 .part L_000001585a9d9d00, 2, 1;
L_000001585a9d93a0 .part L_000001585a9d9d00, 2, 1;
L_000001585a9d9d00 .concat8 [ 1 1 1 0], L_000001585a962000, L_000001585a961f90, L_000001585a961f20;
L_000001585a9d9080 .part L_000001585a9d9d00, 0, 1;
L_000001585a9d9a80 .part L_000001585a9d9d00, 1, 1;
S_000001585a9ba9b0 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a968b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a961f90/d .functor NAND 1, L_000001585a9da020, L_000001585a9d8900, C4<1>, C4<1>;
L_000001585a961f90 .delay 1 (1,1,1) L_000001585a961f90/d;
v000001585a9b6f90_0 .net "a", 0 0, L_000001585a9da020;  alias, 1 drivers
v000001585a9b8750_0 .net "b", 0 0, L_000001585a9d8900;  1 drivers
v000001585a9b81b0_0 .net "y", 0 0, L_000001585a961f90;  1 drivers
S_000001585a9ba820 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a968b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a962000/d .functor NAND 1, L_000001585a9d93a0, v000001585a9d3a00_0, C4<1>, C4<1>;
L_000001585a962000 .delay 1 (1,1,1) L_000001585a962000/d;
v000001585a9b8890_0 .net "a", 0 0, L_000001585a9d93a0;  1 drivers
v000001585a9b7b70_0 .net "b", 0 0, v000001585a9d3a00_0;  alias, 1 drivers
v000001585a9b84d0_0 .net "y", 0 0, L_000001585a962000;  1 drivers
S_000001585a9ba690 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a968b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a962070/d .functor NAND 1, L_000001585a9d9080, L_000001585a9d9a80, C4<1>, C4<1>;
L_000001585a962070 .delay 1 (1,1,1) L_000001585a962070/d;
v000001585a9b8570_0 .net "a", 0 0, L_000001585a9d9080;  1 drivers
v000001585a9b7530_0 .net "b", 0 0, L_000001585a9d9a80;  1 drivers
v000001585a9b8070_0 .net "y", 0 0, L_000001585a962070;  alias, 1 drivers
S_000001585a9bacd0 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a968b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a961f20/d .functor NAND 1, L_000001585a9da020, v000001585a9d3a00_0, C4<1>, C4<1>;
L_000001585a961f20 .delay 1 (1,1,1) L_000001585a961f20/d;
v000001585a9b6bd0_0 .net "a", 0 0, L_000001585a9da020;  alias, 1 drivers
v000001585a9b69f0_0 .net "b", 0 0, v000001585a9d3a00_0;  alias, 1 drivers
v000001585a9b70d0_0 .net "y", 0 0, L_000001585a961f20;  1 drivers
S_000001585a9bab40 .scope module, "uut" "nand_gate" 2 43, 2 3 0, S_000001585a968820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a961eb0/d .functor NAND 1, L_000001585a9da020, v000001585a9d3a00_0, C4<1>, C4<1>;
L_000001585a961eb0 .delay 1 (1,1,1) L_000001585a961eb0/d;
v000001585a9b77b0_0 .net "a", 0 0, L_000001585a9da020;  alias, 1 drivers
v000001585a9b7990_0 .net "b", 0 0, v000001585a9d3a00_0;  alias, 1 drivers
v000001585a9b7a30_0 .net "y", 0 0, L_000001585a961eb0;  alias, 1 drivers
S_000001585a9ba050 .scope module, "fa1" "full_adder" 2 74, 2 48 0, S_000001585a7ece90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ck_1";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v000001585a9c1930_0 .net "a", 0 0, L_000001585a9d85e0;  1 drivers
v000001585a9c0cb0_0 .net "b", 0 0, L_000001585a9da480;  1 drivers
v000001585a9c1f70_0 .net "carry_out", 0 0, L_000001585a9e0830;  1 drivers
v000001585a9c1610_0 .net "ck_1", 0 0, L_000001585a9d98a0;  1 drivers
v000001585a9c1e30_0 .net "result", 1 0, L_000001585a9d8f40;  1 drivers
v000001585a9c11b0_0 .net "sum", 0 0, L_000001585a9d9bc0;  1 drivers
v000001585a9c0e90_0 .net "y", 1 0, L_000001585a9d8cc0;  1 drivers
L_000001585a9d8d60 .part L_000001585a9d8cc0, 0, 1;
L_000001585a9d9bc0 .part L_000001585a9d8f40, 0, 1;
L_000001585a9d9440 .part L_000001585a9d8cc0, 1, 1;
L_000001585a9d87c0 .part L_000001585a9d8f40, 1, 1;
S_000001585a9b9ec0 .scope module, "carry" "or_gate" 2 62, 2 11 0, S_000001585a9ba050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9bb290_0 .net "a", 0 0, L_000001585a9d9440;  1 drivers
v000001585a9bc870_0 .net "b", 0 0, L_000001585a9d87c0;  1 drivers
v000001585a9bb330_0 .net "y", 0 0, L_000001585a9e0830;  alias, 1 drivers
v000001585a9bccd0_0 .net "y2", 1 0, L_000001585a9d8ea0;  1 drivers
L_000001585a9d8ea0 .concat8 [ 1 1 0 0], L_000001585a9e0360, L_000001585a9e0600;
L_000001585a9da7a0 .part L_000001585a9d8ea0, 1, 1;
L_000001585a9d8e00 .part L_000001585a9d8ea0, 0, 1;
S_000001585a9ba1e0 .scope module, "dsut" "nand_gate" 2 20, 2 3 0, S_000001585a9b9ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0830/d .functor NAND 1, L_000001585a9da7a0, L_000001585a9d8e00, C4<1>, C4<1>;
L_000001585a9e0830 .delay 1 (1,1,1) L_000001585a9e0830/d;
v000001585a9bb970_0 .net "a", 0 0, L_000001585a9da7a0;  1 drivers
v000001585a9bc230_0 .net "b", 0 0, L_000001585a9d8e00;  1 drivers
v000001585a9bcaf0_0 .net "y", 0 0, L_000001585a9e0830;  alias, 1 drivers
S_000001585a9ba370 .scope module, "dut" "nand_gate" 2 19, 2 3 0, S_000001585a9b9ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0360/d .functor NAND 1, L_000001585a9d87c0, L_000001585a9d87c0, C4<1>, C4<1>;
L_000001585a9e0360 .delay 1 (1,1,1) L_000001585a9e0360/d;
v000001585a9bc2d0_0 .net "a", 0 0, L_000001585a9d87c0;  alias, 1 drivers
v000001585a9bc370_0 .net "b", 0 0, L_000001585a9d87c0;  alias, 1 drivers
v000001585a9bb470_0 .net "y", 0 0, L_000001585a9e0360;  1 drivers
S_000001585a9ba500 .scope module, "uut" "nand_gate" 2 18, 2 3 0, S_000001585a9b9ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0600/d .functor NAND 1, L_000001585a9d9440, L_000001585a9d9440, C4<1>, C4<1>;
L_000001585a9e0600 .delay 1 (1,1,1) L_000001585a9e0600/d;
v000001585a9bbab0_0 .net "a", 0 0, L_000001585a9d9440;  alias, 1 drivers
v000001585a9bbb50_0 .net "b", 0 0, L_000001585a9d9440;  alias, 1 drivers
v000001585a9bb1f0_0 .net "y", 0 0, L_000001585a9e0600;  1 drivers
S_000001585a9bd840 .scope module, "first_sum" "half_adder" 2 58, 2 36 0, S_000001585a9ba050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "y";
v000001585a9bbf10_0 .net "a", 0 0, L_000001585a9d85e0;  alias, 1 drivers
v000001585a9bc050_0 .net "b", 0 0, L_000001585a9da480;  alias, 1 drivers
v000001585a9bc550_0 .net "carry", 0 0, L_000001585a9623f0;  1 drivers
v000001585a9bc5f0_0 .net "y", 1 0, L_000001585a9d8cc0;  alias, 1 drivers
L_000001585a9d8cc0 .concat8 [ 1 1 0 0], L_000001585a9e0a60, L_000001585a9e0e50;
S_000001585a9be7e0 .scope module, "dut" "nand_gate" 2 45, 2 3 0, S_000001585a9bd840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0e50/d .functor NAND 1, L_000001585a9623f0, L_000001585a9623f0, C4<1>, C4<1>;
L_000001585a9e0e50 .delay 1 (1,1,1) L_000001585a9e0e50/d;
v000001585a9bb510_0 .net "a", 0 0, L_000001585a9623f0;  alias, 1 drivers
v000001585a9bb5b0_0 .net "b", 0 0, L_000001585a9623f0;  alias, 1 drivers
v000001585a9bc910_0 .net "y", 0 0, L_000001585a9e0e50;  1 drivers
S_000001585a9bcee0 .scope module, "sum_gate" "xor_gate" 2 44, 2 23 0, S_000001585a9bd840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9bb790_0 .net "a", 0 0, L_000001585a9d85e0;  alias, 1 drivers
v000001585a9bb830_0 .net "b", 0 0, L_000001585a9da480;  alias, 1 drivers
v000001585a9bc730_0 .net "y", 0 0, L_000001585a9e0a60;  1 drivers
v000001585a9bba10_0 .net "y1", 2 0, L_000001585a9d8c20;  1 drivers
L_000001585a9d8540 .part L_000001585a9d8c20, 2, 1;
L_000001585a9d96c0 .part L_000001585a9d8c20, 2, 1;
L_000001585a9d8c20 .concat8 [ 1 1 1 0], L_000001585a9e0210, L_000001585a9e0280, L_000001585a962850;
L_000001585a9da3e0 .part L_000001585a9d8c20, 0, 1;
L_000001585a9d9760 .part L_000001585a9d8c20, 1, 1;
S_000001585a9be970 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a9bcee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0280/d .functor NAND 1, L_000001585a9d85e0, L_000001585a9d8540, C4<1>, C4<1>;
L_000001585a9e0280 .delay 1 (1,1,1) L_000001585a9e0280/d;
v000001585a9bcd70_0 .net "a", 0 0, L_000001585a9d85e0;  alias, 1 drivers
v000001585a9bc410_0 .net "b", 0 0, L_000001585a9d8540;  1 drivers
v000001585a9bbfb0_0 .net "y", 0 0, L_000001585a9e0280;  1 drivers
S_000001585a9bd9d0 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a9bcee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0210/d .functor NAND 1, L_000001585a9d96c0, L_000001585a9da480, C4<1>, C4<1>;
L_000001585a9e0210 .delay 1 (1,1,1) L_000001585a9e0210/d;
v000001585a9bb010_0 .net "a", 0 0, L_000001585a9d96c0;  1 drivers
v000001585a9bb0b0_0 .net "b", 0 0, L_000001585a9da480;  alias, 1 drivers
v000001585a9baf70_0 .net "y", 0 0, L_000001585a9e0210;  1 drivers
S_000001585a9bdb60 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a9bcee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0a60/d .functor NAND 1, L_000001585a9da3e0, L_000001585a9d9760, C4<1>, C4<1>;
L_000001585a9e0a60 .delay 1 (1,1,1) L_000001585a9e0a60/d;
v000001585a9bb8d0_0 .net "a", 0 0, L_000001585a9da3e0;  1 drivers
v000001585a9bb650_0 .net "b", 0 0, L_000001585a9d9760;  1 drivers
v000001585a9bb6f0_0 .net "y", 0 0, L_000001585a9e0a60;  alias, 1 drivers
S_000001585a9bd200 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a9bcee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a962850/d .functor NAND 1, L_000001585a9d85e0, L_000001585a9da480, C4<1>, C4<1>;
L_000001585a962850 .delay 1 (1,1,1) L_000001585a962850/d;
v000001585a9bc4b0_0 .net "a", 0 0, L_000001585a9d85e0;  alias, 1 drivers
v000001585a9baed0_0 .net "b", 0 0, L_000001585a9da480;  alias, 1 drivers
v000001585a9bc7d0_0 .net "y", 0 0, L_000001585a962850;  1 drivers
S_000001585a9beb00 .scope module, "uut" "nand_gate" 2 43, 2 3 0, S_000001585a9bd840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9623f0/d .functor NAND 1, L_000001585a9d85e0, L_000001585a9da480, C4<1>, C4<1>;
L_000001585a9623f0 .delay 1 (1,1,1) L_000001585a9623f0/d;
v000001585a9bbd30_0 .net "a", 0 0, L_000001585a9d85e0;  alias, 1 drivers
v000001585a9bbdd0_0 .net "b", 0 0, L_000001585a9da480;  alias, 1 drivers
v000001585a9bbe70_0 .net "y", 0 0, L_000001585a9623f0;  alias, 1 drivers
S_000001585a9bd390 .scope module, "second_sum" "half_adder" 2 59, 2 36 0, S_000001585a9ba050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "y";
v000001585a9c0350_0 .net "a", 0 0, L_000001585a9d8d60;  1 drivers
v000001585a9c07b0_0 .net "b", 0 0, L_000001585a9d98a0;  alias, 1 drivers
v000001585a9c1a70_0 .net "carry", 0 0, L_000001585a9e0670;  1 drivers
v000001585a9c1cf0_0 .net "y", 1 0, L_000001585a9d8f40;  alias, 1 drivers
L_000001585a9d8f40 .concat8 [ 1 1 0 0], L_000001585a9e02f0, L_000001585a9e01a0;
S_000001585a9bd520 .scope module, "dut" "nand_gate" 2 45, 2 3 0, S_000001585a9bd390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e01a0/d .functor NAND 1, L_000001585a9e0670, L_000001585a9e0670, C4<1>, C4<1>;
L_000001585a9e01a0 .delay 1 (1,1,1) L_000001585a9e01a0/d;
v000001585a9bc690_0 .net "a", 0 0, L_000001585a9e0670;  alias, 1 drivers
v000001585a9c0df0_0 .net "b", 0 0, L_000001585a9e0670;  alias, 1 drivers
v000001585a9c1ed0_0 .net "y", 0 0, L_000001585a9e01a0;  1 drivers
S_000001585a9bd6b0 .scope module, "sum_gate" "xor_gate" 2 44, 2 23 0, S_000001585a9bd390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9c03f0_0 .net "a", 0 0, L_000001585a9d8d60;  alias, 1 drivers
v000001585a9c1390_0 .net "b", 0 0, L_000001585a9d98a0;  alias, 1 drivers
v000001585a9c1570_0 .net "y", 0 0, L_000001585a9e02f0;  1 drivers
v000001585a9c0f30_0 .net "y1", 2 0, L_000001585a9d9800;  1 drivers
L_000001585a9d9b20 .part L_000001585a9d9800, 2, 1;
L_000001585a9d8400 .part L_000001585a9d9800, 2, 1;
L_000001585a9d9800 .concat8 [ 1 1 1 0], L_000001585a9e0590, L_000001585a9e1080, L_000001585a9e0ad0;
L_000001585a9d9ee0 .part L_000001585a9d9800, 0, 1;
L_000001585a9d89a0 .part L_000001585a9d9800, 1, 1;
S_000001585a9bdcf0 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a9bd6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e1080/d .functor NAND 1, L_000001585a9d8d60, L_000001585a9d9b20, C4<1>, C4<1>;
L_000001585a9e1080 .delay 1 (1,1,1) L_000001585a9e1080/d;
v000001585a9c0a30_0 .net "a", 0 0, L_000001585a9d8d60;  alias, 1 drivers
v000001585a9c1bb0_0 .net "b", 0 0, L_000001585a9d9b20;  1 drivers
v000001585a9c0b70_0 .net "y", 0 0, L_000001585a9e1080;  1 drivers
S_000001585a9bde80 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a9bd6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0590/d .functor NAND 1, L_000001585a9d8400, L_000001585a9d98a0, C4<1>, C4<1>;
L_000001585a9e0590 .delay 1 (1,1,1) L_000001585a9e0590/d;
v000001585a9c0ad0_0 .net "a", 0 0, L_000001585a9d8400;  1 drivers
v000001585a9c0530_0 .net "b", 0 0, L_000001585a9d98a0;  alias, 1 drivers
v000001585a9c1430_0 .net "y", 0 0, L_000001585a9e0590;  1 drivers
S_000001585a9be1a0 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a9bd6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e02f0/d .functor NAND 1, L_000001585a9d9ee0, L_000001585a9d89a0, C4<1>, C4<1>;
L_000001585a9e02f0 .delay 1 (1,1,1) L_000001585a9e02f0/d;
v000001585a9c05d0_0 .net "a", 0 0, L_000001585a9d9ee0;  1 drivers
v000001585a9c12f0_0 .net "b", 0 0, L_000001585a9d89a0;  1 drivers
v000001585a9c14d0_0 .net "y", 0 0, L_000001585a9e02f0;  alias, 1 drivers
S_000001585a9be010 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a9bd6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0ad0/d .functor NAND 1, L_000001585a9d8d60, L_000001585a9d98a0, C4<1>, C4<1>;
L_000001585a9e0ad0 .delay 1 (1,1,1) L_000001585a9e0ad0/d;
v000001585a9c1110_0 .net "a", 0 0, L_000001585a9d8d60;  alias, 1 drivers
v000001585a9c0c10_0 .net "b", 0 0, L_000001585a9d98a0;  alias, 1 drivers
v000001585a9c0710_0 .net "y", 0 0, L_000001585a9e0ad0;  1 drivers
S_000001585a9be330 .scope module, "uut" "nand_gate" 2 43, 2 3 0, S_000001585a9bd390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0670/d .functor NAND 1, L_000001585a9d8d60, L_000001585a9d98a0, C4<1>, C4<1>;
L_000001585a9e0670 .delay 1 (1,1,1) L_000001585a9e0670/d;
v000001585a9c1070_0 .net "a", 0 0, L_000001585a9d8d60;  alias, 1 drivers
v000001585a9c19d0_0 .net "b", 0 0, L_000001585a9d98a0;  alias, 1 drivers
v000001585a9c17f0_0 .net "y", 0 0, L_000001585a9e0670;  alias, 1 drivers
S_000001585a9bd070 .scope module, "fa2" "full_adder" 2 75, 2 48 0, S_000001585a7ece90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ck_1";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v000001585a9c6820_0 .net "a", 0 0, L_000001585a9d8720;  1 drivers
v000001585a9c68c0_0 .net "b", 0 0, L_000001585a9d91c0;  1 drivers
v000001585a9c6960_0 .net "carry_out", 0 0, L_000001585a9e0d70;  1 drivers
v000001585a9c77f0_0 .net "ck_1", 0 0, L_000001585a9d8860;  1 drivers
v000001585a9c8d30_0 .net "result", 1 0, L_000001585a9da200;  1 drivers
v000001585a9c8dd0_0 .net "sum", 0 0, L_000001585a9da340;  1 drivers
v000001585a9c83d0_0 .net "y", 1 0, L_000001585a9d8ae0;  1 drivers
L_000001585a9da2a0 .part L_000001585a9d8ae0, 0, 1;
L_000001585a9da340 .part L_000001585a9da200, 0, 1;
L_000001585a9d8680 .part L_000001585a9d8ae0, 1, 1;
L_000001585a9d94e0 .part L_000001585a9da200, 1, 1;
S_000001585a9be4c0 .scope module, "carry" "or_gate" 2 62, 2 11 0, S_000001585a9bd070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9c0170_0 .net "a", 0 0, L_000001585a9d8680;  1 drivers
v000001585a9c0210_0 .net "b", 0 0, L_000001585a9d94e0;  1 drivers
v000001585a9c0490_0 .net "y", 0 0, L_000001585a9e0d70;  alias, 1 drivers
v000001585a9c1890_0 .net "y2", 1 0, L_000001585a9da5c0;  1 drivers
L_000001585a9da5c0 .concat8 [ 1 1 0 0], L_000001585a9e0c90, L_000001585a9e0c20;
L_000001585a9d8fe0 .part L_000001585a9da5c0, 1, 1;
L_000001585a9d8360 .part L_000001585a9da5c0, 0, 1;
S_000001585a9be650 .scope module, "dsut" "nand_gate" 2 20, 2 3 0, S_000001585a9be4c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0d70/d .functor NAND 1, L_000001585a9d8fe0, L_000001585a9d8360, C4<1>, C4<1>;
L_000001585a9e0d70 .delay 1 (1,1,1) L_000001585a9e0d70/d;
v000001585a9c02b0_0 .net "a", 0 0, L_000001585a9d8fe0;  1 drivers
v000001585a9c1b10_0 .net "b", 0 0, L_000001585a9d8360;  1 drivers
v000001585a9c0d50_0 .net "y", 0 0, L_000001585a9e0d70;  alias, 1 drivers
S_000001585a9bec90 .scope module, "dut" "nand_gate" 2 19, 2 3 0, S_000001585a9be4c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0c90/d .functor NAND 1, L_000001585a9d94e0, L_000001585a9d94e0, C4<1>, C4<1>;
L_000001585a9e0c90 .delay 1 (1,1,1) L_000001585a9e0c90/d;
v000001585a9c1d90_0 .net "a", 0 0, L_000001585a9d94e0;  alias, 1 drivers
v000001585a9c00d0_0 .net "b", 0 0, L_000001585a9d94e0;  alias, 1 drivers
v000001585a9c1250_0 .net "y", 0 0, L_000001585a9e0c90;  1 drivers
S_000001585a9c46d0 .scope module, "uut" "nand_gate" 2 18, 2 3 0, S_000001585a9be4c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0c20/d .functor NAND 1, L_000001585a9d8680, L_000001585a9d8680, C4<1>, C4<1>;
L_000001585a9e0c20 .delay 1 (1,1,1) L_000001585a9e0c20/d;
v000001585a9c0fd0_0 .net "a", 0 0, L_000001585a9d8680;  alias, 1 drivers
v000001585a9c16b0_0 .net "b", 0 0, L_000001585a9d8680;  alias, 1 drivers
v000001585a9c1750_0 .net "y", 0 0, L_000001585a9e0c20;  1 drivers
S_000001585a9c3d70 .scope module, "first_sum" "half_adder" 2 58, 2 36 0, S_000001585a9bd070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "y";
v000001585a9c63c0_0 .net "a", 0 0, L_000001585a9d8720;  alias, 1 drivers
v000001585a9c51a0_0 .net "b", 0 0, L_000001585a9d91c0;  alias, 1 drivers
v000001585a9c6f00_0 .net "carry", 0 0, L_000001585a9e03d0;  1 drivers
v000001585a9c65a0_0 .net "y", 1 0, L_000001585a9d8ae0;  alias, 1 drivers
L_000001585a9d8ae0 .concat8 [ 1 1 0 0], L_000001585a9e0440, L_000001585a9e04b0;
S_000001585a9c3280 .scope module, "dut" "nand_gate" 2 45, 2 3 0, S_000001585a9c3d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e04b0/d .functor NAND 1, L_000001585a9e03d0, L_000001585a9e03d0, C4<1>, C4<1>;
L_000001585a9e04b0 .delay 1 (1,1,1) L_000001585a9e04b0/d;
v000001585a9c0670_0 .net "a", 0 0, L_000001585a9e03d0;  alias, 1 drivers
v000001585a9c1c50_0 .net "b", 0 0, L_000001585a9e03d0;  alias, 1 drivers
v000001585a9c0850_0 .net "y", 0 0, L_000001585a9e04b0;  1 drivers
S_000001585a9c4220 .scope module, "sum_gate" "xor_gate" 2 44, 2 23 0, S_000001585a9c3d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9c66e0_0 .net "a", 0 0, L_000001585a9d8720;  alias, 1 drivers
v000001585a9c6500_0 .net "b", 0 0, L_000001585a9d91c0;  alias, 1 drivers
v000001585a9c5100_0 .net "y", 0 0, L_000001585a9e0440;  1 drivers
v000001585a9c6dc0_0 .net "y1", 2 0, L_000001585a9da0c0;  1 drivers
L_000001585a9d9c60 .part L_000001585a9da0c0, 2, 1;
L_000001585a9d9120 .part L_000001585a9da0c0, 2, 1;
L_000001585a9da0c0 .concat8 [ 1 1 1 0], L_000001585a9e1010, L_000001585a9e09f0, L_000001585a9e08a0;
L_000001585a9da520 .part L_000001585a9da0c0, 0, 1;
L_000001585a9d9940 .part L_000001585a9da0c0, 1, 1;
S_000001585a9c49f0 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a9c4220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e09f0/d .functor NAND 1, L_000001585a9d8720, L_000001585a9d9c60, C4<1>, C4<1>;
L_000001585a9e09f0 .delay 1 (1,1,1) L_000001585a9e09f0/d;
v000001585a9c0990_0 .net "a", 0 0, L_000001585a9d8720;  alias, 1 drivers
v000001585a9c08f0_0 .net "b", 0 0, L_000001585a9d9c60;  1 drivers
v000001585a9c6c80_0 .net "y", 0 0, L_000001585a9e09f0;  1 drivers
S_000001585a9c43b0 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a9c4220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e1010/d .functor NAND 1, L_000001585a9d9120, L_000001585a9d91c0, C4<1>, C4<1>;
L_000001585a9e1010 .delay 1 (1,1,1) L_000001585a9e1010/d;
v000001585a9c5ba0_0 .net "a", 0 0, L_000001585a9d9120;  1 drivers
v000001585a9c6320_0 .net "b", 0 0, L_000001585a9d91c0;  alias, 1 drivers
v000001585a9c6d20_0 .net "y", 0 0, L_000001585a9e1010;  1 drivers
S_000001585a9c4d10 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a9c4220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0440/d .functor NAND 1, L_000001585a9da520, L_000001585a9d9940, C4<1>, C4<1>;
L_000001585a9e0440 .delay 1 (1,1,1) L_000001585a9e0440/d;
v000001585a9c6460_0 .net "a", 0 0, L_000001585a9da520;  1 drivers
v000001585a9c5740_0 .net "b", 0 0, L_000001585a9d9940;  1 drivers
v000001585a9c6a00_0 .net "y", 0 0, L_000001585a9e0440;  alias, 1 drivers
S_000001585a9c4b80 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a9c4220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e08a0/d .functor NAND 1, L_000001585a9d8720, L_000001585a9d91c0, C4<1>, C4<1>;
L_000001585a9e08a0 .delay 1 (1,1,1) L_000001585a9e08a0/d;
v000001585a9c5ce0_0 .net "a", 0 0, L_000001585a9d8720;  alias, 1 drivers
v000001585a9c5380_0 .net "b", 0 0, L_000001585a9d91c0;  alias, 1 drivers
v000001585a9c6e60_0 .net "y", 0 0, L_000001585a9e08a0;  1 drivers
S_000001585a9c4860 .scope module, "uut" "nand_gate" 2 43, 2 3 0, S_000001585a9c3d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e03d0/d .functor NAND 1, L_000001585a9d8720, L_000001585a9d91c0, C4<1>, C4<1>;
L_000001585a9e03d0 .delay 1 (1,1,1) L_000001585a9e03d0/d;
v000001585a9c6140_0 .net "a", 0 0, L_000001585a9d8720;  alias, 1 drivers
v000001585a9c5420_0 .net "b", 0 0, L_000001585a9d91c0;  alias, 1 drivers
v000001585a9c5c40_0 .net "y", 0 0, L_000001585a9e03d0;  alias, 1 drivers
S_000001585a9c4540 .scope module, "second_sum" "half_adder" 2 59, 2 36 0, S_000001585a9bd070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "y";
v000001585a9c5b00_0 .net "a", 0 0, L_000001585a9da2a0;  1 drivers
v000001585a9c60a0_0 .net "b", 0 0, L_000001585a9d8860;  alias, 1 drivers
v000001585a9c61e0_0 .net "carry", 0 0, L_000001585a9e0d00;  1 drivers
v000001585a9c6280_0 .net "y", 1 0, L_000001585a9da200;  alias, 1 drivers
L_000001585a9da200 .concat8 [ 1 1 0 0], L_000001585a9e0750, L_000001585a9e0bb0;
S_000001585a9c4ea0 .scope module, "dut" "nand_gate" 2 45, 2 3 0, S_000001585a9c4540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0bb0/d .functor NAND 1, L_000001585a9e0d00, L_000001585a9e0d00, C4<1>, C4<1>;
L_000001585a9e0bb0 .delay 1 (1,1,1) L_000001585a9e0bb0/d;
v000001585a9c6fa0_0 .net "a", 0 0, L_000001585a9e0d00;  alias, 1 drivers
v000001585a9c54c0_0 .net "b", 0 0, L_000001585a9e0d00;  alias, 1 drivers
v000001585a9c6aa0_0 .net "y", 0 0, L_000001585a9e0bb0;  1 drivers
S_000001585a9c30f0 .scope module, "sum_gate" "xor_gate" 2 44, 2 23 0, S_000001585a9c4540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9c56a0_0 .net "a", 0 0, L_000001585a9da2a0;  alias, 1 drivers
v000001585a9c5ec0_0 .net "b", 0 0, L_000001585a9d8860;  alias, 1 drivers
v000001585a9c5d80_0 .net "y", 0 0, L_000001585a9e0750;  1 drivers
v000001585a9c5920_0 .net "y1", 2 0, L_000001585a9d8b80;  1 drivers
L_000001585a9da160 .part L_000001585a9d8b80, 2, 1;
L_000001585a9da660 .part L_000001585a9d8b80, 2, 1;
L_000001585a9d8b80 .concat8 [ 1 1 1 0], L_000001585a9e06e0, L_000001585a9e0520, L_000001585a9e0b40;
L_000001585a9d99e0 .part L_000001585a9d8b80, 0, 1;
L_000001585a9d9300 .part L_000001585a9d8b80, 1, 1;
S_000001585a9c3410 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a9c30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0520/d .functor NAND 1, L_000001585a9da2a0, L_000001585a9da160, C4<1>, C4<1>;
L_000001585a9e0520 .delay 1 (1,1,1) L_000001585a9e0520/d;
v000001585a9c6b40_0 .net "a", 0 0, L_000001585a9da2a0;  alias, 1 drivers
v000001585a9c57e0_0 .net "b", 0 0, L_000001585a9da160;  1 drivers
v000001585a9c5560_0 .net "y", 0 0, L_000001585a9e0520;  1 drivers
S_000001585a9c35a0 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a9c30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e06e0/d .functor NAND 1, L_000001585a9da660, L_000001585a9d8860, C4<1>, C4<1>;
L_000001585a9e06e0 .delay 1 (1,1,1) L_000001585a9e06e0/d;
v000001585a9c5240_0 .net "a", 0 0, L_000001585a9da660;  1 drivers
v000001585a9c6640_0 .net "b", 0 0, L_000001585a9d8860;  alias, 1 drivers
v000001585a9c5880_0 .net "y", 0 0, L_000001585a9e06e0;  1 drivers
S_000001585a9c3730 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a9c30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0750/d .functor NAND 1, L_000001585a9d99e0, L_000001585a9d9300, C4<1>, C4<1>;
L_000001585a9e0750 .delay 1 (1,1,1) L_000001585a9e0750/d;
v000001585a9c6000_0 .net "a", 0 0, L_000001585a9d99e0;  1 drivers
v000001585a9c52e0_0 .net "b", 0 0, L_000001585a9d9300;  1 drivers
v000001585a9c6be0_0 .net "y", 0 0, L_000001585a9e0750;  alias, 1 drivers
S_000001585a9c38c0 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a9c30f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0b40/d .functor NAND 1, L_000001585a9da2a0, L_000001585a9d8860, C4<1>, C4<1>;
L_000001585a9e0b40 .delay 1 (1,1,1) L_000001585a9e0b40/d;
v000001585a9c6780_0 .net "a", 0 0, L_000001585a9da2a0;  alias, 1 drivers
v000001585a9c5f60_0 .net "b", 0 0, L_000001585a9d8860;  alias, 1 drivers
v000001585a9c5600_0 .net "y", 0 0, L_000001585a9e0b40;  1 drivers
S_000001585a9c4090 .scope module, "uut" "nand_gate" 2 43, 2 3 0, S_000001585a9c4540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0d00/d .functor NAND 1, L_000001585a9da2a0, L_000001585a9d8860, C4<1>, C4<1>;
L_000001585a9e0d00 .delay 1 (1,1,1) L_000001585a9e0d00/d;
v000001585a9c59c0_0 .net "a", 0 0, L_000001585a9da2a0;  alias, 1 drivers
v000001585a9c5e20_0 .net "b", 0 0, L_000001585a9d8860;  alias, 1 drivers
v000001585a9c5a60_0 .net "y", 0 0, L_000001585a9e0d00;  alias, 1 drivers
S_000001585a9c3a50 .scope module, "fa3" "full_adder" 2 76, 2 48 0, S_000001585a7ece90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ck_1";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v000001585a9d3460_0 .net "a", 0 0, L_000001585a9dba60;  1 drivers
v000001585a9d4fe0_0 .net "b", 0 0, L_000001585a9da980;  1 drivers
v000001585a9d4720_0 .net "carry_out", 0 0, L_000001585a9e3700;  alias, 1 drivers
v000001585a9d33c0_0 .net "ck_1", 0 0, L_000001585a9db1a0;  1 drivers
v000001585a9d4ea0_0 .net "result", 1 0, L_000001585a9db560;  1 drivers
v000001585a9d4ae0_0 .net "sum", 0 0, L_000001585a9db740;  1 drivers
v000001585a9d4f40_0 .net "y", 1 0, L_000001585a9db2e0;  1 drivers
L_000001585a9daf20 .part L_000001585a9db2e0, 0, 1;
L_000001585a9db740 .part L_000001585a9db560, 0, 1;
L_000001585a9db380 .part L_000001585a9db2e0, 1, 1;
L_000001585a9dbf60 .part L_000001585a9db560, 1, 1;
S_000001585a9c3be0 .scope module, "carry" "or_gate" 2 62, 2 11 0, S_000001585a9c3a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9c7890_0 .net "a", 0 0, L_000001585a9db380;  1 drivers
v000001585a9c7bb0_0 .net "b", 0 0, L_000001585a9dbf60;  1 drivers
v000001585a9c80b0_0 .net "y", 0 0, L_000001585a9e3700;  alias, 1 drivers
v000001585a9c8b50_0 .net "y2", 1 0, L_000001585a9dad40;  1 drivers
L_000001585a9dad40 .concat8 [ 1 1 0 0], L_000001585a9e3cb0, L_000001585a9e3e70;
L_000001585a9db7e0 .part L_000001585a9dad40, 1, 1;
L_000001585a9dafc0 .part L_000001585a9dad40, 0, 1;
S_000001585a9c3f00 .scope module, "dsut" "nand_gate" 2 20, 2 3 0, S_000001585a9c3be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3700/d .functor NAND 1, L_000001585a9db7e0, L_000001585a9dafc0, C4<1>, C4<1>;
L_000001585a9e3700 .delay 1 (1,1,1) L_000001585a9e3700/d;
v000001585a9c8970_0 .net "a", 0 0, L_000001585a9db7e0;  1 drivers
v000001585a9c7750_0 .net "b", 0 0, L_000001585a9dafc0;  1 drivers
v000001585a9c8790_0 .net "y", 0 0, L_000001585a9e3700;  alias, 1 drivers
S_000001585a9c9440 .scope module, "dut" "nand_gate" 2 19, 2 3 0, S_000001585a9c3be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3cb0/d .functor NAND 1, L_000001585a9dbf60, L_000001585a9dbf60, C4<1>, C4<1>;
L_000001585a9e3cb0 .delay 1 (1,1,1) L_000001585a9e3cb0/d;
v000001585a9c7a70_0 .net "a", 0 0, L_000001585a9dbf60;  alias, 1 drivers
v000001585a9c8150_0 .net "b", 0 0, L_000001585a9dbf60;  alias, 1 drivers
v000001585a9c7b10_0 .net "y", 0 0, L_000001585a9e3cb0;  1 drivers
S_000001585a9c9a80 .scope module, "uut" "nand_gate" 2 18, 2 3 0, S_000001585a9c3be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3e70/d .functor NAND 1, L_000001585a9db380, L_000001585a9db380, C4<1>, C4<1>;
L_000001585a9e3e70 .delay 1 (1,1,1) L_000001585a9e3e70/d;
v000001585a9c8e70_0 .net "a", 0 0, L_000001585a9db380;  alias, 1 drivers
v000001585a9c74d0_0 .net "b", 0 0, L_000001585a9db380;  alias, 1 drivers
v000001585a9c8f10_0 .net "y", 0 0, L_000001585a9e3e70;  1 drivers
S_000001585a9c9760 .scope module, "first_sum" "half_adder" 2 58, 2 36 0, S_000001585a9c3a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "y";
v000001585a9c8c90_0 .net "a", 0 0, L_000001585a9dba60;  alias, 1 drivers
v000001585a9c7c50_0 .net "b", 0 0, L_000001585a9da980;  alias, 1 drivers
v000001585a9c7d90_0 .net "carry", 0 0, L_000001585a9e07c0;  1 drivers
v000001585a9c8650_0 .net "y", 1 0, L_000001585a9db2e0;  alias, 1 drivers
L_000001585a9db2e0 .concat8 [ 1 1 0 0], L_000001585a9e0ec0, L_000001585a9e0fa0;
S_000001585a9c9da0 .scope module, "dut" "nand_gate" 2 45, 2 3 0, S_000001585a9c9760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0fa0/d .functor NAND 1, L_000001585a9e07c0, L_000001585a9e07c0, C4<1>, C4<1>;
L_000001585a9e0fa0 .delay 1 (1,1,1) L_000001585a9e0fa0/d;
v000001585a9c71b0_0 .net "a", 0 0, L_000001585a9e07c0;  alias, 1 drivers
v000001585a9c85b0_0 .net "b", 0 0, L_000001585a9e07c0;  alias, 1 drivers
v000001585a9c8a10_0 .net "y", 0 0, L_000001585a9e0fa0;  1 drivers
S_000001585a9ca570 .scope module, "sum_gate" "xor_gate" 2 44, 2 23 0, S_000001585a9c9760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9c7cf0_0 .net "a", 0 0, L_000001585a9dba60;  alias, 1 drivers
v000001585a9c86f0_0 .net "b", 0 0, L_000001585a9da980;  alias, 1 drivers
v000001585a9c8830_0 .net "y", 0 0, L_000001585a9e0ec0;  1 drivers
v000001585a9c7430_0 .net "y1", 2 0, L_000001585a9dbec0;  1 drivers
L_000001585a9dc000 .part L_000001585a9dbec0, 2, 1;
L_000001585a9db600 .part L_000001585a9dbec0, 2, 1;
L_000001585a9dbec0 .concat8 [ 1 1 1 0], L_000001585a9e0de0, L_000001585a9e0f30, L_000001585a9e0910;
L_000001585a9dbce0 .part L_000001585a9dbec0, 0, 1;
L_000001585a9db240 .part L_000001585a9dbec0, 1, 1;
S_000001585a9ca0c0 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a9ca570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0f30/d .functor NAND 1, L_000001585a9dba60, L_000001585a9dc000, C4<1>, C4<1>;
L_000001585a9e0f30 .delay 1 (1,1,1) L_000001585a9e0f30/d;
v000001585a9c7930_0 .net "a", 0 0, L_000001585a9dba60;  alias, 1 drivers
v000001585a9c7110_0 .net "b", 0 0, L_000001585a9dc000;  1 drivers
v000001585a9c8ab0_0 .net "y", 0 0, L_000001585a9e0f30;  1 drivers
S_000001585a9ca700 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a9ca570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0de0/d .functor NAND 1, L_000001585a9db600, L_000001585a9da980, C4<1>, C4<1>;
L_000001585a9e0de0 .delay 1 (1,1,1) L_000001585a9e0de0/d;
v000001585a9c81f0_0 .net "a", 0 0, L_000001585a9db600;  1 drivers
v000001585a9c79d0_0 .net "b", 0 0, L_000001585a9da980;  alias, 1 drivers
v000001585a9c7570_0 .net "y", 0 0, L_000001585a9e0de0;  1 drivers
S_000001585a9c92b0 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a9ca570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0ec0/d .functor NAND 1, L_000001585a9dbce0, L_000001585a9db240, C4<1>, C4<1>;
L_000001585a9e0ec0 .delay 1 (1,1,1) L_000001585a9e0ec0/d;
v000001585a9c7250_0 .net "a", 0 0, L_000001585a9dbce0;  1 drivers
v000001585a9c8fb0_0 .net "b", 0 0, L_000001585a9db240;  1 drivers
v000001585a9c72f0_0 .net "y", 0 0, L_000001585a9e0ec0;  alias, 1 drivers
S_000001585a9ca890 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a9ca570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0910/d .functor NAND 1, L_000001585a9dba60, L_000001585a9da980, C4<1>, C4<1>;
L_000001585a9e0910 .delay 1 (1,1,1) L_000001585a9e0910/d;
v000001585a9c8bf0_0 .net "a", 0 0, L_000001585a9dba60;  alias, 1 drivers
v000001585a9c8010_0 .net "b", 0 0, L_000001585a9da980;  alias, 1 drivers
v000001585a9c7390_0 .net "y", 0 0, L_000001585a9e0910;  1 drivers
S_000001585a9cad40 .scope module, "uut" "nand_gate" 2 43, 2 3 0, S_000001585a9c9760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e07c0/d .functor NAND 1, L_000001585a9dba60, L_000001585a9da980, C4<1>, C4<1>;
L_000001585a9e07c0 .delay 1 (1,1,1) L_000001585a9e07c0/d;
v000001585a9c8330_0 .net "a", 0 0, L_000001585a9dba60;  alias, 1 drivers
v000001585a9c88d0_0 .net "b", 0 0, L_000001585a9da980;  alias, 1 drivers
v000001585a9c7610_0 .net "y", 0 0, L_000001585a9e07c0;  alias, 1 drivers
S_000001585a9c9f30 .scope module, "second_sum" "half_adder" 2 59, 2 36 0, S_000001585a9c3a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "y";
v000001585a9d3500_0 .net "a", 0 0, L_000001585a9daf20;  1 drivers
v000001585a9d4d60_0 .net "b", 0 0, L_000001585a9db1a0;  alias, 1 drivers
v000001585a9d4360_0 .net "carry", 0 0, L_000001585a9e0980;  1 drivers
v000001585a9d4180_0 .net "y", 1 0, L_000001585a9db560;  alias, 1 drivers
L_000001585a9db560 .concat8 [ 1 1 0 0], L_000001585a9e3f50, L_000001585a9e3a80;
S_000001585a9c95d0 .scope module, "dut" "nand_gate" 2 45, 2 3 0, S_000001585a9c9f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3a80/d .functor NAND 1, L_000001585a9e0980, L_000001585a9e0980, C4<1>, C4<1>;
L_000001585a9e3a80 .delay 1 (1,1,1) L_000001585a9e3a80/d;
v000001585a9c8290_0 .net "a", 0 0, L_000001585a9e0980;  alias, 1 drivers
v000001585a9c7e30_0 .net "b", 0 0, L_000001585a9e0980;  alias, 1 drivers
v000001585a9c76b0_0 .net "y", 0 0, L_000001585a9e3a80;  1 drivers
S_000001585a9cabb0 .scope module, "sum_gate" "xor_gate" 2 44, 2 23 0, S_000001585a9c9f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9d4680_0 .net "a", 0 0, L_000001585a9daf20;  alias, 1 drivers
v000001585a9d4040_0 .net "b", 0 0, L_000001585a9db1a0;  alias, 1 drivers
v000001585a9d4860_0 .net "y", 0 0, L_000001585a9e3f50;  1 drivers
v000001585a9d36e0_0 .net "y1", 2 0, L_000001585a9db9c0;  1 drivers
L_000001585a9dbba0 .part L_000001585a9db9c0, 2, 1;
L_000001585a9dade0 .part L_000001585a9db9c0, 2, 1;
L_000001585a9db9c0 .concat8 [ 1 1 1 0], L_000001585a9e37e0, L_000001585a9e3c40, L_000001585a9e3fc0;
L_000001585a9dbe20 .part L_000001585a9db9c0, 0, 1;
L_000001585a9dae80 .part L_000001585a9db9c0, 1, 1;
S_000001585a9caa20 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a9cabb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3c40/d .functor NAND 1, L_000001585a9daf20, L_000001585a9dbba0, C4<1>, C4<1>;
L_000001585a9e3c40 .delay 1 (1,1,1) L_000001585a9e3c40/d;
v000001585a9c8470_0 .net "a", 0 0, L_000001585a9daf20;  alias, 1 drivers
v000001585a9c8510_0 .net "b", 0 0, L_000001585a9dbba0;  1 drivers
v000001585a9c7ed0_0 .net "y", 0 0, L_000001585a9e3c40;  1 drivers
S_000001585a9c98f0 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a9cabb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e37e0/d .functor NAND 1, L_000001585a9dade0, L_000001585a9db1a0, C4<1>, C4<1>;
L_000001585a9e37e0 .delay 1 (1,1,1) L_000001585a9e37e0/d;
v000001585a9c7f70_0 .net "a", 0 0, L_000001585a9dade0;  1 drivers
v000001585a9d4540_0 .net "b", 0 0, L_000001585a9db1a0;  alias, 1 drivers
v000001585a9d3aa0_0 .net "y", 0 0, L_000001585a9e37e0;  1 drivers
S_000001585a9c9c10 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a9cabb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3f50/d .functor NAND 1, L_000001585a9dbe20, L_000001585a9dae80, C4<1>, C4<1>;
L_000001585a9e3f50 .delay 1 (1,1,1) L_000001585a9e3f50/d;
v000001585a9d4e00_0 .net "a", 0 0, L_000001585a9dbe20;  1 drivers
v000001585a9d4220_0 .net "b", 0 0, L_000001585a9dae80;  1 drivers
v000001585a9d3e60_0 .net "y", 0 0, L_000001585a9e3f50;  alias, 1 drivers
S_000001585a9c9120 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a9cabb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3fc0/d .functor NAND 1, L_000001585a9daf20, L_000001585a9db1a0, C4<1>, C4<1>;
L_000001585a9e3fc0 .delay 1 (1,1,1) L_000001585a9e3fc0/d;
v000001585a9d45e0_0 .net "a", 0 0, L_000001585a9daf20;  alias, 1 drivers
v000001585a9d4cc0_0 .net "b", 0 0, L_000001585a9db1a0;  alias, 1 drivers
v000001585a9d42c0_0 .net "y", 0 0, L_000001585a9e3fc0;  1 drivers
S_000001585a9ca3e0 .scope module, "uut" "nand_gate" 2 43, 2 3 0, S_000001585a9c9f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e0980/d .functor NAND 1, L_000001585a9daf20, L_000001585a9db1a0, C4<1>, C4<1>;
L_000001585a9e0980 .delay 1 (1,1,1) L_000001585a9e0980/d;
v000001585a9d4a40_0 .net "a", 0 0, L_000001585a9daf20;  alias, 1 drivers
v000001585a9d44a0_0 .net "b", 0 0, L_000001585a9db1a0;  alias, 1 drivers
v000001585a9d47c0_0 .net "y", 0 0, L_000001585a9e0980;  alias, 1 drivers
S_000001585a9caed0 .scope module, "overflow_logic" "xor_gate" 2 77, 2 23 0, S_000001585a7ece90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001585a9d3780_0 .net "a", 0 0, L_000001585a9e3700;  alias, 1 drivers
v000001585a9d3640_0 .net "b", 0 0, L_000001585a9dbd80;  1 drivers
v000001585a9d3820_0 .net "y", 0 0, L_000001585a9e3850;  alias, 1 drivers
v000001585a9d38c0_0 .net "y1", 2 0, L_000001585a9db060;  1 drivers
L_000001585a9daca0 .part L_000001585a9db060, 2, 1;
L_000001585a9db420 .part L_000001585a9db060, 2, 1;
L_000001585a9db060 .concat8 [ 1 1 1 0], L_000001585a9e3380, L_000001585a9e3620, L_000001585a9e31c0;
L_000001585a9db4c0 .part L_000001585a9db060, 0, 1;
L_000001585a9daa20 .part L_000001585a9db060, 1, 1;
S_000001585a9ca250 .scope module, "dut" "nand_gate" 2 31, 2 3 0, S_000001585a9caed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3620/d .functor NAND 1, L_000001585a9e3700, L_000001585a9daca0, C4<1>, C4<1>;
L_000001585a9e3620 .delay 1 (1,1,1) L_000001585a9e3620/d;
v000001585a9d40e0_0 .net "a", 0 0, L_000001585a9e3700;  alias, 1 drivers
v000001585a9d3be0_0 .net "b", 0 0, L_000001585a9daca0;  1 drivers
v000001585a9d35a0_0 .net "y", 0 0, L_000001585a9e3620;  1 drivers
S_000001585a9d6160 .scope module, "fut" "nand_gate" 2 32, 2 3 0, S_000001585a9caed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3380/d .functor NAND 1, L_000001585a9db420, L_000001585a9dbd80, C4<1>, C4<1>;
L_000001585a9e3380 .delay 1 (1,1,1) L_000001585a9e3380/d;
v000001585a9d3140_0 .net "a", 0 0, L_000001585a9db420;  1 drivers
v000001585a9d4400_0 .net "b", 0 0, L_000001585a9dbd80;  alias, 1 drivers
v000001585a9d31e0_0 .net "y", 0 0, L_000001585a9e3380;  1 drivers
S_000001585a9d78d0 .scope module, "ut" "nand_gate" 2 33, 2 3 0, S_000001585a9caed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e3850/d .functor NAND 1, L_000001585a9db4c0, L_000001585a9daa20, C4<1>, C4<1>;
L_000001585a9e3850 .delay 1 (1,1,1) L_000001585a9e3850/d;
v000001585a9d4b80_0 .net "a", 0 0, L_000001585a9db4c0;  1 drivers
v000001585a9d3280_0 .net "b", 0 0, L_000001585a9daa20;  1 drivers
v000001585a9d3320_0 .net "y", 0 0, L_000001585a9e3850;  alias, 1 drivers
S_000001585a9d7a60 .scope module, "uut" "nand_gate" 2 30, 2 3 0, S_000001585a9caed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001585a9e31c0/d .functor NAND 1, L_000001585a9e3700, L_000001585a9dbd80, C4<1>, C4<1>;
L_000001585a9e31c0 .delay 1 (1,1,1) L_000001585a9e31c0/d;
v000001585a9d3f00_0 .net "a", 0 0, L_000001585a9e3700;  alias, 1 drivers
v000001585a9d4900_0 .net "b", 0 0, L_000001585a9dbd80;  alias, 1 drivers
v000001585a9d3d20_0 .net "y", 0 0, L_000001585a9e31c0;  1 drivers
    .scope S_000001585a7ece90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001585a9d3a00_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ripplecarryadder.v";
