------------------------------------------------------------------------
-- MEM/WB Pipeline Register
-- MEM ë‹¨ê³„ì—ì„œ ìƒì„±ëœ ê°’ë“¤ì„ WB ë‹¨ê³„ë¡œ ì „ë‹¬í•˜ëŠ” ë ˆì§€ìŠ¤í„°
--
-- single-cycle processorì˜ ë…¼ë¦¬ íë¦„ì„ ê·¸ëŒ€ë¡œ ë°˜ì˜:
--   â€¢ Load ê²°ê³¼(load_extender) ë˜ëŠ” ALU ê²°ê³¼ë¥¼ WBì—ì„œ ì„ íƒí•´ì•¼ í•¨
--   â€¢ JAL/JALRì˜ PC+4ë„ WBì—ì„œ register fileì— ê¸°ë¡ë  ìˆ˜ ìˆìŒ
--   â€¢ AUIPC ë“± ì¼ë¶€ ëª…ë ¹ì€ Immediateë¥¼ WBê¹Œì§€ carryí•´ì•¼ í•¨
--
-- Part 1 (software-scheduled pipeline):
--   â€¢ Hazard / Stall / Flush ì—†ìŒ â†’ ë§¤ ì‚¬ì´í´ë§ˆë‹¤ ì €ì¥
------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mem_wb_reg is
    generic(N : integer := 32);
    port(
        i_CLK       : in  std_logic;
        i_RST       : in  std_logic;

        --------------------------------------------------------------------
        -- Datapath Inputs from MEM Stage
        --------------------------------------------------------------------
        i_ALUResult : in  std_logic_vector(N-1 downto 0);  -- ALU ê²°ê³¼
        i_MemData   : in  std_logic_vector(N-1 downto 0);  -- ë©”ëª¨ë¦¬ì—ì„œ ì½ì–´ì˜¨ load ë°ì´í„°
        i_PC4       : in  std_logic_vector(N-1 downto 0);  -- PC + 4 (JAL/JALR)
        i_Imm       : in  std_logic_vector(N-1 downto 0);  -- Immediate (AUIPC ë“± WB í•„ìš” ì‹œ)
        i_Rd        : in  std_logic_vector(4 downto 0);    -- ëª©ì  ë ˆì§€ìŠ¤í„° ë²ˆí˜¸

        --------------------------------------------------------------------
        -- Control Inputs from MEM Stage
        --------------------------------------------------------------------
        i_RegWrite  : in  std_logic;                       -- Register file write enable
        i_MemToReg  : in  std_logic_vector(1 downto 0);    -- WB ë‹¨ê³„ ì„ íƒ ì½”ë“œ
        i_Halt      : in  std_logic;                       -- Halt carry (WBì—ì„œ assert)

        --------------------------------------------------------------------
        -- Outputs to WB Stage
        --------------------------------------------------------------------
        o_ALUResult : out std_logic_vector(N-1 downto 0);
        o_MemData   : out std_logic_vector(N-1 downto 0);
        o_PC4       : out std_logic_vector(N-1 downto 0);
        o_Imm       : out std_logic_vector(N-1 downto 0);
        o_Rd        : out std_logic_vector(4 downto 0);

        o_RegWrite  : out std_logic;
        o_MemToReg  : out std_logic_vector(1 downto 0);
        o_Halt      : out std_logic
    );
end mem_wb_reg;

architecture behavior of mem_wb_reg is

    ------------------------------------------------------------------------
    -- ë‚´ë¶€ ë ˆì§€ìŠ¤í„°: MEM ë‹¨ê³„ì˜ ê²°ê³¼ë¥¼ WB ë‹¨ê³„ê¹Œì§€ carryí•˜ëŠ” ì €ì¥ì†Œ
    ------------------------------------------------------------------------
    signal s_ALUResult_reg : std_logic_vector(N-1 downto 0) := (others => '0');
    signal s_MemData_reg   : std_logic_vector(N-1 downto 0) := (others => '0');
    signal s_PC4_reg       : std_logic_vector(N-1 downto 0) := (others => '0');
    signal s_Imm_reg       : std_logic_vector(N-1 downto 0) := (others => '0');
    signal s_Rd_reg        : std_logic_vector(4 downto 0)   := (others => '0');

    signal s_RegWrite_reg  : std_logic := '0';
    signal s_MemToReg_reg  : std_logic_vector(1 downto 0) := (others => '0');
    signal s_Halt_reg      : std_logic := '0';

begin

    process(i_CLK, i_RST)
    begin
        -- ğŸ”¹ Reset ì²˜ë¦¬ â†’ pipeline bubble ìƒì„±
        if (i_RST = '1') then
            s_ALUResult_reg <= (others => '0');
            s_MemData_reg   <= (others => '0');
            s_PC4_reg       <= (others => '0');
            s_Imm_reg       <= (others => '0');
            s_Rd_reg        <= (others => '0');

            s_RegWrite_reg  <= '0';
            s_MemToReg_reg  <= (others => '0');
            s_Halt_reg      <= '0';

        -- ğŸ”¹ Part 1: stall/flush ì—†ìŒ â†’ ëª¨ë“  ê°’ ë§¤ í´ëŸ­ ê°±ì‹ 
        elsif rising_edge(i_CLK) then
            s_ALUResult_reg <= i_ALUResult;
            s_MemData_reg   <= i_MemData;
            s_PC4_reg       <= i_PC4;
            s_Imm_reg       <= i_Imm;
            s_Rd_reg        <= i_Rd;

            s_RegWrite_reg  <= i_RegWrite;
            s_MemToReg_reg  <= i_MemToReg;
            s_Halt_reg      <= i_Halt;
        end if;
    end process;

    ------------------------------------------------------------------------
    -- WB ë‹¨ê³„ë¡œ ì¶œë ¥
    ------------------------------------------------------------------------
    o_ALUResult <= s_ALUResult_reg;
    o_MemData   <= s_MemData_reg;
    o_PC4       <= s_PC4_reg;
    o_Imm       <= s_Imm_reg;
    o_Rd        <= s_Rd_reg;

    o_RegWrite  <= s_RegWrite_reg;
    o_MemToReg  <= s_MemToReg_reg;
    o_Halt      <= s_Halt_reg;

end behavior;