# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../OPLL_ADC.srcs/sources_1/bd/design_1/ipshared/4868" \
"../../../../OPLL_ADC.srcs/sources_1/new/PMOD_ADC.v" \
"../../../../OPLL_ADC.srcs/sim_1/new/Verilog_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
