{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 01:39:06 2018 " "Info: Processing started: Wed May 16 01:39:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch6:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Info: Detected ripple clock \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Info: Detected ripple clock \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] " "Info: Detected ripple clock \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] " "Info: Detected ripple clock \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] " "Info: Detected ripple clock \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] " "Info: Detected ripple clock \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Info: Detected ripple clock \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 -112 -48 688 "inst13" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 -120 -56 600 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16dmux:inst1\|33~13 " "Info: Detected gated clock \"16dmux:inst1\|33~13\" as buffer" {  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "16dmux:inst1\|33~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16dmux:inst1\|33~12 " "Info: Detected gated clock \"16dmux:inst1\|33~12\" as buffer" {  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "16dmux:inst1\|33~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16dmux:inst1\|33~14 " "Info: Detected gated clock \"16dmux:inst1\|33~14\" as buffer" {  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "16dmux:inst1\|33~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode113w\[3\]~0 " "Info: Detected gated clock \"lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode113w\[3\]~0\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/decode_8bf.tdf" 46 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode113w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\] " "Info: Detected gated clock \"lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\]\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/decode_8bf.tdf" 137 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] memory lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|ram_block1a0~porta_address_reg0 113.48 MHz 8.812 ns Internal " "Info: Clock \"clk\" has Internal fmax of 113.48 MHz between source register \"lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]\" and destination memory \"lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|ram_block1a0~porta_address_reg0\" (period= 8.812 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Longest register memory " "Info: + Longest register to memory delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] 1 REG LCCOMB_X30_Y6_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; REG Node = 'lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.366 ns) 0.645 ns lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\] 2 COMB LCCOMB_X30_Y6_N2 3 " "Info: 2: + IC(0.279 ns) + CELL(0.366 ns) = 0.645 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 3; COMB Node = 'lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/decode_8bf.tdf" 137 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.154 ns) 1.019 ns inst 3 COMB LCCOMB_X30_Y6_N14 17 " "Info: 3: + IC(0.220 ns) + CELL(0.154 ns) = 1.019 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 17; COMB Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 488 984 1048 536 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.457 ns) 2.000 ns lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X32_Y6 8 " "Info: 4: + IC(0.524 ns) + CELL(0.457 ns) = 2.000 ns; Loc. = M4K_X32_Y6; Fanout = 8; MEM Node = 'lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { inst lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.977 ns ( 48.85 % ) " "Info: Total cell delay = 0.977 ns ( 48.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 51.15 % ) " "Info: Total interconnect delay = 1.023 ns ( 51.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] {} inst {} lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.279ns 0.220ns 0.524ns } { 0.000ns 0.366ns 0.154ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.384 ns - Smallest " "Info: - Smallest clock skew is -2.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.343 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X32_Y6 8 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 8; MEM Node = 'lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { clk~clkctrl lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.727 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.712 ns) 3.008 ns lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\] 2 REG LCFF_X25_Y7_N17 18 " "Info: 2: + IC(1.442 ns) + CELL(0.712 ns) = 3.008 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 18; REG Node = 'lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.366 ns) 3.672 ns 16dmux:inst1\|33~14 3 COMB LCCOMB_X25_Y7_N26 9 " "Info: 3: + IC(0.298 ns) + CELL(0.366 ns) = 3.672 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 9; COMB Node = '16dmux:inst1\|33~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.053 ns) 4.727 ns lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] 4 REG LCCOMB_X30_Y6_N8 2 " "Info: 4: + IC(1.002 ns) + CELL(0.053 ns) = 4.727 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; REG Node = 'lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.985 ns ( 41.99 % ) " "Info: Total cell delay = 1.985 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.742 ns ( 58.01 % ) " "Info: Total interconnect delay = 2.742 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.727 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] {} 16dmux:inst1|33~14 {} lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 1.442ns 0.298ns 1.002ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.727 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] {} 16dmux:inst1|33~14 {} lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 1.442ns 0.298ns 1.002ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 37 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] {} inst {} lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.279ns 0.220ns 0.524ns } { 0.000ns 0.366ns 0.154ns 0.457ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.727 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] {} 16dmux:inst1|33~14 {} lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 1.442ns 0.298ns 1.002ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|q_a\[2\] lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[2\] clk 5.453 ns " "Info: Found hold time violation between source  pin or register \"lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|q_a\[2\]\" and destination pin or register \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[2\]\" for clock \"clk\" (Hold time is 5.453 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.197 ns + Largest " "Info: + Largest clock skew is 6.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.531 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.712 ns) 3.008 ns lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\] 2 REG LCFF_X25_Y7_N17 18 " "Info: 2: + IC(1.442 ns) + CELL(0.712 ns) = 3.008 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 18; REG Node = 'lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.366 ns) 3.672 ns 16dmux:inst1\|33~14 3 COMB LCCOMB_X25_Y7_N26 9 " "Info: 3: + IC(0.298 ns) + CELL(0.366 ns) = 3.672 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 9; COMB Node = '16dmux:inst1\|33~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.053 ns) 4.727 ns lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] 4 REG LCCOMB_X30_Y6_N8 2 " "Info: 4: + IC(1.002 ns) + CELL(0.053 ns) = 4.727 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; REG Node = 'lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.366 ns) 5.372 ns lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\] 5 COMB LCCOMB_X30_Y6_N2 3 " "Info: 5: + IC(0.279 ns) + CELL(0.366 ns) = 5.372 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 3; COMB Node = 'lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/decode_8bf.tdf" 137 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.154 ns) 5.850 ns inst13 6 COMB LCCOMB_X29_Y6_N30 1 " "Info: 6: + IC(0.324 ns) + CELL(0.154 ns) = 5.850 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst13 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 -112 -48 688 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.000 ns) 7.557 ns inst13~clkctrl 7 COMB CLKCTRL_G11 8 " "Info: 7: + IC(1.707 ns) + CELL(0.000 ns) = 7.557 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 -112 -48 688 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.053 ns) 8.531 ns lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[2\] 8 REG LCCOMB_X31_Y6_N10 1 " "Info: 8: + IC(0.921 ns) + CELL(0.053 ns) = 8.531 ns; Loc. = LCCOMB_X31_Y6_N10; Fanout = 1; REG Node = 'lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { inst13~clkctrl lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 29.98 % ) " "Info: Total cell delay = 2.558 ns ( 29.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.973 ns ( 70.02 % ) " "Info: Total interconnect delay = 5.973 ns ( 70.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.531 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst13 inst13~clkctrl lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.531 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] {} 16dmux:inst1|33~14 {} lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] {} inst13 {} inst13~clkctrl {} lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.442ns 0.298ns 1.002ns 0.279ns 0.324ns 1.707ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.366ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.334 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.472 ns) 2.334 ns lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|q_a\[2\] 3 MEM M4K_X32_Y6 4 " "Info: 3: + IC(0.665 ns) + CELL(0.472 ns) = 2.334 ns; Loc. = M4K_X32_Y6; Fanout = 4; MEM Node = 'lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk~clkctrl lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.81 % ) " "Info: Total cell delay = 1.326 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk clk~clkctrl lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.531 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst13 inst13~clkctrl lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.531 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] {} 16dmux:inst1|33~14 {} lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] {} inst13 {} inst13~clkctrl {} lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.442ns 0.298ns 1.002ns 0.279ns 0.324ns 1.707ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.366ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk clk~clkctrl lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.608 ns - Shortest memory register " "Info: - Shortest memory to register delay is 0.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|q_a\[2\] 1 MEM M4K_X32_Y6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y6; Fanout = 4; MEM Node = 'lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.228 ns) 0.608 ns lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[2\] 2 REG LCCOMB_X31_Y6_N10 1 " "Info: 2: + IC(0.329 ns) + CELL(0.228 ns) = 0.608 ns; Loc. = LCCOMB_X31_Y6_N10; Fanout = 1; REG Node = 'lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.279 ns ( 45.89 % ) " "Info: Total cell delay = 0.279 ns ( 45.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.329 ns ( 54.11 % ) " "Info: Total interconnect delay = 0.329 ns ( 54.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.608 ns" { lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] {} lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.329ns } { 0.051ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 34 2 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.531 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst13 inst13~clkctrl lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.531 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] {} 16dmux:inst1|33~14 {} lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] {} inst13 {} inst13~clkctrl {} lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.442ns 0.298ns 1.002ns 0.279ns 0.324ns 1.707ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.366ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk clk~clkctrl lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.608 ns" { lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] {} lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.329ns } { 0.051ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\] clk clk 3.125 ns register " "Info: tsu for register \"lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]\" (data pin = \"clk\", clock pin = \"clk\") is 3.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.949 ns + Longest pin register " "Info: + Longest pin to register delay is 5.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.349 ns) + CELL(0.746 ns) 5.949 ns lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\] 2 REG LCFF_X25_Y7_N23 17 " "Info: 2: + IC(4.349 ns) + CELL(0.746 ns) = 5.949 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 17; REG Node = 'lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 26.90 % ) " "Info: Total cell delay = 1.600 ns ( 26.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.349 ns ( 73.10 % ) " "Info: Total interconnect delay = 4.349 ns ( 73.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.349ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.914 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.618 ns) 2.914 ns lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\] 2 REG LCFF_X25_Y7_N23 17 " "Info: 2: + IC(1.442 ns) + CELL(0.618 ns) = 2.914 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 17; REG Node = 'lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.51 % ) " "Info: Total cell delay = 1.472 ns ( 50.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 49.49 % ) " "Info: Total interconnect delay = 1.442 ns ( 49.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.349ns } { 0.000ns 0.854ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk op2\[3\] lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[3\] 12.829 ns register " "Info: tco from clock \"clk\" to destination pin \"op2\[3\]\" through register \"lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[3\]\" is 12.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.528 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.712 ns) 3.008 ns lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\] 2 REG LCFF_X25_Y7_N17 18 " "Info: 2: + IC(1.442 ns) + CELL(0.712 ns) = 3.008 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 18; REG Node = 'lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.366 ns) 3.672 ns 16dmux:inst1\|33~14 3 COMB LCCOMB_X25_Y7_N26 9 " "Info: 3: + IC(0.298 ns) + CELL(0.366 ns) = 3.672 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 9; COMB Node = '16dmux:inst1\|33~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.053 ns) 4.727 ns lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] 4 REG LCCOMB_X30_Y6_N8 2 " "Info: 4: + IC(1.002 ns) + CELL(0.053 ns) = 4.727 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; REG Node = 'lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.366 ns) 5.372 ns lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\] 5 COMB LCCOMB_X30_Y6_N2 3 " "Info: 5: + IC(0.279 ns) + CELL(0.366 ns) = 5.372 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 3; COMB Node = 'lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/decode_8bf.tdf" 137 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.154 ns) 5.850 ns inst13 6 COMB LCCOMB_X29_Y6_N30 1 " "Info: 6: + IC(0.324 ns) + CELL(0.154 ns) = 5.850 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst13 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 -112 -48 688 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.000 ns) 7.557 ns inst13~clkctrl 7 COMB CLKCTRL_G11 8 " "Info: 7: + IC(1.707 ns) + CELL(0.000 ns) = 7.557 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 -112 -48 688 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.053 ns) 8.528 ns lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[3\] 8 REG LCCOMB_X31_Y6_N22 1 " "Info: 8: + IC(0.918 ns) + CELL(0.053 ns) = 8.528 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 1; REG Node = 'lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { inst13~clkctrl lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.558 ns ( 30.00 % ) " "Info: Total cell delay = 2.558 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.970 ns ( 70.00 % ) " "Info: Total interconnect delay = 5.970 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.528 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst13 inst13~clkctrl lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.528 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] {} 16dmux:inst1|33~14 {} lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] {} inst13 {} inst13~clkctrl {} lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.442ns 0.298ns 1.002ns 0.279ns 0.324ns 1.707ns 0.918ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.366ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.301 ns + Longest register pin " "Info: + Longest register to pin delay is 4.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[3\] 1 REG LCCOMB_X31_Y6_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 1; REG Node = 'lpm_latch6:inst6\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(2.124 ns) 4.301 ns op2\[3\] 2 PIN PIN_T18 0 " "Info: 2: + IC(2.177 ns) + CELL(2.124 ns) = 4.301 ns; Loc. = PIN_T18; Fanout = 0; PIN Node = 'op2\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] op2[3] } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 856 16 64 872 "op2\[1..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 49.38 % ) " "Info: Total cell delay = 2.124 ns ( 49.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.177 ns ( 50.62 % ) " "Info: Total interconnect delay = 2.177 ns ( 50.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] op2[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] {} op2[3] {} } { 0.000ns 2.177ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.528 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] 16dmux:inst1|33~14 lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst13 inst13~clkctrl lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.528 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] {} 16dmux:inst1|33~14 {} lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] {} lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] {} inst13 {} inst13~clkctrl {} lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 1.442ns 0.298ns 1.002ns 0.279ns 0.324ns 1.707ns 0.918ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.366ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] op2[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] {} op2[3] {} } { 0.000ns 2.177ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\] clk clk -2.886 ns register " "Info: th for register \"lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]\" (data pin = \"clk\", clock pin = \"clk\") is -2.886 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.914 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.618 ns) 2.914 ns lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\] 2 REG LCFF_X25_Y7_N23 17 " "Info: 2: + IC(1.442 ns) + CELL(0.618 ns) = 2.914 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 17; REG Node = 'lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.51 % ) " "Info: Total cell delay = 1.472 ns ( 50.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 49.49 % ) " "Info: Total interconnect delay = 1.442 ns ( 49.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.949 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } { 328 992 1072 344 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.349 ns) + CELL(0.746 ns) 5.949 ns lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\] 2 REG LCFF_X25_Y7_N23 17 " "Info: 2: + IC(4.349 ns) + CELL(0.746 ns) = 5.949 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 17; REG Node = 'lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 26.90 % ) " "Info: Total cell delay = 1.600 ns ( 26.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.349 ns ( 73.10 % ) " "Info: Total interconnect delay = 4.349 ns ( 73.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.349ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { clk lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.949 ns" { clk {} clk~combout {} lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.349ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 01:39:07 2018 " "Info: Processing ended: Wed May 16 01:39:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
