$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Tue Feb 06 15:44:05 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab2_top_vhd_vec_tst $end
$var wire 1 ! clkin_50 $end
$var wire 1 " leds [7] $end
$var wire 1 # leds [6] $end
$var wire 1 $ leds [5] $end
$var wire 1 % leds [4] $end
$var wire 1 & leds [3] $end
$var wire 1 ' leds [2] $end
$var wire 1 ( leds [1] $end
$var wire 1 ) leds [0] $end
$var wire 1 * pb [3] $end
$var wire 1 + pb [2] $end
$var wire 1 , pb [1] $end
$var wire 1 - pb [0] $end
$var wire 1 . seg7_char1 $end
$var wire 1 / seg7_char2 $end
$var wire 1 0 seg7_data [6] $end
$var wire 1 1 seg7_data [5] $end
$var wire 1 2 seg7_data [4] $end
$var wire 1 3 seg7_data [3] $end
$var wire 1 4 seg7_data [2] $end
$var wire 1 5 seg7_data [1] $end
$var wire 1 6 seg7_data [0] $end
$var wire 1 7 sw [7] $end
$var wire 1 8 sw [6] $end
$var wire 1 9 sw [5] $end
$var wire 1 : sw [4] $end
$var wire 1 ; sw [3] $end
$var wire 1 < sw [2] $end
$var wire 1 = sw [1] $end
$var wire 1 > sw [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_clkin_50 $end
$var wire 1 I ww_pb [3] $end
$var wire 1 J ww_pb [2] $end
$var wire 1 K ww_pb [1] $end
$var wire 1 L ww_pb [0] $end
$var wire 1 M ww_sw [7] $end
$var wire 1 N ww_sw [6] $end
$var wire 1 O ww_sw [5] $end
$var wire 1 P ww_sw [4] $end
$var wire 1 Q ww_sw [3] $end
$var wire 1 R ww_sw [2] $end
$var wire 1 S ww_sw [1] $end
$var wire 1 T ww_sw [0] $end
$var wire 1 U ww_leds [7] $end
$var wire 1 V ww_leds [6] $end
$var wire 1 W ww_leds [5] $end
$var wire 1 X ww_leds [4] $end
$var wire 1 Y ww_leds [3] $end
$var wire 1 Z ww_leds [2] $end
$var wire 1 [ ww_leds [1] $end
$var wire 1 \ ww_leds [0] $end
$var wire 1 ] ww_seg7_data [6] $end
$var wire 1 ^ ww_seg7_data [5] $end
$var wire 1 _ ww_seg7_data [4] $end
$var wire 1 ` ww_seg7_data [3] $end
$var wire 1 a ww_seg7_data [2] $end
$var wire 1 b ww_seg7_data [1] $end
$var wire 1 c ww_seg7_data [0] $end
$var wire 1 d ww_seg7_char1 $end
$var wire 1 e ww_seg7_char2 $end
$var wire 1 f \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 g \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 h \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 i \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 j \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 k \clkin_50~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 l \clkin_50~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 m \clkin_50~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 n \clkin_50~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 o \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 p \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 q \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 r \seg7_data[1]~output_o\ $end
$var wire 1 s \seg7_data[5]~output_o\ $end
$var wire 1 t \seg7_data[6]~output_o\ $end
$var wire 1 u \leds[0]~output_o\ $end
$var wire 1 v \leds[1]~output_o\ $end
$var wire 1 w \leds[2]~output_o\ $end
$var wire 1 x \leds[3]~output_o\ $end
$var wire 1 y \leds[4]~output_o\ $end
$var wire 1 z \leds[5]~output_o\ $end
$var wire 1 { \leds[6]~output_o\ $end
$var wire 1 | \leds[7]~output_o\ $end
$var wire 1 } \seg7_data[0]~output_o\ $end
$var wire 1 ~ \seg7_data[2]~output_o\ $end
$var wire 1 !! \seg7_data[3]~output_o\ $end
$var wire 1 "! \seg7_data[4]~output_o\ $end
$var wire 1 #! \seg7_char1~output_o\ $end
$var wire 1 $! \seg7_char2~output_o\ $end
$var wire 1 %! \pb[3]~input_o\ $end
$var wire 1 &! \sw[7]~input_o\ $end
$var wire 1 '! \sw[3]~input_o\ $end
$var wire 1 (! \sw[2]~input_o\ $end
$var wire 1 )! \sw[6]~input_o\ $end
$var wire 1 *! \sw[5]~input_o\ $end
$var wire 1 +! \sw[1]~input_o\ $end
$var wire 1 ,! \sw[4]~input_o\ $end
$var wire 1 -! \sw[0]~input_o\ $end
$var wire 1 .! \INST1|hex_out[0]~1\ $end
$var wire 1 /! \INST1|hex_out[1]~3\ $end
$var wire 1 0! \INST1|hex_out[2]~5\ $end
$var wire 1 1! \INST1|hex_out[3]~7\ $end
$var wire 1 2! \INST1|hex_out[4]~8_combout\ $end
$var wire 1 3! \INST3|hex_out[4]~0_combout\ $end
$var wire 1 4! \INST3|hex_out[5]~1_combout\ $end
$var wire 1 5! \INST3|hex_out[6]~2_combout\ $end
$var wire 1 6! \INST3|hex_out[7]~3_combout\ $end
$var wire 1 7! \INST6|Mux5~0_combout\ $end
$var wire 1 8! \clkin_50~input_o\ $end
$var wire 1 9! \clkin_50~inputclkctrl_outclk\ $end
$var wire 1 :! \INST7|clk_proc:COUNT[0]~0_combout\ $end
$var wire 1 ;! \INST7|clk_proc:COUNT[0]~q\ $end
$var wire 1 <! \INST7|clk_proc:COUNT[1]~1_combout\ $end
$var wire 1 =! \INST7|clk_proc:COUNT[1]~q\ $end
$var wire 1 >! \INST7|clk_proc:COUNT[1]~2\ $end
$var wire 1 ?! \INST7|clk_proc:COUNT[2]~1_combout\ $end
$var wire 1 @! \INST7|clk_proc:COUNT[2]~q\ $end
$var wire 1 A! \INST7|clk_proc:COUNT[2]~2\ $end
$var wire 1 B! \INST7|clk_proc:COUNT[3]~1_combout\ $end
$var wire 1 C! \INST7|clk_proc:COUNT[3]~q\ $end
$var wire 1 D! \INST7|clk_proc:COUNT[3]~2\ $end
$var wire 1 E! \INST7|clk_proc:COUNT[4]~1_combout\ $end
$var wire 1 F! \INST7|clk_proc:COUNT[4]~q\ $end
$var wire 1 G! \INST7|clk_proc:COUNT[4]~2\ $end
$var wire 1 H! \INST7|clk_proc:COUNT[5]~1_combout\ $end
$var wire 1 I! \INST7|clk_proc:COUNT[5]~q\ $end
$var wire 1 J! \INST7|clk_proc:COUNT[5]~2\ $end
$var wire 1 K! \INST7|clk_proc:COUNT[6]~1_combout\ $end
$var wire 1 L! \INST7|clk_proc:COUNT[6]~q\ $end
$var wire 1 M! \INST7|clk_proc:COUNT[6]~2\ $end
$var wire 1 N! \INST7|clk_proc:COUNT[7]~1_combout\ $end
$var wire 1 O! \INST7|clk_proc:COUNT[7]~q\ $end
$var wire 1 P! \INST7|clk_proc:COUNT[7]~2\ $end
$var wire 1 Q! \INST7|clk_proc:COUNT[8]~1_combout\ $end
$var wire 1 R! \INST7|clk_proc:COUNT[8]~q\ $end
$var wire 1 S! \INST7|clk_proc:COUNT[8]~2\ $end
$var wire 1 T! \INST7|clk_proc:COUNT[9]~1_combout\ $end
$var wire 1 U! \INST7|clk_proc:COUNT[9]~q\ $end
$var wire 1 V! \INST7|clk_proc:COUNT[9]~2\ $end
$var wire 1 W! \INST7|clk_proc:COUNT[10]~1_combout\ $end
$var wire 1 X! \INST7|clk_proc:COUNT[10]~q\ $end
$var wire 1 Y! \INST1|hex_out[0]~0_combout\ $end
$var wire 1 Z! \INST3|hex_out[0]~4_combout\ $end
$var wire 1 [! \INST1|hex_out[1]~2_combout\ $end
$var wire 1 \! \INST3|hex_out[1]~5_combout\ $end
$var wire 1 ]! \INST1|hex_out[3]~6_combout\ $end
$var wire 1 ^! \INST3|hex_out[3]~7_combout\ $end
$var wire 1 _! \INST1|hex_out[2]~4_combout\ $end
$var wire 1 `! \INST3|hex_out[2]~6_combout\ $end
$var wire 1 a! \INST5|Mux5~0_combout\ $end
$var wire 1 b! \INST7|DOUT_TEMP[1]~0_combout\ $end
$var wire 1 c! \INST6|Mux1~0_combout\ $end
$var wire 1 d! \INST5|Mux1~0_combout\ $end
$var wire 1 e! \INST7|DOUT_TEMP[5]~1_combout\ $end
$var wire 1 f! \INST5|Mux0~0_combout\ $end
$var wire 1 g! \INST6|Mux0~0_combout\ $end
$var wire 1 h! \INST7|DOUT_TEMP[6]~2_combout\ $end
$var wire 1 i! \pb[1]~input_o\ $end
$var wire 1 j! \pb[2]~input_o\ $end
$var wire 1 k! \pb[0]~input_o\ $end
$var wire 1 l! \INST2|Mux3~1_combout\ $end
$var wire 1 m! \INST4|hex_out[1]~0_combout\ $end
$var wire 1 n! \INST2|Mux3~0_combout\ $end
$var wire 1 o! \INST2|Mux3~2_combout\ $end
$var wire 1 p! \INST4|hex_out[1]~3_combout\ $end
$var wire 1 q! \INST4|hex_out[1]~2_combout\ $end
$var wire 1 r! \INST4|hex_out[1]~4_combout\ $end
$var wire 1 s! \INST4|hex_out[1]~1_combout\ $end
$var wire 1 t! \INST4|hex_out[1]~14_combout\ $end
$var wire 1 u! \INST4|hex_out[1]~15_combout\ $end
$var wire 1 v! \INST4|hex_out[2]~5_combout\ $end
$var wire 1 w! \INST4|hex_out[2]~6_combout\ $end
$var wire 1 x! \INST4|hex_out[2]~12_combout\ $end
$var wire 1 y! \INST4|hex_out[2]~13_combout\ $end
$var wire 1 z! \INST4|hex_out[3]~7_combout\ $end
$var wire 1 {! \INST4|hex_out[3]~8_combout\ $end
$var wire 1 |! \INST4|hex_out[3]~10_combout\ $end
$var wire 1 }! \INST4|hex_out[3]~11_combout\ $end
$var wire 1 ~! \INST4|hex_out[4]~9_combout\ $end
$var wire 1 !" \INST6|Mux6~0_combout\ $end
$var wire 1 "" \INST5|Mux6~0_combout\ $end
$var wire 1 #" \INST7|DOUT[0]~0_combout\ $end
$var wire 1 $" \INST5|Mux4~0_combout\ $end
$var wire 1 %" \INST6|Mux4~0_combout\ $end
$var wire 1 &" \INST7|DOUT[2]~2_combout\ $end
$var wire 1 '" \INST5|Mux3~0_combout\ $end
$var wire 1 (" \INST6|Mux3~0_combout\ $end
$var wire 1 )" \INST7|DOUT[3]~3_combout\ $end
$var wire 1 *" \INST6|Mux2~0_combout\ $end
$var wire 1 +" \INST5|Mux2~0_combout\ $end
$var wire 1 ," \INST7|DOUT[4]~4_combout\ $end
$var wire 1 -" \INST7|ALT_INV_clk_proc:COUNT[10]~q\ $end
$var wire 1 ." \INST7|ALT_INV_DOUT[4]~4_combout\ $end
$var wire 1 /" \INST7|ALT_INV_DOUT[3]~3_combout\ $end
$var wire 1 0" \INST7|ALT_INV_DOUT[2]~2_combout\ $end
$var wire 1 1" \INST7|ALT_INV_DOUT[0]~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0.
1/
0?
1@
xA
1B
1C
1D
1E
1F
1G
xH
0d
1e
0o
zp
zq
zr
zs
zt
xu
xv
xw
xx
xy
0z
0{
0|
x}
x~
x!!
x"!
0#!
1$!
x%!
0&!
1'!
1(!
0)!
0*!
1+!
1,!
1-!
1.!
0/!
10!
01!
12!
13!
04!
05!
06!
07!
x8!
x9!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
xZ!
0[!
x\!
0]!
x^!
0_!
x`!
xa!
xb!
1c!
xd!
xe!
xf!
0g!
xh!
1i!
1j!
0k!
xl!
xm!
1n!
xo!
xp!
0q!
xr!
xs!
xt!
xu!
0v!
xw!
xx!
xy!
0z!
x{!
x|!
x}!
x~!
1!"
x""
x#"
x$"
0%"
x&"
x'"
1("
x)"
1*"
x+"
x,"
1-"
x."
x/"
x0"
x1"
x*
1+
1,
0-
07
08
09
1:
1;
1<
1=
1>
xI
1J
1K
0L
0M
0N
0O
1P
1Q
1R
1S
1T
0U
0V
0W
xX
xY
xZ
x[
x\
z]
z^
x_
x`
xa
zb
xc
1k
1l
1m
xn
0f
0g
0h
0i
0j
0"
0#
0$
x%
x&
x'
x(
x)
z0
z1
x2
x3
x4
z5
x6
$end
#50000
0,
1-
1L
0K
0i!
1k!
0p!
#100000
1,
0+
1K
0J
0j!
1i!
0n!
1q!
1v!
1z!
1l!
0m!
xp!
0s!
0o!
0u
0\
0)
#150000
1+
1J
1j!
xl!
xm!
#200000
0-
17
0:
0;
0=
0>
0L
0T
0S
0Q
0P
1M
1&!
0,!
0'!
0+!
0-!
0k!
xs!
0v!
0Z!
1[!
1/!
0\!
0q!
0^!
0.!
x3!
x6!
0z!
xc!
xg!
x!"
x("
x*"
0[!
1_!
00!
x\!
0a!
0d!
0$"
0&"
1b!
xa!
xd!
x$"
1]!
11!
1`!
0\!
1e!
10"
0a!
0d!
1f!
1""
0$"
1'"
1+"
02!
x^!
x&"
xe!
xb!
1~
x0"
xa!
xd!
x$"
x'"
x+"
03!
0~!
1,"
1)"
0&"
1#"
1h!
1e!
1b!
1a
x~
01"
10"
0/"
0."
14
0y
0c!
0!"
0("
0*"
x,"
x)"
x&"
xe!
xb!
xa
0"!
0!!
1~
0}
x0"
x/"
x."
0X
x4
0_
0`
1a
0c
0%
x"!
x!!
x~
06
14
03
02
x_
x`
xa
x4
x3
x2
#250000
1-
0,
1L
0K
0i!
1k!
0p!
1w!
1{!
1}!
1x!
1x
1y!
1Y
1w
1&
1Z
1'
#300000
1,
0+
1K
0J
0j!
1i!
1v!
1z!
1l!
0m!
xp!
0s!
1|!
0r!
0t!
0u!
0v
0[
0(
#350000
1+
1J
1j!
xl!
xm!
xr!
xw!
x{!
x|!
xx!
xy!
xt!
xw
xu!
x}!
xZ
xx
xv
x'
xY
x[
x(
x&
#400000
0-
07
1:
1>
19
0<
0L
1T
0R
1P
1O
0M
0&!
1*!
1,!
0(!
1-!
0k!
xs!
xZ!
0_!
x`!
0v!
1.!
x3!
1n!
1[!
x4!
0]!
06!
0z!
0^!
x\!
xo!
xc!
x!"
x%"
x("
x*"
0[!
0/!
0`!
xf!
x""
xu
xh!
1_!
0\!
x#"
0a!
x1"
x\
1b!
0f!
0$"
x`!
x)
x}
xa!
xf!
0&"
0h!
xc
10"
x6
0t
xh!
xb!
1~
0]
zt
1a
00
z]
14
z0
#450000
1-
0,
1L
0K
0i!
1k!
0p!
1w!
#500000
1,
0+
1K
0J
0j!
1i!
0n!
1q!
1l!
0m!
xp!
0s!
1x!
xw!
0{!
0o!
0u
0|!
0}!
xx!
0\
0x
0)
0Y
0&
#550000
1+
1J
1j!
xl!
xm!
x{!
x|!
x}!
xx
xY
x&
#600000
0-
0:
0>
09
1=
18
0L
0T
1S
0P
0O
1N
1)!
0*!
0,!
1+!
0-!
0k!
xs!
0Z!
x\!
0.!
03!
04!
0q!
0_!
10!
x5!
1]!
0`!
0c!
0%"
1[!
1/!
x$"
1_!
00!
1\!
x&"
0a!
0""
0'"
0+"
x^!
x0"
0,"
0)"
0#"
1b!
1f!
x'"
0]!
x`!
x~
11"
1/"
1."
xa!
0^!
x)"
1h!
xa
1"!
1!!
1}
x/"
x4
0'"
xb!
1_
1`
1c
x!!
16
13
12
0)"
x`
1/"
x3
1!!
1`
13
#650000
1-
0,
1L
0K
0i!
1k!
0p!
1r!
1w!
1y!
1t!
1w
1u!
1Z
1v
1'
1[
1(
#700000
1,
0+
1K
0J
0j!
1i!
1q!
1v!
1l!
0m!
xp!
0s!
1x!
0{!
0|!
0}!
0x
0Y
0&
#750000
1+
1J
1j!
xl!
xm!
xr!
xw!
x{!
x|!
xx!
xt!
xu!
xv
xy!
x}!
x[
xx
xw
x(
xY
xZ
x'
x&
#800000
0-
1:
1>
0L
1T
1P
1,!
1-!
0k!
0q!
xs!
0v!
xZ!
1.!
x3!
1n!
xo!
x7!
xc!
0[!
0/!
xf!
x'"
x+"
xu
x,"
x)"
xh!
0_!
10!
x\!
x/"
x."
x\
x""
1]!
0`!
x)
x"!
x!!
0a!
x^!
x#"
x_
x`
x1"
x3
x2
xa!
1b!
x}
xb!
xc
x6
#850000
1-
0,
1L
0K
0i!
1k!
0p!
1{!
#890000
0-
1,
0L
1K
1i!
0k!
xp!
x{!
#940000
1-
0,
1L
0K
0i!
1k!
0p!
1{!
#990000
1,
0+
1K
0J
0j!
1i!
0n!
1q!
1v!
1l!
0m!
xp!
0s!
1|!
x{!
0o!
0u
x|!
0\
0)
#1000000
