Analysis & Synthesis report for DigitalLogic
Tue Jun 06 15:24:26 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Source assignments for MOD_24:inst6|lpm_counter:out0_rtl_0
  9. Source assignments for MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder
 10. Source assignments for MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]
 11. Source assignments for MOD_60:inst3|lpm_add_sub:Add1|addcore:adder
 12. Source assignments for MOD_60:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]
 13. Source assignments for MOD_60:inst2|lpm_add_sub:Add1|addcore:adder
 14. Source assignments for MOD_60:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]
 15. Source assignments for MOD_24:inst6|lpm_add_sub:Add1|addcore:adder
 16. Source assignments for MOD_24:inst6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]
 17. Parameter Settings for Inferred Entity Instance: MOD_24:inst6|lpm_counter:out0_rtl_0
 18. Parameter Settings for Inferred Entity Instance: MOD_60:inst3|lpm_add_sub:Add1
 19. Parameter Settings for Inferred Entity Instance: MOD_60:inst2|lpm_add_sub:Add1
 20. Parameter Settings for Inferred Entity Instance: MOD_24:inst6|lpm_add_sub:Add1
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Jun 06 15:24:25 2023        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; DigitalLogic                                 ;
; Top-level Entity Name       ; DigitalLogic                                 ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 108                                          ;
; Total pins                  ; 45                                           ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                        ; DigitalLogic    ; DigitalLogic  ;
; Family name                                                  ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                          ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Optimization Technique                                       ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                         ; On              ; On            ;
; Auto Logic Cell Insertion                                    ; On              ; On            ;
; Parallel Expander Chain Length                               ; 4               ; 4             ;
; Auto Parallel Expanders                                      ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                 ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+
; JUDGE_ALARM.vhd                  ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/JUDGE_ALARM.vhd  ;
; DISPLAY_7.vhd                    ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DISPLAY_7.vhd    ;
; STORE_ALARM.vhd                  ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/STORE_ALARM.vhd  ;
; TWO_FOUR.vhd                     ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/TWO_FOUR.vhd     ;
; C_60.vhd                         ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/C_60.vhd         ;
; DigitalLogic.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.bdf ;
; MOD_24.vhd                       ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/MOD_24.vhd       ;
; MOD_60.vhd                       ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/MOD_60.vhd       ;
; EIGHT_FOUT.vhd                   ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/EIGHT_FOUT.vhd   ;
; CHIMEBELL.vhd                    ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/CHIMEBELL.vhd    ;
; C_60_H.vhd                       ; yes             ; User VHDL File                     ; C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/C_60_H.vhd       ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf          ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_constant.inc         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_decode.inc           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_add_sub.inc          ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/cmpconst.inc             ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_compare.inc          ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_counter.inc          ;
; dffeea.inc                       ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/dffeea.inc               ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/alt_synch_counter.inc    ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/alt_synch_counter_f.inc  ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/alt_counter_f10ke.inc    ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/alt_counter_stratix.inc  ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/aglobal90.inc            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_add_sub.tdf          ;
; addcore.inc                      ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/addcore.inc              ;
; look_add.inc                     ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/look_add.inc             ;
; bypassff.inc                     ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/bypassff.inc             ;
; altshift.inc                     ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/altshift.inc             ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc  ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/alt_mercury_add_sub.inc  ;
; addcore.tdf                      ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/addcore.tdf              ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/a_csnbuffer.inc          ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/a_csnbuffer.tdf          ;
; altshift.tdf                     ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/altshift.tdf             ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; e:/quartus ii 9.0/quartus/libraries/megafunctions/lpm_constant.tdf         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 108                  ;
; Total registers      ; 58                   ;
; I/O pins             ; 45                   ;
; Shareable expanders  ; 29                   ;
; Parallel expanders   ; 3                    ;
; Maximum fan-out node ; SETTIME0             ;
; Maximum fan-out      ; 46                   ;
; Total fan-out        ; 940                  ;
; Average fan-out      ; 5.16                 ;
+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                   ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; Macrocells ; Pins ; Full Hierarchy Name                               ; Library Name ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+
; |DigitalLogic                  ; 108        ; 45   ; |DigitalLogic                                     ; work         ;
;    |CHIMEBELL:inst19|          ; 16         ; 0    ; |DigitalLogic|CHIMEBELL:inst19                    ; work         ;
;    |C_60:inst5|                ; 1          ; 0    ; |DigitalLogic|C_60:inst5                          ; work         ;
;    |C_60_H:inst|               ; 1          ; 0    ; |DigitalLogic|C_60_H:inst                         ; work         ;
;    |DISPLAY_7:inst10|          ; 7          ; 0    ; |DigitalLogic|DISPLAY_7:inst10                    ; work         ;
;    |JUDGE_ALARM:inst12|        ; 11         ; 0    ; |DigitalLogic|JUDGE_ALARM:inst12                  ; work         ;
;    |MOD_24:inst6|              ; 17         ; 0    ; |DigitalLogic|MOD_24:inst6                        ; work         ;
;       |lpm_counter:out0_rtl_0| ; 5          ; 0    ; |DigitalLogic|MOD_24:inst6|lpm_counter:out0_rtl_0 ; work         ;
;    |MOD_60:inst2|              ; 19         ; 0    ; |DigitalLogic|MOD_60:inst2                        ; work         ;
;    |MOD_60:inst3|              ; 20         ; 0    ; |DigitalLogic|MOD_60:inst3                        ; work         ;
;    |STORE_ALARM:inst1|         ; 8          ; 0    ; |DigitalLogic|STORE_ALARM:inst1                   ; work         ;
;    |STORE_ALARM:inst9|         ; 8          ; 0    ; |DigitalLogic|STORE_ALARM:inst9                   ; work         ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; JUDGE_ALARM:inst12|stopped[1..31]      ; Stuck at GND due to stuck port data_in ;
; MOD_24:inst6|blink_state               ; Merged with MOD_60:inst3|blink_state   ;
; MOD_60:inst2|blink_state               ; Merged with MOD_60:inst3|blink_state   ;
; Total Number of Removed Registers = 33 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------+
; Source assignments for MOD_24:inst6|lpm_counter:out0_rtl_0 ;
+---------------------------+-------+------+-----------------+
; Assignment                ; Value ; From ; To              ;
+---------------------------+-------+------+-----------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -               ;
+---------------------------+-------+------+-----------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder ;
+---------------------------+-------+------+---------------------------------------------------+
; Assignment                ; Value ; From ; To                                                ;
+---------------------------+-------+------+---------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                 ;
+---------------------------+-------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for MOD_60:inst3|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for MOD_60:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                        ;
+---------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for MOD_60:inst2|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for MOD_60:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                        ;
+---------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for MOD_24:inst6|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for MOD_24:inst6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                        ;
+---------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_24:inst6|lpm_counter:out0_rtl_0 ;
+------------------------+-------------------+-----------------------------------------+
; Parameter Name         ; Value             ; Type                                    ;
+------------------------+-------------------+-----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                          ;
; LPM_WIDTH              ; 4                 ; Untyped                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                 ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                 ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                 ;
+------------------------+-------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_60:inst3|lpm_add_sub:Add1 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_60:inst2|lpm_add_sub:Add1 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_24:inst6|lpm_add_sub:Add1 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 06 15:24:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalLogic -c DigitalLogic
Info: Found 2 design units, including 1 entities, in source file JUDGE_ALARM.vhd
    Info: Found design unit 1: JUDGE_ALARM-BH
    Info: Found entity 1: JUDGE_ALARM
Info: Found 2 design units, including 1 entities, in source file DISPLAY_7.vhd
    Info: Found design unit 1: DISPLAY_7-BH
    Info: Found entity 1: DISPLAY_7
Info: Found 2 design units, including 1 entities, in source file STORE_ALARM.vhd
    Info: Found design unit 1: STORE_ALARM-BH
    Info: Found entity 1: STORE_ALARM
Info: Found 2 design units, including 1 entities, in source file TWO_FOUR.vhd
    Info: Found design unit 1: TWO_FOUR-BH
    Info: Found entity 1: TWO_FOUR
Info: Found 2 design units, including 1 entities, in source file C_60.vhd
    Info: Found design unit 1: C_60-BH
    Info: Found entity 1: C_60
Info: Found 1 design units, including 1 entities, in source file DigitalLogic.bdf
    Info: Found entity 1: DigitalLogic
Info: Found 2 design units, including 1 entities, in source file MOD_24.vhd
    Info: Found design unit 1: MOD_24-BH
    Info: Found entity 1: MOD_24
Info: Found 2 design units, including 1 entities, in source file MOD_60.vhd
    Info: Found design unit 1: MOD_60-BH
    Info: Found entity 1: MOD_60
Info: Found 2 design units, including 1 entities, in source file EIGHT_FOUT.vhd
    Info: Found design unit 1: EIGHT_FOUR-BH
    Info: Found entity 1: EIGHT_FOUR
Info: Found 2 design units, including 1 entities, in source file CHIMEBELL.vhd
    Info: Found design unit 1: CHIMEBELL-BH
    Info: Found entity 1: CHIMEBELL
Info: Found 2 design units, including 1 entities, in source file C_60_H.vhd
    Info: Found design unit 1: C_60_H-BH
    Info: Found entity 1: C_60_H
Info: Elaborating entity "DigitalLogic" for the top level hierarchy
Info: Elaborating entity "CHIMEBELL" for hierarchy "CHIMEBELL:inst19"
Warning (10492): VHDL Process Statement warning at CHIMEBELL.vhd(64): signal "clk_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CHIMEBELL.vhd(66): signal "clk_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CHIMEBELL.vhd(68): signal "clk_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CHIMEBELL.vhd(70): signal "clk_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CHIMEBELL.vhd(72): signal "clk_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CHIMEBELL.vhd(74): signal "clk_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CHIMEBELL.vhd(76): signal "clk_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "JUDGE_ALARM" for hierarchy "JUDGE_ALARM:inst12"
Warning (10492): VHDL Process Statement warning at JUDGE_ALARM.vhd(37): signal "alarm_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at JUDGE_ALARM.vhd(41): signal "alarm_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "MOD_24" for hierarchy "MOD_24:inst6"
Info: Elaborating entity "C_60_H" for hierarchy "C_60_H:inst"
Info: Elaborating entity "MOD_60" for hierarchy "MOD_60:inst2"
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(30): signal "SETTIME_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(31): signal "SETTIME_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(40): signal "out1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(40): signal "out0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(41): signal "SETTIME_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOD_60.vhd(42): signal "SETTIME_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "TWO_FOUR" for hierarchy "TWO_FOUR:inst7"
Info: Elaborating entity "C_60" for hierarchy "C_60:inst5"
Info: Elaborating entity "STORE_ALARM" for hierarchy "STORE_ALARM:inst9"
Warning (10492): VHDL Process Statement warning at STORE_ALARM.vhd(21): signal "out1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at STORE_ALARM.vhd(21): signal "out0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "DISPLAY_7" for hierarchy "DISPLAY_7:inst10"
Info: Elaborating entity "EIGHT_FOUR" for hierarchy "EIGHT_FOUR:inst13"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "MOD_24:inst6|out0[0]~16"
Info: Inferred 3 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "MOD_60:inst3|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "MOD_60:inst2|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "MOD_24:inst6|Add1"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Instantiated megafunction "MOD_24:inst6|lpm_counter:out0_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0|lpm_constant:scdw", which is child of megafunction instantiation "MOD_24:inst6|lpm_counter:out0_rtl_0"
Info: Elaborated megafunction instantiation "MOD_60:inst3|lpm_add_sub:Add1"
Info: Instantiated megafunction "MOD_60:inst3|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "MOD_60:inst3|lpm_add_sub:Add1|addcore:adder", which is child of megafunction instantiation "MOD_60:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "MOD_60:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "MOD_60:inst3|lpm_add_sub:Add1"
Info: Ignored 14 buffer(s)
    Info: Ignored 14 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: Implemented 182 device resources after synthesis - the final resource count might be different
    Info: Implemented 15 input pins
    Info: Implemented 30 output pins
    Info: Implemented 108 macrocells
    Info: Implemented 29 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Tue Jun 06 15:24:26 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


