<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/noc/dlnk_s_jesd_0_0x00010000_address_map_instance</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/noc/dlnk_s_jesd_0_0x00010000_address_map_instance</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">AddressMap abc_soc_top/noc/dlnk_s_jesd_0_0x00010000_address_map_instance</h2>

    <!-- Registers for AddressMap abc_soc_top/noc/dlnk_s_jesd_0_0x00010000_address_map_instance -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr">0x00001c0f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001c10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3CDC55415668AC35">bridge_dlnk_s_jesd_0_10_14_axis_clk_gating_hysteresis_count_value</a>  </b></td>
        <td class="unboxed sdescmap">Clock gating hysteresis counter</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001c18</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_35A34A794B8C33CA">bridge_dlnk_s_jesd_0_10_14_axis_clk_gating_override_value</a>  </b></td>
        <td class="unboxed sdescmap">Clock gating override</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001c20</td>
        <td class="unboxed addr">0x00001c3f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001c40</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75084EDFE14C3E12">bridge_dlnk_s_jesd_0_10_14_axis_qos_weight_0_value</a>  </b></td>
        <td class="unboxed sdescmap">QoS profile data</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001c48</td>
        <td class="unboxed addr">0x00001cff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAD6BBD85E946EAC">bridge_dlnk_s_jesd_0_10_14_axis_event_status_value</a>  </b></td>
        <td class="unboxed sdescmap">Status flags register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001d08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC200017520AE577">bridge_dlnk_s_jesd_0_10_14_axis_bridge_id_value</a>  </b></td>
        <td class="unboxed sdescmap">Bridge ID register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001d10</td>
        <td class="unboxed addr">0x00001dff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001e00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8DC34259C974706D">bridge_dlnk_s_jesd_0_10_14_axis_error_interrupt_status_strg_value</a>  </b></td>
        <td class="unboxed sdescmap">Read channel error register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001e08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A2741EDDD255830">bridge_dlnk_s_jesd_0_10_14_axis_error_interrupt_status_value</a>  </b></td>
        <td class="unboxed sdescmap">write zero to clear register for Read channel error register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001e10</td>
        <td class="unboxed addr">0x00001e1f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001e20</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5FFCA08C0B03E4BD">bridge_dlnk_s_jesd_0_10_14_axis_error_interrupt_inject_value</a>  </b></td>
        <td class="unboxed sdescmap">Read channel error register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001e28</td>
        <td class="unboxed addr">0x00001e3f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001e40</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF68E757B327A818">bridge_dlnk_s_jesd_0_10_14_axis_error_interrupt_mask_value</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt mask register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001e48</td>
        <td class="unboxed addr">0x00001eff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001f00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5528D4895930C2FC">bridge_dlnk_s_jesd_0_10_14_axis_event_capture_command_value</a>  </b></td>
        <td class="unboxed sdescmap">Command capture control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001f08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5ED950DE1E2013A6">bridge_dlnk_s_jesd_0_10_14_axis_event_capture_command_mask_value</a>  </b></td>
        <td class="unboxed sdescmap">Command capture mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001f10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54260FA80113EAEA">bridge_dlnk_s_jesd_0_10_14_axis_event_counter_value</a>  </b></td>
        <td class="unboxed sdescmap">Count of captured event</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001f18</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_91EFB29E6E342ED6">bridge_dlnk_s_jesd_0_10_14_axis_ar_override_value</a>  </b></td>
        <td class="unboxed sdescmap">AR overrides</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001f20</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7D474FC0DED32211">bridge_dlnk_s_jesd_0_10_14_axis_aw_override_value</a>  </b></td>
        <td class="unboxed sdescmap">AW overrides</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001f28</td>
        <td class="unboxed addr">0x00006ff7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00006ff8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94D94308C0D1F4C2">bridge_dlnk_s_jesd_0_10_14_axis_maxoffs_plchldr_value</a>  </b></td>
        <td class="unboxed sdescmap">Placeholder reg</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/noc/dlnk_s_jesd_0_0x00010000_address_map_instance</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_3CDC55415668AC35" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001c10</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_clk_gating_hysteresis_count_value</span><br/>
      <span class="sdescdet">Clock gating hysteresis counter</span><br/>
      <span class="ldescdet">Programmable intervals used by coarse clock gating logic. This interval is used to generate heart beat pulses using noc_clk on that bridge. These heart beat pulses are broadcast to each local clock gating domain within the bridge where they are synchronized to the CG domain s clock. Four consecutive heart beat pulses in the CG domain is used as the inactivity/idle interval to initiate coarse clock gating of the CG domain.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11c10</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000064</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="56">UNSD_63_8</td>
        <td class="fldnorm" colspan="8">HYSTERESIS_COUNTER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="56">NA</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:08]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_8</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HYSTERESIS_COUNTER</span><br/>
          <span class="sdescdet">Hysteresis counter</span><br/>
          <span class="ldescdet">Hysteresis counter</span></p>
          <p><b>Reset: </b>hex:0x64;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_35A34A794B8C33CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001c18</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_clk_gating_override_value</span><br/>
      <span class="sdescdet">Clock gating override</span><br/>
      <span class="ldescdet">Clock gating override, when set to 1 b1 will cause the clock gating logic to be disabled. 1 b0 will allow activity based clock gating to be performed on the bridge.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11c18</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="63">UNSD_63_1</td>
        <td class="fldnorm" colspan="1">FPO</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="63">NA</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:01]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_1</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FPO</span><br/>
          <span class="sdescdet">1b1: Clock gating override enabled clock gating logic is disabled.1b0: Clock gating override is disabled clock gating logic is enabled.</span><br/>
          <span class="ldescdet">1b1: Clock gating override enabled clock gating logic is disabled.1b0: Clock gating override is disabled clock gating logic is enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75084EDFE14C3E12" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001c40</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_qos_weight_0_value</span><br/>
      <span class="sdescdet">QoS profile data</span><br/>
      <span class="ldescdet">This register describes the weight value of each QoS supported at the AXI subordinate bridge. Each byte of this register must be greater than or equal to 1. Each transmitting AXI subordinate bridge channels supports up to 16 QoS profiles. Each QoS is composed of priority and weight, however only the weight is programmable, therefore is part of the registers.QoS data is composed of two registers, axis_qos_weight_0 and axis_qos_weight_1, each of which contains the weight of eight profiles. Depending upon how many QoS profiles are enabled, the appropriate bits in the following registers are available.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11c40</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">WT_QOS_7</td>
        <td class="fldnorm" colspan="8">WT_QOS_6</td>
        <td class="fldnorm" colspan="8">WT_QOS_5</td>
        <td class="fldnorm" colspan="8">WT_QOS_4</td>
        <td class="fldnorm" colspan="8">WT_QOS_3</td>
        <td class="fldnorm" colspan="8">WT_QOS_2</td>
        <td class="fldnorm" colspan="8">WT_QOS_1</td>
        <td class="fldnorm" colspan="8">WT_QOS_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:56]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_7</span><br/>
          <span class="sdescdet">OQS weight 7</span><br/>
          <span class="ldescdet">OQS weight 7</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[55:48]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_6</span><br/>
          <span class="sdescdet">OQS weight 6</span><br/>
          <span class="ldescdet">OQS weight 6</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[47:40]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_5</span><br/>
          <span class="sdescdet">OQS weight 5</span><br/>
          <span class="ldescdet">OQS weight 5</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[39:32]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_4</span><br/>
          <span class="sdescdet">OQS weight 4</span><br/>
          <span class="ldescdet">OQS weight 4</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_3</span><br/>
          <span class="sdescdet">OQS weight 3</span><br/>
          <span class="ldescdet">OQS weight 3</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_2</span><br/>
          <span class="sdescdet">OQS weight 2</span><br/>
          <span class="ldescdet">OQS weight 2</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_1</span><br/>
          <span class="sdescdet">OQS weight 1</span><br/>
          <span class="ldescdet">OQS weight 1</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WT_QOS_0</span><br/>
          <span class="sdescdet">OQS weight 0</span><br/>
          <span class="ldescdet">OQS weight 0</span></p>
          <p><b>Reset: </b>hex:0x03;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAD6BBD85E946EAC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d00</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_event_status_value</span><br/>
      <span class="sdescdet">Status flags register</span><br/>
      <span class="ldescdet">Subordinate bridge status bits.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11d00</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000000000000c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="60">UNSD_63_4</td>
        <td class="fldnorm" colspan="1">ROE</td>
        <td class="fldnorm" colspan="1">WOE</td>
        <td class="fldnorm" colspan="1">ROF</td>
        <td class="fldnorm" colspan="1">WOF</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="60">NA</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:04]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_4</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x000000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ROE</span><br/>
          <span class="sdescdet">1b1: There are no read commands outstanding to the attached target device</span><br/>
          <span class="ldescdet">1b1: There are no read commands outstanding to the attached target device</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WOE</span><br/>
          <span class="sdescdet">1b1: There are no write commands outstanding to the attached target device</span><br/>
          <span class="ldescdet">1b1: There are no write commands outstanding to the attached target device</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ROF</span><br/>
          <span class="sdescdet">1b1: Maximum number of supported read commands are outstanding to the attached target device awaiting response, no more read commands will be issued to target till responses are received.1b0: Subordinate bridge can accept more read commands from the NoC</span><br/>
          <span class="ldescdet">1b1: Maximum number of supported read commands are outstanding to the attached target device awaiting response, no more read commands will be issued to target till responses are received.1b0: Subordinate bridge can accept more read commands from the NoC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WOF</span><br/>
          <span class="sdescdet">1b1: Maximum number of supported write commands are outstanding to the attached target device awaiting response, no more write commands will be issued to target till responses are received.1b0: Subordinate device can expect more write commands from NoC</span><br/>
          <span class="ldescdet">1b1: Maximum number of supported write commands are outstanding to the attached target device awaiting response, no more write commands will be issued to target till responses are received.1b0: Subordinate device can expect more write commands from NoC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC200017520AE577" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001d08</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_bridge_id_value</span><br/>
      <span class="sdescdet">Bridge ID register</span><br/>
      <span class="ldescdet">Unique identifier assigned to the subordinate bridge.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11d08</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000000000000a</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="48">UNSD_63_16</td>
        <td class="fldnorm" colspan="16">ID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="48">NA</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:16]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_16</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ID</span><br/>
          <span class="sdescdet">Unique bridge ID</span><br/>
          <span class="ldescdet">Unique bridge ID</span></p>
          <p><b>Reset: </b>hex:0x000a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8DC34259C974706D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001e00</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_error_interrupt_status_strg_value</span><br/>
      <span class="sdescdet">Read channel error register</span><br/>
      <span class="ldescdet">These error status bits record the first error event and have to be cleared by writing a 1 b0 before new errors are recorded. For flop structure parity errors, the AXIS_LOG_FLOPPARITY_ERROR register should be cleared by writing 0s to it, before the flop structure parity bit is cleared in this register.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11e00</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">UNSD_63_38</td>
        <td class="fldnorm" colspan="1">E37</td>
        <td class="fldnorm" colspan="1">E36</td>
        <td class="fldnorm" colspan="1">E35</td>
        <td class="fldnorm" colspan="1">E34</td>
        <td class="fldnorm" colspan="1">E33</td>
        <td class="fldnorm" colspan="1">E32</td>
        <td class="fldnorm" colspan="12">UNSD_31_20</td>
        <td class="fldnorm" colspan="1">E19</td>
        <td class="fldnorm" colspan="1">E18</td>
        <td class="fldnorm" colspan="1">E17</td>
        <td class="fldnorm" colspan="1">E16</td>
        <td class="fldnorm" colspan="10">UNSD_15_6</td>
        <td class="fldnorm" colspan="1">E5</td>
        <td class="fldnorm" colspan="1">E4</td>
        <td class="fldnorm" colspan="1">E3</td>
        <td class="fldnorm" colspan="1">E2</td>
        <td class="fldnorm" colspan="1">E1</td>
        <td class="fldnorm" colspan="1">E0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="12">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:38]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_38</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[37:37]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E37</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in AW/W/B channels</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in AW/W/B channels</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[36:36]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E36</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in AR/R channels</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in AR/R channels</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[35:35]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E35</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in AC/CR/CD channels</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in AC/CR/CD channels</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[34:34]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E34</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[33:33]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E33</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in config/status registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in config/status registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E32</span><br/>
          <span class="sdescdet">1b1: [FATAL] Traffic sent to a noc layer which is power gated</span><br/>
          <span class="ldescdet">1b1: [FATAL] Traffic sent to a noc layer which is power gated</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:20]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_20</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E19</span><br/>
          <span class="sdescdet">1b1: Write command modified: A write command which was marked as non-modifiable was modified by the subordinate bridge</span><br/>
          <span class="ldescdet">1b1: Write command modified: A write command which was marked as non-modifiable was modified by the subordinate bridge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E18</span><br/>
          <span class="sdescdet">1b1: [FATAL] Unknown write response destination: BID from write response produces a destination which is not present in the routing table</span><br/>
          <span class="ldescdet">1b1: [FATAL] Unknown write response destination: BID from write response produces a destination which is not present in the routing table</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E17</span><br/>
          <span class="sdescdet">1b1: Write subordinate error response: Error response received from target device for write command</span><br/>
          <span class="ldescdet">1b1: Write subordinate error response: Error response received from target device for write command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E16</span><br/>
          <span class="sdescdet">1b1: Write decode error response: Decode error response received from target device for write command</span><br/>
          <span class="ldescdet">1b1: Write decode error response: Decode error response received from target device for write command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E5</span><br/>
          <span class="sdescdet">1b1: Fatal error from AXI R channel, if AXI sends more interleaved packets than deinterleavers depth.</span><br/>
          <span class="ldescdet">1b1: Fatal error from AXI R channel, if AXI sends more interleaved packets than deinterleavers depth.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E4</span><br/>
          <span class="sdescdet">1b1: Read command modified: A read command which was marked as non-modifiable was modified by the subordinate bridge</span><br/>
          <span class="ldescdet">1b1: Read command modified: A read command which was marked as non-modifiable was modified by the subordinate bridge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E3</span><br/>
          <span class="sdescdet">1b1: [FATAL] Interleaved read response: Interleaved read response. This can occur if interleaved read response is received from a target device for which a de-interleaver was not specified</span><br/>
          <span class="ldescdet">1b1: [FATAL] Interleaved read response: Interleaved read response. This can occur if interleaved read response is received from a target device for which a de-interleaver was not specified</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E2</span><br/>
          <span class="sdescdet">1b1: [FATAL] Unknown read response destination: RID from read response produces a destination which is not present in the routing table</span><br/>
          <span class="ldescdet">1b1: [FATAL] Unknown read response destination: RID from read response produces a destination which is not present in the routing table</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E1</span><br/>
          <span class="sdescdet">1b1: Read subordinate error response: Error response received from target device for read command</span><br/>
          <span class="ldescdet">1b1: Read subordinate error response: Error response received from target device for read command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E0</span><br/>
          <span class="sdescdet">1b1: Read decode error response: Decode error response received from target device for read command</span><br/>
          <span class="ldescdet">1b1: Read decode error response: Decode error response received from target device for read command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A2741EDDD255830" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001e08</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_error_interrupt_status_value</span><br/>
      <span class="sdescdet">write zero to clear register for Read channel error register</span><br/>
      <span class="ldescdet">Read channel error write zero to clear register. Writing 0 to a bit in these registers clear the error event in the corresponding bit position of the. No storage. Reads back Access Status register contents.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11e08</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">UNSD_63_38</td>
        <td class="fldnorm" colspan="1">E37</td>
        <td class="fldnorm" colspan="1">E36</td>
        <td class="fldnorm" colspan="1">E35</td>
        <td class="fldnorm" colspan="1">E34</td>
        <td class="fldnorm" colspan="1">E33</td>
        <td class="fldnorm" colspan="1">E32</td>
        <td class="fldnorm" colspan="12">UNSD_31_20</td>
        <td class="fldnorm" colspan="1">E19</td>
        <td class="fldnorm" colspan="1">E18</td>
        <td class="fldnorm" colspan="1">E17</td>
        <td class="fldnorm" colspan="1">E16</td>
        <td class="fldnorm" colspan="10">UNSD_15_6</td>
        <td class="fldnorm" colspan="1">E5</td>
        <td class="fldnorm" colspan="1">E4</td>
        <td class="fldnorm" colspan="1">E3</td>
        <td class="fldnorm" colspan="1">E2</td>
        <td class="fldnorm" colspan="1">E1</td>
        <td class="fldnorm" colspan="1">E0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="12">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="10">NA</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
        <td class="accno" colspan="1">RW/0C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:38]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_38</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[37:37]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E37</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Parity error in AW/W/B registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Parity error in AW/W/B registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[36:36]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E36</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Parity error in AR/R registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Parity error in AR/R registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[35:35]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E35</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Parity error in AC/CD/CR registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Parity error in AC/CD/CR registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[34:34]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E34</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[33:33]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E33</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Parity error in config/status registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Parity error in config/status registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E32</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Traffic sent to a noc layer which is power gated</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Traffic sent to a noc layer which is power gated</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:20]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_20</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E19</span><br/>
          <span class="sdescdet">1b1: Clear the Write command modified: A write command which was marked as non-modifiable was modified by the subordinate bridge</span><br/>
          <span class="ldescdet">1b1: Clear the Write command modified: A write command which was marked as non-modifiable was modified by the subordinate bridge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E18</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Unknown write response destination: BID from write response produces a destination which is not present in the routing table</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Unknown write response destination: BID from write response produces a destination which is not present in the routing table</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E17</span><br/>
          <span class="sdescdet">1b1: Clear the Write subordinate error response: Error response received from target device for write command</span><br/>
          <span class="ldescdet">1b1: Clear the Write subordinate error response: Error response received from target device for write command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E16</span><br/>
          <span class="sdescdet">1b1: Clear the Write decode error response: Decode error response received from target device for write command</span><br/>
          <span class="ldescdet">1b1: Clear the Write decode error response: Decode error response received from target device for write command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E5</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Fatal error from AXI R channel, if AXI sends more interleaved packets than deinterleavers depth.</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Fatal error from AXI R channel, if AXI sends more interleaved packets than deinterleavers depth.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E4</span><br/>
          <span class="sdescdet">1b1: Clear the Read command modified: A read command which was marked as non-modifiable was modified by the subordinate bridge</span><br/>
          <span class="ldescdet">1b1: Clear the Read command modified: A read command which was marked as non-modifiable was modified by the subordinate bridge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E3</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Interleaved read response: Interleaved read response. This can occur if interleaved read response is received from a target device for which a de-interleaver was not specified</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Interleaved read response: Interleaved read response. This can occur if interleaved read response is received from a target device for which a de-interleaver was not specified</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E2</span><br/>
          <span class="sdescdet">1b1: [FATAL] Clear the Unknown read response destination: RID from read response produces a destination which is not present in the routing table</span><br/>
          <span class="ldescdet">1b1: [FATAL] Clear the Unknown read response destination: RID from read response produces a destination which is not present in the routing table</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E1</span><br/>
          <span class="sdescdet">1b1: Clear the Read subordinate error response: Error response received from target device for read command</span><br/>
          <span class="ldescdet">1b1: Clear the Read subordinate error response: Error response received from target device for read command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/0C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">E0</span><br/>
          <span class="sdescdet">1b1: Clear the Read decode error response: Decode error response received from target device for read command</span><br/>
          <span class="ldescdet">1b1: Clear the Read decode error response: Decode error response received from target device for read command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5FFCA08C0B03E4BD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001e20</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_error_interrupt_inject_value</span><br/>
      <span class="sdescdet">Read channel error register</span><br/>
      <span class="ldescdet">Interrupt inject register.  Individual bit position matches the error bit positions in AXIS_ERROR_INTERRUPT_STATUS. When an INTI bit is set, occurrence of the corresponding error event will cause an interrupt to be raised. Bits in these register bits are self clearing<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11e20</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">UNSD_63_38</td>
        <td class="fldnorm" colspan="1">I37</td>
        <td class="fldnorm" colspan="1">I36</td>
        <td class="fldnorm" colspan="1">I35</td>
        <td class="fldnorm" colspan="1">I34</td>
        <td class="fldnorm" colspan="1">I33</td>
        <td class="fldnorm" colspan="1">I32</td>
        <td class="fldnorm" colspan="12">UNSD_31_20</td>
        <td class="fldnorm" colspan="1">I19</td>
        <td class="fldnorm" colspan="1">I18</td>
        <td class="fldnorm" colspan="1">I17</td>
        <td class="fldnorm" colspan="1">I16</td>
        <td class="fldnorm" colspan="10">UNSD_15_6</td>
        <td class="fldnorm" colspan="1">I5</td>
        <td class="fldnorm" colspan="1">I4</td>
        <td class="fldnorm" colspan="1">I3</td>
        <td class="fldnorm" colspan="1">I2</td>
        <td class="fldnorm" colspan="1">I1</td>
        <td class="fldnorm" colspan="1">I0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="12">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="10">NA</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
        <td class="accno" colspan="1">RW/1S/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:38]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_38</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[37:37]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I37</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in AW/W/B registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in AW/W/B registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[36:36]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I36</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in AR/R registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in AR/R registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[35:35]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I35</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in AC/CD/CR registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in AC/CD/CR registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[34:34]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I34</span><br/>
          <span class="sdescdet">disabled register field</span><br/>
          <span class="ldescdet">disabled register field</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[33:33]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I33</span><br/>
          <span class="sdescdet">1b1: [FATAL] Parity error in config/status registers</span><br/>
          <span class="ldescdet">1b1: [FATAL] Parity error in config/status registers</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I32</span><br/>
          <span class="sdescdet">1b1: [FATAL] Traffic sent to a noc layer which is power gated</span><br/>
          <span class="ldescdet">1b1: [FATAL] Traffic sent to a noc layer which is power gated</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:20]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_20</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I19</span><br/>
          <span class="sdescdet">1b1: Write command modified: A write command which was marked as non-modifiable was modified by the subordinate bridge</span><br/>
          <span class="ldescdet">1b1: Write command modified: A write command which was marked as non-modifiable was modified by the subordinate bridge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I18</span><br/>
          <span class="sdescdet">1b1: [FATAL] Unknown write response destination: BID from write response produces a destination which is not present in the routing table</span><br/>
          <span class="ldescdet">1b1: [FATAL] Unknown write response destination: BID from write response produces a destination which is not present in the routing table</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I17</span><br/>
          <span class="sdescdet">1b1: Write subordinate error response: Error response received from target device for write command</span><br/>
          <span class="ldescdet">1b1: Write subordinate error response: Error response received from target device for write command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I16</span><br/>
          <span class="sdescdet">1b1: Write decode error response: Decode error response received from target device for write command</span><br/>
          <span class="ldescdet">1b1: Write decode error response: Decode error response received from target device for write command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I5</span><br/>
          <span class="sdescdet">1b1: Fata error by R channel, when AXI bridge sends interleaved signal count higher than deint depth</span><br/>
          <span class="ldescdet">1b1: Fata error by R channel, when AXI bridge sends interleaved signal count higher than deint depth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I4</span><br/>
          <span class="sdescdet">1b1: Read command modified: A read command which was marked as non-modifiable was modified by the subordinate bridge</span><br/>
          <span class="ldescdet">1b1: Read command modified: A read command which was marked as non-modifiable was modified by the subordinate bridge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I3</span><br/>
          <span class="sdescdet">1b1: [FATAL] Interleaved read response: Interleaved read response. This can occur if interleaved read response is received from a target device for which a de-interleaver was not specified</span><br/>
          <span class="ldescdet">1b1: [FATAL] Interleaved read response: Interleaved read response. This can occur if interleaved read response is received from a target device for which a de-interleaver was not specified</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I2</span><br/>
          <span class="sdescdet">1b1: [FATAL] Unknown read response destination: RID from read response produces a destination which is not present in the routing table</span><br/>
          <span class="ldescdet">1b1: [FATAL] Unknown read response destination: RID from read response produces a destination which is not present in the routing table</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I1</span><br/>
          <span class="sdescdet">1b1: Read subordinate error response: Error response received from target device for read command</span><br/>
          <span class="ldescdet">1b1: Read subordinate error response: Error response received from target device for read command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1S/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">I0</span><br/>
          <span class="sdescdet">1b1: Read decode error response: Decode error response received from target device for read command</span><br/>
          <span class="ldescdet">1b1: Read decode error response: Decode error response received from target device for read command</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF68E757B327A818" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001e40</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_error_interrupt_mask_value</span><br/>
      <span class="sdescdet">Interrupt mask register</span><br/>
      <span class="ldescdet">Interrupt mask register. Individual bit positions match the error bit positions in AXIS_ERROR_INTERRUPT_STATUS. When a mask bit is set, occurrence of the corresponding error event will not cause an interrupt to be raised. When 1 b0, error event will cause interrupt to be raised.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11e40</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000003f000f003f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">UNSD_63_38</td>
        <td class="fldnorm" colspan="1">M37</td>
        <td class="fldnorm" colspan="1">M36</td>
        <td class="fldnorm" colspan="1">M35</td>
        <td class="fldnorm" colspan="1">M34</td>
        <td class="fldnorm" colspan="1">M33</td>
        <td class="fldnorm" colspan="1">M32</td>
        <td class="fldnorm" colspan="12">UNSD_31_20</td>
        <td class="fldnorm" colspan="1">M19</td>
        <td class="fldnorm" colspan="1">M18</td>
        <td class="fldnorm" colspan="1">M17</td>
        <td class="fldnorm" colspan="1">M16</td>
        <td class="fldnorm" colspan="10">UNSD_15_6</td>
        <td class="fldnorm" colspan="1">M5</td>
        <td class="fldnorm" colspan="1">M4</td>
        <td class="fldnorm" colspan="1">M3</td>
        <td class="fldnorm" colspan="1">M2</td>
        <td class="fldnorm" colspan="1">M1</td>
        <td class="fldnorm" colspan="1">M0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">NA</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="12">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="10">NA</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:38]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_38</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[37:37]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M37</span><br/>
          <span class="sdescdet">Mask interrupt on AW/W/B parity error</span><br/>
          <span class="ldescdet">Mask interrupt on AW/W/B parity error</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[36:36]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M36</span><br/>
          <span class="sdescdet">Mask interrupt on AR/R parity error</span><br/>
          <span class="ldescdet">Mask interrupt on AR/R parity error</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[35:35]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M35</span><br/>
          <span class="sdescdet">Mask interrupt on AC/CD/CR parity error</span><br/>
          <span class="ldescdet">Mask interrupt on AC/CD/CR parity error</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[34:34]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M34</span><br/>
          <span class="sdescdet">Flop Structure Parity Err Intr Mask</span><br/>
          <span class="ldescdet">Flop Structure Parity Err Intr Mask</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[33:33]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M33</span><br/>
          <span class="sdescdet">Mask interrupt on csr parity errors</span><br/>
          <span class="ldescdet">Mask interrupt on csr parity errors</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[32:32]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M32</span><br/>
          <span class="sdescdet">Mask interrupt on traffic to PG layer</span><br/>
          <span class="ldescdet">Mask interrupt on traffic to PG layer</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:20]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_31_20</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M19</span><br/>
          <span class="sdescdet">Mask interrupts for write channel</span><br/>
          <span class="ldescdet">Mask interrupts for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M18</span><br/>
          <span class="sdescdet">Mask interrupts for write channel</span><br/>
          <span class="ldescdet">Mask interrupts for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M17</span><br/>
          <span class="sdescdet">Mask interrupts for write channel</span><br/>
          <span class="ldescdet">Mask interrupts for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M16</span><br/>
          <span class="sdescdet">Mask interrupts for write channel</span><br/>
          <span class="ldescdet">Mask interrupts for write channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:06]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_6</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M5</span><br/>
          <span class="sdescdet"> Mask interrupts for read channel</span><br/>
          <span class="ldescdet"> Mask interrupts for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M4</span><br/>
          <span class="sdescdet"> Mask interrupts for read channel</span><br/>
          <span class="ldescdet"> Mask interrupts for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M3</span><br/>
          <span class="sdescdet"> Mask interrupts for read channel</span><br/>
          <span class="ldescdet"> Mask interrupts for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M2</span><br/>
          <span class="sdescdet"> Mask interrupts for read channel</span><br/>
          <span class="ldescdet"> Mask interrupts for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M1</span><br/>
          <span class="sdescdet"> Mask interrupts for read channel</span><br/>
          <span class="ldescdet"> Mask interrupts for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">M0</span><br/>
          <span class="sdescdet"> Mask interrupts for read channel</span><br/>
          <span class="ldescdet"> Mask interrupts for read channel</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5528D4895930C2FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001f00</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_event_capture_command_value</span><br/>
      <span class="sdescdet">Command capture control</span><br/>
      <span class="ldescdet">Not applicable for current release.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11f00</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000003000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="33">UNSD_63_31</td>
        <td class="fldnorm" colspan="3">intfid</td>
        <td class="fldnorm" colspan="2">UNSD_27_26</td>
        <td class="fldnorm" colspan="1">val</td>
        <td class="fldnorm" colspan="1">rdy</td>
        <td class="fldnorm" colspan="24">UNSD_23_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="33">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="24">NA</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:31]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_31</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intfid</span><br/>
          <span class="sdescdet">001: AW can count captured event or response latency000: AR can count captured event or response latency</span><br/>
          <span class="ldescdet">001: AW can count captured event or response latency000: AR can count captured event or response latency</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_27_26</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val</span><br/>
          <span class="sdescdet">1b1: Valid</span><br/>
          <span class="ldescdet">1b1: Valid</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rdy</span><br/>
          <span class="sdescdet">1b1: Ready</span><br/>
          <span class="ldescdet">1b1: Ready</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_23_0</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5ED950DE1E2013A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001f08</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_event_capture_command_mask_value</span><br/>
      <span class="sdescdet">Command capture mask</span><br/>
      <span class="ldescdet">Not applicable for current release.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11f08</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="38">UNSD_63_26</td>
        <td class="fldnorm" colspan="1">val</td>
        <td class="fldnorm" colspan="1">rdy</td>
        <td class="fldnorm" colspan="24">UNSD_23_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="38">NA</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="24">NA</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:26]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_26</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">val</span><br/>
          <span class="sdescdet">1b1: Valid</span><br/>
          <span class="ldescdet">1b1: Valid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rdy</span><br/>
          <span class="sdescdet">1b1: Ready</span><br/>
          <span class="ldescdet">1b1: Ready</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_23_0</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54260FA80113EAEA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001f10</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_event_counter_value</span><br/>
      <span class="sdescdet">Count of captured event</span><br/>
      <span class="ldescdet">Not applicable for current release.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11f10</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">UNSD_63_32</td>
        <td class="fldnorm" colspan="32">CNTR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">NA</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:32]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_32</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNTR</span><br/>
          <span class="sdescdet">Counter</span><br/>
          <span class="ldescdet">Counter</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_91EFB29E6E342ED6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001f18</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_ar_override_value</span><br/>
      <span class="sdescdet">AR overrides</span><br/>
      <span class="ldescdet">AR Overrides.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11f18</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="40">UNSD_63_24</td>
        <td class="fldnorm" colspan="4">arqos_enb</td>
        <td class="fldnorm" colspan="4">arqos_val</td>
        <td class="fldnorm" colspan="1">UNSD_15_15</td>
        <td class="fldnorm" colspan="3">arprot_enb</td>
        <td class="fldnorm" colspan="1">UNSD_11_11</td>
        <td class="fldnorm" colspan="3">arprot_val</td>
        <td class="fldnorm" colspan="4">arcache_enb</td>
        <td class="fldnorm" colspan="4">arcache_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="40">NA</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:24]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_24</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arqos_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where ARQOS value is overridden. 1b0 indicates bit positions where ARQOS is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where ARQOS value is overridden. 1b0 indicates bit positions where ARQOS is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arqos_val</span><br/>
          <span class="sdescdet">Value to override incoming ARQOS</span><br/>
          <span class="ldescdet">Value to override incoming ARQOS</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_15</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arprot_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where ARPROT value is overridden. 1b0 indicates bit positions where ARPROT is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where ARPROT value is overridden. 1b0 indicates bit positions where ARPROT is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_11_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arprot_val</span><br/>
          <span class="sdescdet">Value to override incoming ARPROT</span><br/>
          <span class="ldescdet">Value to override incoming ARPROT</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arcache_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where ARCACHE value is overridden. 1b0 indicates bit positions where ARCACHE is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where ARCACHE value is overridden. 1b0 indicates bit positions where ARCACHE is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">arcache_val</span><br/>
          <span class="sdescdet">Value to override incoming ARCACHE</span><br/>
          <span class="ldescdet">Value to override incoming ARCACHE</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7D474FC0DED32211" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001f20</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_aw_override_value</span><br/>
      <span class="sdescdet">AW overrides</span><br/>
      <span class="ldescdet">AW Overrides.<br/><br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c11f20</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="40">UNSD_63_24</td>
        <td class="fldnorm" colspan="4">awqos_enb</td>
        <td class="fldnorm" colspan="4">awqos_val</td>
        <td class="fldnorm" colspan="1">UNSD_15_15</td>
        <td class="fldnorm" colspan="3">awprot_enb</td>
        <td class="fldnorm" colspan="1">UNSD_11_11</td>
        <td class="fldnorm" colspan="3">awprot_val</td>
        <td class="fldnorm" colspan="4">awcache_enb</td>
        <td class="fldnorm" colspan="4">awcache_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="40">NA</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">NA</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:24]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_24</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awqos_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where AWQOS value is overridden. 1b0 indicates bit positions where AWQOS is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where AWQOS value is overridden. 1b0 indicates bit positions where AWQOS is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awqos_val</span><br/>
          <span class="sdescdet">Value to override incoming AWQOS</span><br/>
          <span class="ldescdet">Value to override incoming AWQOS</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_15_15</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awprot_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where AWPROT value is overridden. 1b0 indicates bit positions where AWPROT is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where AWPROT value is overridden. 1b0 indicates bit positions where AWPROT is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_11_11</span><br/>
          <span class="sdescdet">Spare bits.</span><br/>
          <span class="ldescdet">Spare bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awprot_val</span><br/>
          <span class="sdescdet">Value to override incoming AWPROT</span><br/>
          <span class="ldescdet">Value to override incoming AWPROT</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awcache_enb</span><br/>
          <span class="sdescdet">1b1 indicates bit positions where AWCACHE value is overridden. 1b0 indicates bit positions where AWCACHE is unchanged.</span><br/>
          <span class="ldescdet">1b1 indicates bit positions where AWCACHE value is overridden. 1b0 indicates bit positions where AWCACHE is unchanged.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">awcache_val</span><br/>
          <span class="sdescdet">Value to override incoming AWCACHE</span><br/>
          <span class="ldescdet">Value to override incoming AWCACHE</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94D94308C0D1F4C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00006ff8</span> Register(64 bit) bridge_dlnk_s_jesd_0_10_14_axis_maxoffs_plchldr_value</span><br/>
      <span class="sdescdet">Placeholder reg</span><br/>
      <span class="ldescdet">Placeholder reg to ensure 8K address space allocated.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00c16ff8</span> at NOC.orion (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000000000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>63</td>
        <td>62</td>
        <td>61</td>
        <td>60</td>
        <td>59</td>
        <td>58</td>
        <td>57</td>
        <td>56</td>
        <td>55</td>
        <td>54</td>
        <td>53</td>
        <td>52</td>
        <td>51</td>
        <td>50</td>
        <td>49</td>
        <td>48</td>
        <td>47</td>
        <td>46</td>
        <td>45</td>
        <td>44</td>
        <td>43</td>
        <td>42</td>
        <td>41</td>
        <td>40</td>
        <td>39</td>
        <td>38</td>
        <td>37</td>
        <td>36</td>
        <td>35</td>
        <td>34</td>
        <td>33</td>
        <td>32</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="63">UNSD_63_1</td>
        <td class="fldnorm" colspan="1">PLHDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="63">NA</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[63:01]</b><br/>NA</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSD_63_1</span><br/>
          <span class="sdescdet">need to be updated</span><br/>
          <span class="ldescdet">need to be updated</span></p>
          <p><b>Reset: </b>hex:0x0000000000000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PLHDR</span><br/>
          <span class="sdescdet">Placeholder bit to ensure 8K address space allocated.</span><br/>
          <span class="ldescdet">Placeholder bit to ensure 8K address space allocated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_noc_dlnk_s_jesd_0_0x00010000_address_map_instance">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
