INFO - 2020-10-21 22:46:16,561 - jasper.toolflow - Trying to generate AXI HDL from XML
INFO - 2020-10-21 22:46:16,561 - jasper.toolflow -   Input directory: ['/home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_source']
INFO - 2020-10-21 22:46:16,561 - jasper.toolflow -   Output XML directory: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_xml_output
INFO - 2020-10-21 22:46:16,562 - jasper.toolflow -   Output directory: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output
INFO - 2020-10-21 22:46:16,562 - jasper.toolflow -   Slave library: xil_defaultlib
INFO - 2020-10-21 22:46:16,562 - jasper.toolflow -   Bus library: xil_defaultlib
INFO - 2020-10-21 22:46:17,600 - jasper.toolflow - instantiating user_ip
DEBUG - 2020-10-21 22:46:17,600 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2020-10-21 22:46:17,600 - jasper.verilog - Initializing second-layer dictionairies for: usermodule: rfdc_multi_eight_adcs_2048gsps
DEBUG - 2020-10-21 22:46:17,600 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,600 - jasper.verilog -   Port "clk" is new
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_led_cntrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_led_cntrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_dout" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_dout" is new
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_sync" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_sync" is new
DEBUG - 2020-10-21 22:46:17,601 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_dout" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_dout" is new
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_sync" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_sync" is new
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_dout" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_dout" is new
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_sync" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_sync" is new
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_dout" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,602 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_dout" is new
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_sync" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_sync" is new
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_dout" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_dout" is new
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_sync" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_sync" is new
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_dout" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_dout" is new
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_sync" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,603 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_sync" is new
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_dout" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_dout" is new
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_sync" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_sync" is new
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_dout" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_dout" is new
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_sync" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_sync" is new
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,604 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,605 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,606 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,607 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,608 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,609 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,610 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,611 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,612 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,613 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,614 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,615 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,616 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,616 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,616 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,616 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,616 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,616 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,616 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,616 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,617 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_gpio_led_gateway" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_gpio_led_gateway" is new
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_gpio_led1_gateway" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,618 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_gpio_led1_gateway" is new
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,619 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,620 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,621 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,622 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,623 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,624 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,624 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,624 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,624 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,624 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,624 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,625 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,626 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,627 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,628 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,629 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,629 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,629 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,629 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,629 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,629 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,629 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,629 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,630 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,631 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,632 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,632 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,632 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,632 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,632 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,632 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,632 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,633 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,633 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,633 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,633 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,633 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,633 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,633 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,633 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,634 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,635 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,636 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,637 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,638 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,639 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,639 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,639 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,639 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,639 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,639 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,639 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,639 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,640 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,640 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,640 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,640 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,640 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,640 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,640 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,641 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,642 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,642 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,642 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,642 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,642 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,642 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,642 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,642 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,643 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,644 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,645 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,646 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,647 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,648 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,648 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,648 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,648 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_sync_state0_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,648 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_sync_state0_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,648 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_sync_state1_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,648 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_sync_state1_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_sync_state2_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_sync_state2_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_sync_state3_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_sync_state3_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_sync_state4_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_sync_state4_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_sync_state5_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_sync_state5_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,649 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_sync_state6_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,650 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_sync_state6_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,650 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_sync_state7_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,650 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_sync_state7_user_data_in" is new
INFO - 2020-10-21 22:46:17,651 - jasper.toolflow - regenerating top
DEBUG - 2020-10-21 22:46:17,651 - jasper.toolflow - Looking for a max_devices_per_arbiter spec
DEBUG - 2020-10-21 22:46:17,652 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_gpio_led
DEBUG - 2020-10-21 22:46:17,652 - jasper.verilog -   Adding instance port gateway as signal rfdc_multi_eight_adcs_2048gsps_gpio_led_gateway to top
DEBUG - 2020-10-21 22:46:17,652 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_gpio_led_gateway" is new
DEBUG - 2020-10-21 22:46:17,652 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2020-10-21 22:46:17,653 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_gpio_led_ext" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,653 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_gpio_led_ext" is new
DEBUG - 2020-10-21 22:46:17,653 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_gpio_led1
DEBUG - 2020-10-21 22:46:17,653 - jasper.verilog -   Adding instance port gateway as signal rfdc_multi_eight_adcs_2048gsps_gpio_led1_gateway to top
DEBUG - 2020-10-21 22:46:17,653 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_gpio_led1_gateway" is new
DEBUG - 2020-10-21 22:46:17,653 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2020-10-21 22:46:17,653 - jasper.verilog - Attempting to add port "rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,654 - jasper.verilog -   Port "rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext" is new
DEBUG - 2020-10-21 22:46:17,654 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4
DEBUG - 2020-10-21 22:46:17,654 - jasper.verilog -   Adding instance port adc0_clk_n as signal adc0_clk_clk_n to top
DEBUG - 2020-10-21 22:46:17,654 - jasper.verilog -   Signal "adc0_clk_clk_n" is new
DEBUG - 2020-10-21 22:46:17,654 - jasper.verilog -   Adding instance port adc0_clk_p as signal adc0_clk_clk_p to top
DEBUG - 2020-10-21 22:46:17,654 - jasper.verilog -   Signal "adc0_clk_clk_p" is new
DEBUG - 2020-10-21 22:46:17,654 - jasper.verilog -   Adding instance port adc1_clk_n as signal adc1_clk_clk_n to top
DEBUG - 2020-10-21 22:46:17,654 - jasper.verilog -   Signal "adc1_clk_clk_n" is new
DEBUG - 2020-10-21 22:46:17,655 - jasper.verilog -   Adding instance port adc1_clk_p as signal adc1_clk_clk_p to top
DEBUG - 2020-10-21 22:46:17,655 - jasper.verilog -   Signal "adc1_clk_clk_p" is new
DEBUG - 2020-10-21 22:46:17,655 - jasper.verilog -   Adding instance port adc2_clk_n as signal adc2_clk_clk_n to top
DEBUG - 2020-10-21 22:46:17,655 - jasper.verilog -   Signal "adc2_clk_clk_n" is new
DEBUG - 2020-10-21 22:46:17,655 - jasper.verilog -   Adding instance port adc2_clk_p as signal adc2_clk_clk_p to top
DEBUG - 2020-10-21 22:46:17,655 - jasper.verilog -   Signal "adc2_clk_clk_p" is new
DEBUG - 2020-10-21 22:46:17,655 - jasper.verilog -   Adding instance port adc3_clk_n as signal adc3_clk_clk_n to top
DEBUG - 2020-10-21 22:46:17,655 - jasper.verilog -   Signal "adc3_clk_clk_n" is new
DEBUG - 2020-10-21 22:46:17,656 - jasper.verilog -   Adding instance port adc3_clk_p as signal adc3_clk_clk_p to top
DEBUG - 2020-10-21 22:46:17,656 - jasper.verilog -   Signal "adc3_clk_clk_p" is new
DEBUG - 2020-10-21 22:46:17,656 - jasper.verilog -   Adding instance port clk_adc0 as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_clk to top
DEBUG - 2020-10-21 22:46:17,656 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_clk" is new
DEBUG - 2020-10-21 22:46:17,656 - jasper.verilog -   Adding instance port clk_adc1 as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_clk to top
DEBUG - 2020-10-21 22:46:17,656 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_clk" is new
DEBUG - 2020-10-21 22:46:17,657 - jasper.verilog -   Adding instance port clk_adc2 as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_clk to top
DEBUG - 2020-10-21 22:46:17,657 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_clk" is new
DEBUG - 2020-10-21 22:46:17,657 - jasper.verilog -   Adding instance port clk_adc3 as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_clk to top
DEBUG - 2020-10-21 22:46:17,657 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_clk" is new
DEBUG - 2020-10-21 22:46:17,657 - jasper.verilog -   Adding instance port irq as signal irq to top
DEBUG - 2020-10-21 22:46:17,657 - jasper.verilog -   Signal "irq" is new
DEBUG - 2020-10-21 22:46:17,657 - jasper.verilog -   Adding instance port m00_axis_tdata as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_dout to top
DEBUG - 2020-10-21 22:46:17,657 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_dout" already exists
DEBUG - 2020-10-21 22:46:17,658 - jasper.verilog -   Adding instance port m00_axis_tvalid as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_sync to top
DEBUG - 2020-10-21 22:46:17,658 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_sync" is new
DEBUG - 2020-10-21 22:46:17,658 - jasper.verilog -   Adding instance port m02_axis_tdata as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_dout to top
DEBUG - 2020-10-21 22:46:17,658 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_dout" is new
DEBUG - 2020-10-21 22:46:17,658 - jasper.verilog -   Adding instance port m02_axis_tvalid as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_sync to top
DEBUG - 2020-10-21 22:46:17,658 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_sync" is new
DEBUG - 2020-10-21 22:46:17,658 - jasper.verilog -   Adding instance port m0_axis_aclk as signal user_clk to top
DEBUG - 2020-10-21 22:46:17,658 - jasper.verilog -   Signal "user_clk" already exists
DEBUG - 2020-10-21 22:46:17,659 - jasper.verilog -   Adding instance port m10_axis_tdata as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_dout to top
DEBUG - 2020-10-21 22:46:17,659 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_dout" is new
DEBUG - 2020-10-21 22:46:17,659 - jasper.verilog -   Adding instance port m10_axis_tvalid as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_sync to top
DEBUG - 2020-10-21 22:46:17,659 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_sync" is new
DEBUG - 2020-10-21 22:46:17,659 - jasper.verilog -   Adding instance port m12_axis_tdata as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_dout to top
DEBUG - 2020-10-21 22:46:17,659 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_dout" is new
DEBUG - 2020-10-21 22:46:17,659 - jasper.verilog -   Adding instance port m12_axis_tvalid as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_sync to top
DEBUG - 2020-10-21 22:46:17,659 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_sync" is new
DEBUG - 2020-10-21 22:46:17,660 - jasper.verilog -   Adding instance port m1_axis_aclk as signal user_clk to top
DEBUG - 2020-10-21 22:46:17,660 - jasper.verilog -   Signal "user_clk" already exists
DEBUG - 2020-10-21 22:46:17,660 - jasper.verilog -   Adding instance port m20_axis_tdata as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_dout to top
DEBUG - 2020-10-21 22:46:17,660 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_dout" is new
DEBUG - 2020-10-21 22:46:17,660 - jasper.verilog -   Adding instance port m20_axis_tvalid as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_sync to top
DEBUG - 2020-10-21 22:46:17,660 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_sync" is new
DEBUG - 2020-10-21 22:46:17,660 - jasper.verilog -   Adding instance port m22_axis_tdata as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_dout to top
DEBUG - 2020-10-21 22:46:17,661 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_dout" is new
DEBUG - 2020-10-21 22:46:17,661 - jasper.verilog -   Adding instance port m22_axis_tvalid as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_sync to top
DEBUG - 2020-10-21 22:46:17,661 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_sync" is new
DEBUG - 2020-10-21 22:46:17,661 - jasper.verilog -   Adding instance port m2_axis_aclk as signal user_clk to top
DEBUG - 2020-10-21 22:46:17,661 - jasper.verilog -   Signal "user_clk" already exists
DEBUG - 2020-10-21 22:46:17,661 - jasper.verilog -   Adding instance port m30_axis_tdata as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_dout to top
DEBUG - 2020-10-21 22:46:17,661 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_dout" is new
DEBUG - 2020-10-21 22:46:17,661 - jasper.verilog -   Adding instance port m30_axis_tvalid as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_sync to top
DEBUG - 2020-10-21 22:46:17,662 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_sync" is new
DEBUG - 2020-10-21 22:46:17,662 - jasper.verilog -   Adding instance port m32_axis_tdata as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_dout to top
DEBUG - 2020-10-21 22:46:17,662 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_dout" is new
DEBUG - 2020-10-21 22:46:17,662 - jasper.verilog -   Adding instance port m32_axis_tvalid as signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_sync to top
DEBUG - 2020-10-21 22:46:17,662 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_sync" is new
DEBUG - 2020-10-21 22:46:17,662 - jasper.verilog -   Adding instance port m3_axis_aclk as signal user_clk to top
DEBUG - 2020-10-21 22:46:17,662 - jasper.verilog -   Signal "user_clk" already exists
DEBUG - 2020-10-21 22:46:17,662 - jasper.verilog -   Adding instance port sysref_in_n as signal sysref_in_n to top
DEBUG - 2020-10-21 22:46:17,663 - jasper.verilog -   Signal "sysref_in_n" is new
DEBUG - 2020-10-21 22:46:17,663 - jasper.verilog -   Adding instance port sysref_in_p as signal sysref_in_p to top
DEBUG - 2020-10-21 22:46:17,663 - jasper.verilog -   Signal "sysref_in_p" is new
DEBUG - 2020-10-21 22:46:17,663 - jasper.verilog -   Adding instance port vin0_01_n as signal vin0_01_n to top
DEBUG - 2020-10-21 22:46:17,663 - jasper.verilog -   Signal "vin0_01_n" is new
DEBUG - 2020-10-21 22:46:17,663 - jasper.verilog -   Adding instance port vin0_01_p as signal vin0_01_p to top
DEBUG - 2020-10-21 22:46:17,663 - jasper.verilog -   Signal "vin0_01_p" is new
DEBUG - 2020-10-21 22:46:17,663 - jasper.verilog -   Adding instance port vin0_23_n as signal vin0_23_n to top
DEBUG - 2020-10-21 22:46:17,664 - jasper.verilog -   Signal "vin0_23_n" is new
DEBUG - 2020-10-21 22:46:17,664 - jasper.verilog -   Adding instance port vin0_23_p as signal vin0_23_p to top
DEBUG - 2020-10-21 22:46:17,664 - jasper.verilog -   Signal "vin0_23_p" is new
DEBUG - 2020-10-21 22:46:17,664 - jasper.verilog -   Adding instance port vin1_01_n as signal vin1_01_n to top
DEBUG - 2020-10-21 22:46:17,664 - jasper.verilog -   Signal "vin1_01_n" is new
DEBUG - 2020-10-21 22:46:17,664 - jasper.verilog -   Adding instance port vin1_01_p as signal vin1_01_p to top
DEBUG - 2020-10-21 22:46:17,665 - jasper.verilog -   Signal "vin1_01_p" is new
DEBUG - 2020-10-21 22:46:17,665 - jasper.verilog -   Adding instance port vin1_23_n as signal vin1_23_n to top
DEBUG - 2020-10-21 22:46:17,665 - jasper.verilog -   Signal "vin1_23_n" is new
DEBUG - 2020-10-21 22:46:17,665 - jasper.verilog -   Adding instance port vin1_23_p as signal vin1_23_p to top
DEBUG - 2020-10-21 22:46:17,665 - jasper.verilog -   Signal "vin1_23_p" is new
DEBUG - 2020-10-21 22:46:17,665 - jasper.verilog -   Adding instance port vin2_01_n as signal vin2_01_n to top
DEBUG - 2020-10-21 22:46:17,665 - jasper.verilog -   Signal "vin2_01_n" is new
DEBUG - 2020-10-21 22:46:17,666 - jasper.verilog -   Adding instance port vin2_01_p as signal vin2_01_p to top
DEBUG - 2020-10-21 22:46:17,666 - jasper.verilog -   Signal "vin2_01_p" is new
DEBUG - 2020-10-21 22:46:17,666 - jasper.verilog -   Adding instance port vin2_23_n as signal vin2_23_n to top
DEBUG - 2020-10-21 22:46:17,666 - jasper.verilog -   Signal "vin2_23_n" is new
DEBUG - 2020-10-21 22:46:17,666 - jasper.verilog -   Adding instance port vin2_23_p as signal vin2_23_p to top
DEBUG - 2020-10-21 22:46:17,666 - jasper.verilog -   Signal "vin2_23_p" is new
DEBUG - 2020-10-21 22:46:17,666 - jasper.verilog -   Adding instance port vin3_01_n as signal vin3_01_n to top
DEBUG - 2020-10-21 22:46:17,666 - jasper.verilog -   Signal "vin3_01_n" is new
DEBUG - 2020-10-21 22:46:17,667 - jasper.verilog -   Adding instance port vin3_01_p as signal vin3_01_p to top
DEBUG - 2020-10-21 22:46:17,667 - jasper.verilog -   Signal "vin3_01_p" is new
DEBUG - 2020-10-21 22:46:17,667 - jasper.verilog -   Adding instance port vin3_23_n as signal vin3_23_n to top
DEBUG - 2020-10-21 22:46:17,667 - jasper.verilog -   Signal "vin3_23_n" is new
DEBUG - 2020-10-21 22:46:17,667 - jasper.verilog -   Adding instance port vin3_23_p as signal vin3_23_p to top
DEBUG - 2020-10-21 22:46:17,667 - jasper.verilog -   Signal "vin3_23_p" is new
DEBUG - 2020-10-21 22:46:17,667 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_led_cntrl
DEBUG - 2020-10-21 22:46:17,667 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_led_cntrl_out to top
DEBUG - 2020-10-21 22:46:17,668 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_led_cntrl_out" is new
DEBUG - 2020-10-21 22:46:17,668 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_led_cntrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,668 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_led_cntrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,668 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_reg_cntrl
DEBUG - 2020-10-21 22:46:17,668 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_reg_cntrl_out to top
DEBUG - 2020-10-21 22:46:17,668 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_reg_cntrl_out" is new
DEBUG - 2020-10-21 22:46:17,668 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,669 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,669 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,669 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,669 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,669 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,669 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,670 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status
DEBUG - 2020-10-21 22:46:17,670 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,670 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,670 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,670 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,671 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,671 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,671 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,671 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,672 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,672 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status
DEBUG - 2020-10-21 22:46:17,672 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,672 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,672 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,672 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,672 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,673 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,673 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,673 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,673 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,673 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status
DEBUG - 2020-10-21 22:46:17,673 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,673 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,673 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,674 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,674 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,674 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,674 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,674 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,674 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,674 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status
DEBUG - 2020-10-21 22:46:17,674 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,675 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,675 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,675 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,675 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,675 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,675 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,675 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,675 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,676 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status
DEBUG - 2020-10-21 22:46:17,676 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,676 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,676 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,676 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,676 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,676 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,677 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,677 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,677 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,677 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status
DEBUG - 2020-10-21 22:46:17,677 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,677 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,677 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,677 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,678 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,678 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,678 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,678 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,678 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,678 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status
DEBUG - 2020-10-21 22:46:17,678 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,678 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,679 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,679 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,679 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,679 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,679 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,679 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,679 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,679 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status
DEBUG - 2020-10-21 22:46:17,680 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,680 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,680 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,680 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,680 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,680 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,681 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,681 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,681 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,681 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status
DEBUG - 2020-10-21 22:46:17,681 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,681 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,681 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,681 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,682 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,683 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,683 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,683 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,683 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,683 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,683 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,683 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status
DEBUG - 2020-10-21 22:46:17,683 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,684 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,684 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,684 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,684 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,684 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,684 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,684 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,685 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,685 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status
DEBUG - 2020-10-21 22:46:17,685 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,685 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,685 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,685 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,685 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,685 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,686 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,686 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,686 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,686 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status
DEBUG - 2020-10-21 22:46:17,686 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,686 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,686 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,686 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,687 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,687 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,687 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,687 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,687 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,687 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status
DEBUG - 2020-10-21 22:46:17,687 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,687 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,688 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,688 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,688 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,688 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,688 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,688 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,688 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,689 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status
DEBUG - 2020-10-21 22:46:17,689 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,689 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,689 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,689 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,689 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,689 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,690 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,690 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,690 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,690 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status
DEBUG - 2020-10-21 22:46:17,690 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,690 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,690 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,690 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,691 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,691 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,691 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,691 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,691 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,691 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status
DEBUG - 2020-10-21 22:46:17,691 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,691 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,692 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,692 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,692 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,692 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,692 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,692 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,692 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,692 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status
DEBUG - 2020-10-21 22:46:17,693 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,693 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,693 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,693 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,693 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,693 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,693 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,693 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,694 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,694 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status
DEBUG - 2020-10-21 22:46:17,694 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,694 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,694 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,694 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,694 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,694 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,695 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,695 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,695 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,695 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status
DEBUG - 2020-10-21 22:46:17,695 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,695 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,695 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,695 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,696 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,696 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,696 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,696 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,696 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,696 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status
DEBUG - 2020-10-21 22:46:17,696 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,697 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,697 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,697 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,697 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,697 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,697 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,697 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,698 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,698 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status
DEBUG - 2020-10-21 22:46:17,698 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,698 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,698 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,698 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,698 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,698 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,699 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,699 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,699 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,699 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status
DEBUG - 2020-10-21 22:46:17,699 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,699 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,699 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,699 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,700 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,700 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,700 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,700 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,700 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,700 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status
DEBUG - 2020-10-21 22:46:17,700 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,700 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,701 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,701 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,701 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,701 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,701 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,701 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,701 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,701 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status
DEBUG - 2020-10-21 22:46:17,702 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,702 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,702 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,702 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,702 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,702 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,702 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,702 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,703 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,703 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status
DEBUG - 2020-10-21 22:46:17,703 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,703 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,703 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,703 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,703 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,704 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,704 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,704 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,704 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,704 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status
DEBUG - 2020-10-21 22:46:17,704 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,704 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,705 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,705 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,705 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,705 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,705 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,705 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,705 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,706 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status
DEBUG - 2020-10-21 22:46:17,706 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,706 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,706 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,706 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,706 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,706 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,706 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,707 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,707 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,707 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status
DEBUG - 2020-10-21 22:46:17,707 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,707 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,707 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,707 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,707 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,708 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,708 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,708 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,708 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,708 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status
DEBUG - 2020-10-21 22:46:17,708 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,708 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,708 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,709 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,709 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,709 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,709 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,709 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,709 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,709 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status
DEBUG - 2020-10-21 22:46:17,709 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,710 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,710 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,710 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,710 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,710 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,710 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_out" is new
DEBUG - 2020-10-21 22:46:17,710 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_user_data_out to top
DEBUG - 2020-10-21 22:46:17,711 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-21 22:46:17,711 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status
DEBUG - 2020-10-21 22:46:17,711 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_user_data_in to top
DEBUG - 2020-10-21 22:46:17,711 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,711 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,711 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_in" is new
DEBUG - 2020-10-21 22:46:17,711 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_sync_state0
DEBUG - 2020-10-21 22:46:17,711 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state0_user_data_in to top
DEBUG - 2020-10-21 22:46:17,712 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state0_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,712 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state0_in to top
DEBUG - 2020-10-21 22:46:17,712 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state0_in" is new
DEBUG - 2020-10-21 22:46:17,712 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_sync_state1
DEBUG - 2020-10-21 22:46:17,712 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state1_user_data_in to top
DEBUG - 2020-10-21 22:46:17,712 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state1_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,712 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state1_in to top
DEBUG - 2020-10-21 22:46:17,713 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state1_in" is new
DEBUG - 2020-10-21 22:46:17,713 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_sync_state2
DEBUG - 2020-10-21 22:46:17,713 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state2_user_data_in to top
DEBUG - 2020-10-21 22:46:17,713 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state2_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,713 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state2_in to top
DEBUG - 2020-10-21 22:46:17,713 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state2_in" is new
DEBUG - 2020-10-21 22:46:17,713 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_sync_state3
DEBUG - 2020-10-21 22:46:17,713 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state3_user_data_in to top
DEBUG - 2020-10-21 22:46:17,714 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state3_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,714 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state3_in to top
DEBUG - 2020-10-21 22:46:17,714 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state3_in" is new
DEBUG - 2020-10-21 22:46:17,714 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_sync_state4
DEBUG - 2020-10-21 22:46:17,714 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state4_user_data_in to top
DEBUG - 2020-10-21 22:46:17,714 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state4_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,714 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state4_in to top
DEBUG - 2020-10-21 22:46:17,715 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state4_in" is new
DEBUG - 2020-10-21 22:46:17,715 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_sync_state5
DEBUG - 2020-10-21 22:46:17,715 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state5_user_data_in to top
DEBUG - 2020-10-21 22:46:17,715 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state5_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,715 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state5_in to top
DEBUG - 2020-10-21 22:46:17,715 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state5_in" is new
DEBUG - 2020-10-21 22:46:17,715 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_sync_state6
DEBUG - 2020-10-21 22:46:17,715 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state6_user_data_in to top
DEBUG - 2020-10-21 22:46:17,716 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state6_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,716 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state6_in to top
DEBUG - 2020-10-21 22:46:17,716 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state6_in" is new
DEBUG - 2020-10-21 22:46:17,716 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_sync_state7
DEBUG - 2020-10-21 22:46:17,716 - jasper.verilog -   Adding instance port IP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state7_user_data_in to top
DEBUG - 2020-10-21 22:46:17,716 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state7_user_data_in" is new
DEBUG - 2020-10-21 22:46:17,716 - jasper.verilog -   Adding instance port OP_BUS as signal rfdc_multi_eight_adcs_2048gsps_sync_state7_in to top
DEBUG - 2020-10-21 22:46:17,716 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state7_in" is new
DEBUG - 2020-10-21 22:46:17,717 - jasper.verilog - Instantiating child ports for sys_block_counter_inst
DEBUG - 2020-10-21 22:46:17,717 - jasper.verilog -   Adding instance port user_clk as signal user_clk to top
DEBUG - 2020-10-21 22:46:17,717 - jasper.verilog -   Signal "user_clk" already exists
DEBUG - 2020-10-21 22:46:17,717 - jasper.verilog -   Adding instance port user_rst as signal user_rst to top
DEBUG - 2020-10-21 22:46:17,717 - jasper.verilog -   Signal "user_rst" is new
DEBUG - 2020-10-21 22:46:17,717 - jasper.verilog -   Adding instance port we as signal rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_we to top
DEBUG - 2020-10-21 22:46:17,717 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_we" is new
DEBUG - 2020-10-21 22:46:17,717 - jasper.verilog -   Adding instance port count_out as signal rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_in to top
DEBUG - 2020-10-21 22:46:17,718 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_in" is new
DEBUG - 2020-10-21 22:46:17,718 - jasper.verilog - Instantiating child ports for axi4lite_interconnect
DEBUG - 2020-10-21 22:46:17,718 - jasper.verilog -   Adding instance port axi4lite_aclk as signal axil_clk to top
DEBUG - 2020-10-21 22:46:17,718 - jasper.verilog -   Signal "axil_clk" is new
DEBUG - 2020-10-21 22:46:17,718 - jasper.verilog -   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
DEBUG - 2020-10-21 22:46:17,718 - jasper.verilog -   Signal "axil_rst_n" is new
DEBUG - 2020-10-21 22:46:17,718 - jasper.verilog -   Adding instance port axi4lite_snapshot0_01_ss_bram_snapshot0_01_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,718 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,719 - jasper.verilog -   Adding instance port axi4lite_snapshot0_01_ss_bram_snapshot0_01_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,719 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,719 - jasper.verilog -   Adding instance port axi4lite_snapshot0_01_ss_bram_snapshot0_01_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,719 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,719 - jasper.verilog -   Adding instance port axi4lite_snapshot0_01_ss_bram_snapshot0_01_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,719 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,719 - jasper.verilog -   Adding instance port axi4lite_snapshot0_23_ss_bram_snapshot0_23_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,720 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,720 - jasper.verilog -   Adding instance port axi4lite_snapshot0_23_ss_bram_snapshot0_23_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,720 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,720 - jasper.verilog -   Adding instance port axi4lite_snapshot0_23_ss_bram_snapshot0_23_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,720 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,720 - jasper.verilog -   Adding instance port axi4lite_snapshot0_23_ss_bram_snapshot0_23_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,720 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,721 - jasper.verilog -   Adding instance port axi4lite_snapshot0_45_ss_bram_snapshot0_45_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,721 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,721 - jasper.verilog -   Adding instance port axi4lite_snapshot0_45_ss_bram_snapshot0_45_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,721 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,721 - jasper.verilog -   Adding instance port axi4lite_snapshot0_45_ss_bram_snapshot0_45_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,721 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,721 - jasper.verilog -   Adding instance port axi4lite_snapshot0_45_ss_bram_snapshot0_45_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,721 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,722 - jasper.verilog -   Adding instance port axi4lite_snapshot0_67_ss_bram_snapshot0_67_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,722 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,722 - jasper.verilog -   Adding instance port axi4lite_snapshot0_67_ss_bram_snapshot0_67_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,722 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,722 - jasper.verilog -   Adding instance port axi4lite_snapshot0_67_ss_bram_snapshot0_67_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,722 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,722 - jasper.verilog -   Adding instance port axi4lite_snapshot0_67_ss_bram_snapshot0_67_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,723 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,723 - jasper.verilog -   Adding instance port axi4lite_snapshot1_01_ss_bram_snapshot1_01_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,723 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,723 - jasper.verilog -   Adding instance port axi4lite_snapshot1_01_ss_bram_snapshot1_01_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,723 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,723 - jasper.verilog -   Adding instance port axi4lite_snapshot1_01_ss_bram_snapshot1_01_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,723 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,723 - jasper.verilog -   Adding instance port axi4lite_snapshot1_01_ss_bram_snapshot1_01_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,724 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,724 - jasper.verilog -   Adding instance port axi4lite_snapshot1_23_ss_bram_snapshot1_23_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,724 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,724 - jasper.verilog -   Adding instance port axi4lite_snapshot1_23_ss_bram_snapshot1_23_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,724 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,724 - jasper.verilog -   Adding instance port axi4lite_snapshot1_23_ss_bram_snapshot1_23_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,724 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,724 - jasper.verilog -   Adding instance port axi4lite_snapshot1_23_ss_bram_snapshot1_23_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,725 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,725 - jasper.verilog -   Adding instance port axi4lite_snapshot1_45_ss_bram_snapshot1_45_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,725 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,725 - jasper.verilog -   Adding instance port axi4lite_snapshot1_45_ss_bram_snapshot1_45_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,725 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,725 - jasper.verilog -   Adding instance port axi4lite_snapshot1_45_ss_bram_snapshot1_45_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,725 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,726 - jasper.verilog -   Adding instance port axi4lite_snapshot1_45_ss_bram_snapshot1_45_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,726 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,726 - jasper.verilog -   Adding instance port axi4lite_snapshot1_67_ss_bram_snapshot1_67_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,726 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,726 - jasper.verilog -   Adding instance port axi4lite_snapshot1_67_ss_bram_snapshot1_67_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,726 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,726 - jasper.verilog -   Adding instance port axi4lite_snapshot1_67_ss_bram_snapshot1_67_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,726 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,727 - jasper.verilog -   Adding instance port axi4lite_snapshot1_67_ss_bram_snapshot1_67_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,727 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,727 - jasper.verilog -   Adding instance port axi4lite_snapshot2_01_ss_bram_snapshot2_01_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,727 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,727 - jasper.verilog -   Adding instance port axi4lite_snapshot2_01_ss_bram_snapshot2_01_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,727 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,727 - jasper.verilog -   Adding instance port axi4lite_snapshot2_01_ss_bram_snapshot2_01_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,728 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,728 - jasper.verilog -   Adding instance port axi4lite_snapshot2_01_ss_bram_snapshot2_01_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,728 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,728 - jasper.verilog -   Adding instance port axi4lite_snapshot2_23_ss_bram_snapshot2_23_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,728 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,728 - jasper.verilog -   Adding instance port axi4lite_snapshot2_23_ss_bram_snapshot2_23_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,728 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,729 - jasper.verilog -   Adding instance port axi4lite_snapshot2_23_ss_bram_snapshot2_23_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,729 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,729 - jasper.verilog -   Adding instance port axi4lite_snapshot2_23_ss_bram_snapshot2_23_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,729 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,729 - jasper.verilog -   Adding instance port axi4lite_snapshot2_45_ss_bram_snapshot2_45_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,729 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,729 - jasper.verilog -   Adding instance port axi4lite_snapshot2_45_ss_bram_snapshot2_45_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,730 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,730 - jasper.verilog -   Adding instance port axi4lite_snapshot2_45_ss_bram_snapshot2_45_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,730 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,730 - jasper.verilog -   Adding instance port axi4lite_snapshot2_45_ss_bram_snapshot2_45_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,730 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,730 - jasper.verilog -   Adding instance port axi4lite_snapshot2_67_ss_bram_snapshot2_67_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,730 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,730 - jasper.verilog -   Adding instance port axi4lite_snapshot2_67_ss_bram_snapshot2_67_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,731 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,731 - jasper.verilog -   Adding instance port axi4lite_snapshot2_67_ss_bram_snapshot2_67_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,731 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,731 - jasper.verilog -   Adding instance port axi4lite_snapshot2_67_ss_bram_snapshot2_67_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,731 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,731 - jasper.verilog -   Adding instance port axi4lite_snapshot3_01_ss_bram_snapshot3_01_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,731 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,731 - jasper.verilog -   Adding instance port axi4lite_snapshot3_01_ss_bram_snapshot3_01_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,732 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,732 - jasper.verilog -   Adding instance port axi4lite_snapshot3_01_ss_bram_snapshot3_01_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,732 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,732 - jasper.verilog -   Adding instance port axi4lite_snapshot3_01_ss_bram_snapshot3_01_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,732 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,732 - jasper.verilog -   Adding instance port axi4lite_snapshot3_23_ss_bram_snapshot3_23_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,732 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,733 - jasper.verilog -   Adding instance port axi4lite_snapshot3_23_ss_bram_snapshot3_23_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,733 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,733 - jasper.verilog -   Adding instance port axi4lite_snapshot3_23_ss_bram_snapshot3_23_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,733 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,733 - jasper.verilog -   Adding instance port axi4lite_snapshot3_23_ss_bram_snapshot3_23_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,733 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,733 - jasper.verilog -   Adding instance port axi4lite_snapshot3_45_ss_bram_snapshot3_45_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,733 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,734 - jasper.verilog -   Adding instance port axi4lite_snapshot3_45_ss_bram_snapshot3_45_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,734 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,734 - jasper.verilog -   Adding instance port axi4lite_snapshot3_45_ss_bram_snapshot3_45_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,734 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,734 - jasper.verilog -   Adding instance port axi4lite_snapshot3_45_ss_bram_snapshot3_45_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,734 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,734 - jasper.verilog -   Adding instance port axi4lite_snapshot3_67_ss_bram_snapshot3_67_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,735 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,735 - jasper.verilog -   Adding instance port axi4lite_snapshot3_67_ss_bram_snapshot3_67_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,735 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,735 - jasper.verilog -   Adding instance port axi4lite_snapshot3_67_ss_bram_snapshot3_67_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,735 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,735 - jasper.verilog -   Adding instance port axi4lite_snapshot3_67_ss_bram_snapshot3_67_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,735 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,735 - jasper.verilog -   Adding instance port axi4lite_snapshot4_01_ss_bram_snapshot4_01_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,736 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,736 - jasper.verilog -   Adding instance port axi4lite_snapshot4_01_ss_bram_snapshot4_01_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,736 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,736 - jasper.verilog -   Adding instance port axi4lite_snapshot4_01_ss_bram_snapshot4_01_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,736 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,736 - jasper.verilog -   Adding instance port axi4lite_snapshot4_01_ss_bram_snapshot4_01_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,737 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,737 - jasper.verilog -   Adding instance port axi4lite_snapshot4_23_ss_bram_snapshot4_23_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,737 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,737 - jasper.verilog -   Adding instance port axi4lite_snapshot4_23_ss_bram_snapshot4_23_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,737 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,737 - jasper.verilog -   Adding instance port axi4lite_snapshot4_23_ss_bram_snapshot4_23_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,737 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,737 - jasper.verilog -   Adding instance port axi4lite_snapshot4_23_ss_bram_snapshot4_23_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,738 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,738 - jasper.verilog -   Adding instance port axi4lite_snapshot4_45_ss_bram_snapshot4_45_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,738 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,738 - jasper.verilog -   Adding instance port axi4lite_snapshot4_45_ss_bram_snapshot4_45_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,738 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,738 - jasper.verilog -   Adding instance port axi4lite_snapshot4_45_ss_bram_snapshot4_45_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,738 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,739 - jasper.verilog -   Adding instance port axi4lite_snapshot4_45_ss_bram_snapshot4_45_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,739 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,739 - jasper.verilog -   Adding instance port axi4lite_snapshot4_67_ss_bram_snapshot4_67_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,739 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,739 - jasper.verilog -   Adding instance port axi4lite_snapshot4_67_ss_bram_snapshot4_67_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,739 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,739 - jasper.verilog -   Adding instance port axi4lite_snapshot4_67_ss_bram_snapshot4_67_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,739 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,740 - jasper.verilog -   Adding instance port axi4lite_snapshot4_67_ss_bram_snapshot4_67_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,740 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,740 - jasper.verilog -   Adding instance port axi4lite_snapshot5_01_ss_bram_snapshot5_01_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,740 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,740 - jasper.verilog -   Adding instance port axi4lite_snapshot5_01_ss_bram_snapshot5_01_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,740 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,740 - jasper.verilog -   Adding instance port axi4lite_snapshot5_01_ss_bram_snapshot5_01_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,741 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,741 - jasper.verilog -   Adding instance port axi4lite_snapshot5_01_ss_bram_snapshot5_01_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,741 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,741 - jasper.verilog -   Adding instance port axi4lite_snapshot5_23_ss_bram_snapshot5_23_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,741 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,741 - jasper.verilog -   Adding instance port axi4lite_snapshot5_23_ss_bram_snapshot5_23_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,741 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,741 - jasper.verilog -   Adding instance port axi4lite_snapshot5_23_ss_bram_snapshot5_23_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,742 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,742 - jasper.verilog -   Adding instance port axi4lite_snapshot5_23_ss_bram_snapshot5_23_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,742 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,742 - jasper.verilog -   Adding instance port axi4lite_snapshot5_45_ss_bram_snapshot5_45_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,742 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,742 - jasper.verilog -   Adding instance port axi4lite_snapshot5_45_ss_bram_snapshot5_45_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,742 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,743 - jasper.verilog -   Adding instance port axi4lite_snapshot5_45_ss_bram_snapshot5_45_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,743 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,743 - jasper.verilog -   Adding instance port axi4lite_snapshot5_45_ss_bram_snapshot5_45_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,743 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,743 - jasper.verilog -   Adding instance port axi4lite_snapshot5_67_ss_bram_snapshot5_67_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,743 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,743 - jasper.verilog -   Adding instance port axi4lite_snapshot5_67_ss_bram_snapshot5_67_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,744 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,744 - jasper.verilog -   Adding instance port axi4lite_snapshot5_67_ss_bram_snapshot5_67_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,744 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,744 - jasper.verilog -   Adding instance port axi4lite_snapshot5_67_ss_bram_snapshot5_67_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,744 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,744 - jasper.verilog -   Adding instance port axi4lite_snapshot6_01_ss_bram_snapshot6_01_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,745 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,745 - jasper.verilog -   Adding instance port axi4lite_snapshot6_01_ss_bram_snapshot6_01_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,745 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,745 - jasper.verilog -   Adding instance port axi4lite_snapshot6_01_ss_bram_snapshot6_01_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,745 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,745 - jasper.verilog -   Adding instance port axi4lite_snapshot6_01_ss_bram_snapshot6_01_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,745 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,745 - jasper.verilog -   Adding instance port axi4lite_snapshot6_23_ss_bram_snapshot6_23_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,746 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,746 - jasper.verilog -   Adding instance port axi4lite_snapshot6_23_ss_bram_snapshot6_23_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,746 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,746 - jasper.verilog -   Adding instance port axi4lite_snapshot6_23_ss_bram_snapshot6_23_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,746 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,746 - jasper.verilog -   Adding instance port axi4lite_snapshot6_23_ss_bram_snapshot6_23_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,746 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,747 - jasper.verilog -   Adding instance port axi4lite_snapshot6_45_ss_bram_snapshot6_45_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,747 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,747 - jasper.verilog -   Adding instance port axi4lite_snapshot6_45_ss_bram_snapshot6_45_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,747 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,747 - jasper.verilog -   Adding instance port axi4lite_snapshot6_45_ss_bram_snapshot6_45_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,747 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,747 - jasper.verilog -   Adding instance port axi4lite_snapshot6_45_ss_bram_snapshot6_45_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,747 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,748 - jasper.verilog -   Adding instance port axi4lite_snapshot6_67_ss_bram_snapshot6_67_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,748 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,748 - jasper.verilog -   Adding instance port axi4lite_snapshot6_67_ss_bram_snapshot6_67_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,748 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,748 - jasper.verilog -   Adding instance port axi4lite_snapshot6_67_ss_bram_snapshot6_67_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,748 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,748 - jasper.verilog -   Adding instance port axi4lite_snapshot6_67_ss_bram_snapshot6_67_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,749 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,749 - jasper.verilog -   Adding instance port axi4lite_snapshot7_01_ss_bram_snapshot7_01_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,749 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,749 - jasper.verilog -   Adding instance port axi4lite_snapshot7_01_ss_bram_snapshot7_01_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,749 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,749 - jasper.verilog -   Adding instance port axi4lite_snapshot7_01_ss_bram_snapshot7_01_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,749 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,749 - jasper.verilog -   Adding instance port axi4lite_snapshot7_01_ss_bram_snapshot7_01_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,750 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,750 - jasper.verilog -   Adding instance port axi4lite_snapshot7_23_ss_bram_snapshot7_23_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,750 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,750 - jasper.verilog -   Adding instance port axi4lite_snapshot7_23_ss_bram_snapshot7_23_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,750 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,750 - jasper.verilog -   Adding instance port axi4lite_snapshot7_23_ss_bram_snapshot7_23_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,750 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,751 - jasper.verilog -   Adding instance port axi4lite_snapshot7_23_ss_bram_snapshot7_23_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,751 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,751 - jasper.verilog -   Adding instance port axi4lite_snapshot7_45_ss_bram_snapshot7_45_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,751 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,751 - jasper.verilog -   Adding instance port axi4lite_snapshot7_45_ss_bram_snapshot7_45_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,751 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,751 - jasper.verilog -   Adding instance port axi4lite_snapshot7_45_ss_bram_snapshot7_45_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,752 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,752 - jasper.verilog -   Adding instance port axi4lite_snapshot7_45_ss_bram_snapshot7_45_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,752 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,752 - jasper.verilog -   Adding instance port axi4lite_snapshot7_67_ss_bram_snapshot7_67_ss_bram_add as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_addr to top
DEBUG - 2020-10-21 22:46:17,752 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_addr" is new
DEBUG - 2020-10-21 22:46:17,752 - jasper.verilog -   Adding instance port axi4lite_snapshot7_67_ss_bram_snapshot7_67_ss_bram_data_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_in to top
DEBUG - 2020-10-21 22:46:17,753 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_in" is new
DEBUG - 2020-10-21 22:46:17,753 - jasper.verilog -   Adding instance port axi4lite_snapshot7_67_ss_bram_snapshot7_67_ss_bram_data_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_out to top
DEBUG - 2020-10-21 22:46:17,753 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_out" is new
DEBUG - 2020-10-21 22:46:17,753 - jasper.verilog -   Adding instance port axi4lite_snapshot7_67_ss_bram_snapshot7_67_ss_bram_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_we to top
DEBUG - 2020-10-21 22:46:17,753 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_we" is new
DEBUG - 2020-10-21 22:46:17,753 - jasper.verilog -   Adding instance port axi4lite_sw_reg_led_cntrl_out as signal rfdc_multi_eight_adcs_2048gsps_led_cntrl_out to top
DEBUG - 2020-10-21 22:46:17,753 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_led_cntrl_out" already exists
DEBUG - 2020-10-21 22:46:17,753 - jasper.verilog -   Adding instance port axi4lite_sw_reg_led_cntrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_led_cntrl_out_we to top
DEBUG - 2020-10-21 22:46:17,754 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_led_cntrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,754 - jasper.verilog -   Adding instance port axi4lite_sw_reg_reg_cntrl_out as signal rfdc_multi_eight_adcs_2048gsps_reg_cntrl_out to top
DEBUG - 2020-10-21 22:46:17,754 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_reg_cntrl_out" already exists
DEBUG - 2020-10-21 22:46:17,754 - jasper.verilog -   Adding instance port axi4lite_sw_reg_reg_cntrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_reg_cntrl_out_we to top
DEBUG - 2020-10-21 22:46:17,754 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_reg_cntrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,754 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_01_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,754 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,754 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_01_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_01_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_01_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_23_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_23_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,755 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,756 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_23_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,756 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,756 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_23_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,756 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,756 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_45_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,756 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,756 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_45_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,756 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,757 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_45_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,757 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,757 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_45_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,757 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,757 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_67_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,757 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,757 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_67_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,757 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_67_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot0_67_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_01_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_01_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,758 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_01_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,759 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,759 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_01_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,759 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,759 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_23_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,759 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,759 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_23_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,759 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,759 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_23_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,760 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,760 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_23_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,760 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,760 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_45_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,760 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,760 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_45_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,760 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,761 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_45_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,761 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,761 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_45_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,761 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,761 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_67_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,761 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,761 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_67_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,761 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,762 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_67_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,762 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,762 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot1_67_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,762 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,762 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_01_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,762 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,762 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_01_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,762 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_01_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_01_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_23_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_23_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,763 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_23_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,764 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,764 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_23_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,764 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,764 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_45_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,764 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,764 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_45_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,764 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,764 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_45_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,765 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,765 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_45_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,765 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,765 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_67_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,765 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,765 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_67_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,765 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,766 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_67_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,766 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,766 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot2_67_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,766 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,766 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_01_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,766 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,766 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_01_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,766 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,767 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_01_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,767 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,767 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_01_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,767 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,767 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_23_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,767 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,767 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_23_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,767 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,768 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_23_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,768 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,768 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_23_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,768 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,768 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_45_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,768 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,768 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_45_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,769 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,769 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_45_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,769 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,769 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_45_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,769 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,769 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_67_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,769 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,769 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_67_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,770 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,770 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_67_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,770 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,770 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot3_67_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,770 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,770 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_01_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,770 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,770 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_01_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,771 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,771 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_01_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,771 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,771 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_01_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,771 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,771 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_23_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,771 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,771 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_23_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,772 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,772 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_23_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,772 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,772 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_23_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,772 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,772 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_45_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,772 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,772 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_45_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,773 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,773 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_45_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,773 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,773 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_45_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,773 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,773 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_67_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,773 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,773 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_67_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,774 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,774 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_67_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,774 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,774 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot4_67_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,774 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,774 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_01_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,774 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,774 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_01_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,775 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,775 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_01_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,775 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,775 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_01_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,775 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,775 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_23_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,775 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,776 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_23_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,776 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,776 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_23_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,776 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,776 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_23_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,776 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,776 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_45_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,777 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,777 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_45_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,777 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,777 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_45_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,777 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,777 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_45_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,777 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,777 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_67_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,778 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,778 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_67_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,778 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,778 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_67_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,778 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,778 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot5_67_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,778 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,779 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_01_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,779 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,779 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_01_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,779 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,779 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_01_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,779 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,779 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_01_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,779 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,780 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_23_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,780 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,780 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_23_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,780 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,780 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_23_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,780 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,780 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_23_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,781 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,781 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_45_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,781 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,781 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_45_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,781 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,781 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_45_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,781 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,781 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_45_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,782 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,782 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_67_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,782 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,782 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_67_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,782 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,782 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_67_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,782 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,782 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot6_67_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,783 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,783 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_01_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,783 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,783 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_01_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,783 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,783 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_01_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,783 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,784 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_01_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,784 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,784 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_23_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,784 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,784 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_23_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,784 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,784 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_23_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,785 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,785 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_23_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,785 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,785 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_45_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,785 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,785 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_45_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,785 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,786 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_45_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,786 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,786 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_45_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,786 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,786 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_67_ss_ctrl_out as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_out to top
DEBUG - 2020-10-21 22:46:17,786 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_out" already exists
DEBUG - 2020-10-21 22:46:17,786 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_67_ss_ctrl_out_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_out_we to top
DEBUG - 2020-10-21 22:46:17,786 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_out_we" is new
DEBUG - 2020-10-21 22:46:17,787 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_67_ss_status_in as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_in to top
DEBUG - 2020-10-21 22:46:17,787 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_in" already exists
DEBUG - 2020-10-21 22:46:17,787 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snapshot7_67_ss_status_in_we as signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_in_we to top
DEBUG - 2020-10-21 22:46:17,787 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_in_we" is new
DEBUG - 2020-10-21 22:46:17,787 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state0_in as signal rfdc_multi_eight_adcs_2048gsps_sync_state0_in to top
DEBUG - 2020-10-21 22:46:17,787 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state0_in" already exists
DEBUG - 2020-10-21 22:46:17,787 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state0_in_we as signal rfdc_multi_eight_adcs_2048gsps_sync_state0_in_we to top
DEBUG - 2020-10-21 22:46:17,787 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state0_in_we" is new
DEBUG - 2020-10-21 22:46:17,788 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state1_in as signal rfdc_multi_eight_adcs_2048gsps_sync_state1_in to top
DEBUG - 2020-10-21 22:46:17,788 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state1_in" already exists
DEBUG - 2020-10-21 22:46:17,788 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state1_in_we as signal rfdc_multi_eight_adcs_2048gsps_sync_state1_in_we to top
DEBUG - 2020-10-21 22:46:17,788 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state1_in_we" is new
DEBUG - 2020-10-21 22:46:17,788 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state2_in as signal rfdc_multi_eight_adcs_2048gsps_sync_state2_in to top
DEBUG - 2020-10-21 22:46:17,788 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state2_in" already exists
DEBUG - 2020-10-21 22:46:17,788 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state2_in_we as signal rfdc_multi_eight_adcs_2048gsps_sync_state2_in_we to top
DEBUG - 2020-10-21 22:46:17,789 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state2_in_we" is new
DEBUG - 2020-10-21 22:46:17,789 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state3_in as signal rfdc_multi_eight_adcs_2048gsps_sync_state3_in to top
DEBUG - 2020-10-21 22:46:17,789 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state3_in" already exists
DEBUG - 2020-10-21 22:46:17,789 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state3_in_we as signal rfdc_multi_eight_adcs_2048gsps_sync_state3_in_we to top
DEBUG - 2020-10-21 22:46:17,789 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state3_in_we" is new
DEBUG - 2020-10-21 22:46:17,789 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state4_in as signal rfdc_multi_eight_adcs_2048gsps_sync_state4_in to top
DEBUG - 2020-10-21 22:46:17,789 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state4_in" already exists
DEBUG - 2020-10-21 22:46:17,789 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state4_in_we as signal rfdc_multi_eight_adcs_2048gsps_sync_state4_in_we to top
DEBUG - 2020-10-21 22:46:17,790 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state4_in_we" is new
DEBUG - 2020-10-21 22:46:17,790 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state5_in as signal rfdc_multi_eight_adcs_2048gsps_sync_state5_in to top
DEBUG - 2020-10-21 22:46:17,790 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state5_in" already exists
DEBUG - 2020-10-21 22:46:17,790 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state5_in_we as signal rfdc_multi_eight_adcs_2048gsps_sync_state5_in_we to top
DEBUG - 2020-10-21 22:46:17,790 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state5_in_we" is new
DEBUG - 2020-10-21 22:46:17,790 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state6_in as signal rfdc_multi_eight_adcs_2048gsps_sync_state6_in to top
DEBUG - 2020-10-21 22:46:17,790 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state6_in" already exists
DEBUG - 2020-10-21 22:46:17,791 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state6_in_we as signal rfdc_multi_eight_adcs_2048gsps_sync_state6_in_we to top
DEBUG - 2020-10-21 22:46:17,791 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state6_in_we" is new
DEBUG - 2020-10-21 22:46:17,791 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state7_in as signal rfdc_multi_eight_adcs_2048gsps_sync_state7_in to top
DEBUG - 2020-10-21 22:46:17,791 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state7_in" already exists
DEBUG - 2020-10-21 22:46:17,791 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_state7_in_we as signal rfdc_multi_eight_adcs_2048gsps_sync_state7_in_we to top
DEBUG - 2020-10-21 22:46:17,791 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sync_state7_in_we" is new
DEBUG - 2020-10-21 22:46:17,791 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_board_id_in as signal rfdc_multi_eight_adcs_2048gsps_sys_board_id_in to top
DEBUG - 2020-10-21 22:46:17,792 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_board_id_in" is new
DEBUG - 2020-10-21 22:46:17,792 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal rfdc_multi_eight_adcs_2048gsps_sys_board_id_in_we to top
DEBUG - 2020-10-21 22:46:17,792 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_board_id_in_we" is new
DEBUG - 2020-10-21 22:46:17,792 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_in as signal rfdc_multi_eight_adcs_2048gsps_sys_rev_in to top
DEBUG - 2020-10-21 22:46:17,792 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_rev_in" is new
DEBUG - 2020-10-21 22:46:17,792 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal rfdc_multi_eight_adcs_2048gsps_sys_rev_in_we to top
DEBUG - 2020-10-21 22:46:17,792 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_rev_in_we" is new
DEBUG - 2020-10-21 22:46:17,793 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal rfdc_multi_eight_adcs_2048gsps_sys_rev_rcs_in to top
DEBUG - 2020-10-21 22:46:17,793 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_rev_rcs_in" is new
DEBUG - 2020-10-21 22:46:17,793 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal rfdc_multi_eight_adcs_2048gsps_sys_rev_rcs_in_we to top
DEBUG - 2020-10-21 22:46:17,793 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_rev_rcs_in_we" is new
DEBUG - 2020-10-21 22:46:17,793 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal rfdc_multi_eight_adcs_2048gsps_sys_scratchpad_out to top
DEBUG - 2020-10-21 22:46:17,793 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_scratchpad_out" is new
DEBUG - 2020-10-21 22:46:17,793 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal rfdc_multi_eight_adcs_2048gsps_sys_scratchpad_out_we to top
DEBUG - 2020-10-21 22:46:17,794 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_scratchpad_out_we" is new
DEBUG - 2020-10-21 22:46:17,794 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_in to top
DEBUG - 2020-10-21 22:46:17,794 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_in" already exists
DEBUG - 2020-10-21 22:46:17,794 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_in_we to top
DEBUG - 2020-10-21 22:46:17,794 - jasper.verilog -   Signal "rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_in_we" is new
DEBUG - 2020-10-21 22:46:17,794 - jasper.verilog - Instantiating child ports for rfdc_multi_eight_adcs_2048gsps_inst
DEBUG - 2020-10-21 22:46:17,794 - jasper.verilog - Instantiating child ports for zcu111_inst
DEBUG - 2020-10-21 22:46:17,794 - jasper.verilog -   Adding instance port axil_clk as signal axil_clk to top
DEBUG - 2020-10-21 22:46:17,795 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-21 22:46:17,795 - jasper.verilog -   Adding instance port axil_rst as signal axil_rst to top
DEBUG - 2020-10-21 22:46:17,795 - jasper.verilog -   Signal "axil_rst" is new
DEBUG - 2020-10-21 22:46:17,795 - jasper.verilog -   Adding instance port axil_rst_n as signal axil_rst_n to top
DEBUG - 2020-10-21 22:46:17,795 - jasper.verilog -   Signal "axil_rst_n" already exists
DEBUG - 2020-10-21 22:46:17,795 - jasper.verilog -   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
DEBUG - 2020-10-21 22:46:17,795 - jasper.verilog -   Signal "M_AXI_araddr" is new
DEBUG - 2020-10-21 22:46:17,796 - jasper.verilog -   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
DEBUG - 2020-10-21 22:46:17,796 - jasper.verilog -   Signal "M_AXI_arprot" is new
DEBUG - 2020-10-21 22:46:17,796 - jasper.verilog -   Adding instance port M_AXI_arready as signal M_AXI_arready to top
DEBUG - 2020-10-21 22:46:17,796 - jasper.verilog -   Signal "M_AXI_arready" is new
DEBUG - 2020-10-21 22:46:17,796 - jasper.verilog -   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
DEBUG - 2020-10-21 22:46:17,796 - jasper.verilog -   Signal "M_AXI_arvalid" is new
DEBUG - 2020-10-21 22:46:17,796 - jasper.verilog -   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
DEBUG - 2020-10-21 22:46:17,797 - jasper.verilog -   Signal "M_AXI_awaddr" is new
DEBUG - 2020-10-21 22:46:17,797 - jasper.verilog -   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
DEBUG - 2020-10-21 22:46:17,797 - jasper.verilog -   Signal "M_AXI_awprot" is new
DEBUG - 2020-10-21 22:46:17,797 - jasper.verilog -   Adding instance port M_AXI_awready as signal M_AXI_awready to top
DEBUG - 2020-10-21 22:46:17,797 - jasper.verilog -   Signal "M_AXI_awready" is new
DEBUG - 2020-10-21 22:46:17,797 - jasper.verilog -   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
DEBUG - 2020-10-21 22:46:17,797 - jasper.verilog -   Signal "M_AXI_awvalid" is new
DEBUG - 2020-10-21 22:46:17,798 - jasper.verilog -   Adding instance port M_AXI_bready as signal M_AXI_bready to top
DEBUG - 2020-10-21 22:46:17,798 - jasper.verilog -   Signal "M_AXI_bready" is new
DEBUG - 2020-10-21 22:46:17,798 - jasper.verilog -   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
DEBUG - 2020-10-21 22:46:17,798 - jasper.verilog -   Signal "M_AXI_bresp" is new
DEBUG - 2020-10-21 22:46:17,798 - jasper.verilog -   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
DEBUG - 2020-10-21 22:46:17,798 - jasper.verilog -   Signal "M_AXI_bvalid" is new
DEBUG - 2020-10-21 22:46:17,798 - jasper.verilog -   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
DEBUG - 2020-10-21 22:46:17,799 - jasper.verilog -   Signal "M_AXI_rdata" is new
DEBUG - 2020-10-21 22:46:17,799 - jasper.verilog -   Adding instance port M_AXI_rready as signal M_AXI_rready to top
DEBUG - 2020-10-21 22:46:17,799 - jasper.verilog -   Signal "M_AXI_rready" is new
DEBUG - 2020-10-21 22:46:17,799 - jasper.verilog -   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
DEBUG - 2020-10-21 22:46:17,799 - jasper.verilog -   Signal "M_AXI_rresp" is new
DEBUG - 2020-10-21 22:46:17,799 - jasper.verilog -   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
DEBUG - 2020-10-21 22:46:17,799 - jasper.verilog -   Signal "M_AXI_rvalid" is new
DEBUG - 2020-10-21 22:46:17,800 - jasper.verilog -   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
DEBUG - 2020-10-21 22:46:17,800 - jasper.verilog -   Signal "M_AXI_wdata" is new
DEBUG - 2020-10-21 22:46:17,800 - jasper.verilog -   Adding instance port M_AXI_wready as signal M_AXI_wready to top
DEBUG - 2020-10-21 22:46:17,800 - jasper.verilog -   Signal "M_AXI_wready" is new
DEBUG - 2020-10-21 22:46:17,800 - jasper.verilog -   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
DEBUG - 2020-10-21 22:46:17,800 - jasper.verilog -   Signal "M_AXI_wstrb" is new
DEBUG - 2020-10-21 22:46:17,801 - jasper.verilog -   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
DEBUG - 2020-10-21 22:46:17,801 - jasper.verilog -   Signal "M_AXI_wvalid" is new
DEBUG - 2020-10-21 22:46:17,801 - jasper.verilog -   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
DEBUG - 2020-10-21 22:46:17,801 - jasper.verilog -   Signal "M_AXI_RFDC_araddr" is new
DEBUG - 2020-10-21 22:46:17,801 - jasper.verilog -   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
DEBUG - 2020-10-21 22:46:17,801 - jasper.verilog -   Signal "M_AXI_RFDC_arprot" is new
DEBUG - 2020-10-21 22:46:17,801 - jasper.verilog -   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
DEBUG - 2020-10-21 22:46:17,802 - jasper.verilog -   Signal "M_AXI_RFDC_arready" is new
DEBUG - 2020-10-21 22:46:17,802 - jasper.verilog -   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
DEBUG - 2020-10-21 22:46:17,802 - jasper.verilog -   Signal "M_AXI_RFDC_arvalid" is new
DEBUG - 2020-10-21 22:46:17,802 - jasper.verilog -   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
DEBUG - 2020-10-21 22:46:17,802 - jasper.verilog -   Signal "M_AXI_RFDC_awaddr" is new
DEBUG - 2020-10-21 22:46:17,802 - jasper.verilog -   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
DEBUG - 2020-10-21 22:46:17,802 - jasper.verilog -   Signal "M_AXI_RFDC_awprot" is new
DEBUG - 2020-10-21 22:46:17,802 - jasper.verilog -   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
DEBUG - 2020-10-21 22:46:17,803 - jasper.verilog -   Signal "M_AXI_RFDC_awready" is new
DEBUG - 2020-10-21 22:46:17,803 - jasper.verilog -   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
DEBUG - 2020-10-21 22:46:17,803 - jasper.verilog -   Signal "M_AXI_RFDC_awvalid" is new
DEBUG - 2020-10-21 22:46:17,803 - jasper.verilog -   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
DEBUG - 2020-10-21 22:46:17,803 - jasper.verilog -   Signal "M_AXI_RFDC_bready" is new
DEBUG - 2020-10-21 22:46:17,803 - jasper.verilog -   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
DEBUG - 2020-10-21 22:46:17,804 - jasper.verilog -   Signal "M_AXI_RFDC_bresp" is new
DEBUG - 2020-10-21 22:46:17,804 - jasper.verilog -   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
DEBUG - 2020-10-21 22:46:17,804 - jasper.verilog -   Signal "M_AXI_RFDC_bvalid" is new
DEBUG - 2020-10-21 22:46:17,804 - jasper.verilog -   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
DEBUG - 2020-10-21 22:46:17,804 - jasper.verilog -   Signal "M_AXI_RFDC_rdata" is new
DEBUG - 2020-10-21 22:46:17,804 - jasper.verilog -   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
DEBUG - 2020-10-21 22:46:17,804 - jasper.verilog -   Signal "M_AXI_RFDC_rready" is new
DEBUG - 2020-10-21 22:46:17,804 - jasper.verilog -   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
DEBUG - 2020-10-21 22:46:17,805 - jasper.verilog -   Signal "M_AXI_RFDC_rresp" is new
DEBUG - 2020-10-21 22:46:17,805 - jasper.verilog -   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
DEBUG - 2020-10-21 22:46:17,805 - jasper.verilog -   Signal "M_AXI_RFDC_rvalid" is new
DEBUG - 2020-10-21 22:46:17,805 - jasper.verilog -   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
DEBUG - 2020-10-21 22:46:17,805 - jasper.verilog -   Signal "M_AXI_RFDC_wdata" is new
DEBUG - 2020-10-21 22:46:17,805 - jasper.verilog -   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
DEBUG - 2020-10-21 22:46:17,805 - jasper.verilog -   Signal "M_AXI_RFDC_wready" is new
DEBUG - 2020-10-21 22:46:17,806 - jasper.verilog -   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
DEBUG - 2020-10-21 22:46:17,806 - jasper.verilog -   Signal "M_AXI_RFDC_wstrb" is new
DEBUG - 2020-10-21 22:46:17,806 - jasper.verilog -   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
DEBUG - 2020-10-21 22:46:17,806 - jasper.verilog -   Signal "M_AXI_RFDC_wvalid" is new
DEBUG - 2020-10-21 22:46:17,806 - jasper.verilog - Instantiating child ports for zcu111_infr_inst
DEBUG - 2020-10-21 22:46:17,806 - jasper.verilog -   Adding instance port clk_100_p to top
DEBUG - 2020-10-21 22:46:17,806 - jasper.verilog - Attempting to add port "clk_100_p" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,806 - jasper.verilog -   Port "clk_100_p" is new
DEBUG - 2020-10-21 22:46:17,807 - jasper.verilog -   Adding instance port clk_100_n to top
DEBUG - 2020-10-21 22:46:17,807 - jasper.verilog - Attempting to add port "clk_100_n" (parent sig: False, parent port: False)
DEBUG - 2020-10-21 22:46:17,807 - jasper.verilog -   Port "clk_100_n" is new
DEBUG - 2020-10-21 22:46:17,807 - jasper.verilog -   Adding instance port sys_clk as signal sys_clk    to top
DEBUG - 2020-10-21 22:46:17,807 - jasper.verilog -   Signal "sys_clk" is new
DEBUG - 2020-10-21 22:46:17,807 - jasper.verilog -   Adding instance port sys_clk90 as signal sys_clk90  to top
DEBUG - 2020-10-21 22:46:17,807 - jasper.verilog -   Signal "sys_clk90" is new
DEBUG - 2020-10-21 22:46:17,808 - jasper.verilog -   Adding instance port sys_clk180 as signal sys_clk180 to top
DEBUG - 2020-10-21 22:46:17,808 - jasper.verilog -   Signal "sys_clk180" is new
DEBUG - 2020-10-21 22:46:17,808 - jasper.verilog -   Adding instance port sys_clk270 as signal sys_clk270 to top
DEBUG - 2020-10-21 22:46:17,808 - jasper.verilog -   Signal "sys_clk270" is new
DEBUG - 2020-10-21 22:46:17,808 - jasper.verilog -   Adding instance port clk_200 as signal clk_200 to top
DEBUG - 2020-10-21 22:46:17,808 - jasper.verilog -   Signal "clk_200" is new
DEBUG - 2020-10-21 22:46:17,809 - jasper.verilog -   Adding instance port sys_clk_rst as signal sys_clk_rst to top
DEBUG - 2020-10-21 22:46:17,809 - jasper.verilog -   Signal "sys_clk_rst" is new
DEBUG - 2020-10-21 22:46:17,809 - jasper.verilog - Generating port rfdc_multi_eight_adcs_2048gsps_gpio_led_ext
DEBUG - 2020-10-21 22:46:17,809 - jasper.verilog - Generating port rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext
DEBUG - 2020-10-21 22:46:17,809 - jasper.verilog - Generating port clk_100_n
DEBUG - 2020-10-21 22:46:17,810 - jasper.verilog - Generating port clk_100_p
DEBUG - 2020-10-21 22:46:17,810 - jasper.verilog - i: 5 n_ports: 4
DEBUG - 2020-10-21 22:46:17,810 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_gpio_led_gateway
DEBUG - 2020-10-21 22:46:17,810 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_gpio_led1_gateway
DEBUG - 2020-10-21 22:46:17,810 - jasper.verilog - Writing verilog for signal adc0_clk_clk_n
DEBUG - 2020-10-21 22:46:17,810 - jasper.verilog - Writing verilog for signal adc0_clk_clk_p
DEBUG - 2020-10-21 22:46:17,810 - jasper.verilog - Writing verilog for signal adc1_clk_clk_n
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal adc1_clk_clk_p
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal adc2_clk_clk_n
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal adc2_clk_clk_p
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal adc3_clk_clk_n
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal adc3_clk_clk_p
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal irq
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_clk
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_dout
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc0_sync
DEBUG - 2020-10-21 22:46:17,811 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_clk
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_dout
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc1_sync
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_clk
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_dout
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc2_sync
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_clk
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_dout
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc3_sync
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_dout
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc4_sync
DEBUG - 2020-10-21 22:46:17,812 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_dout
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc5_sync
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_dout
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc6_sync
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_dout
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4_adc7_sync
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal sysref_in_n
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal sysref_in_p
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal vin0_01_n
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal vin0_01_p
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal vin0_23_n
DEBUG - 2020-10-21 22:46:17,813 - jasper.verilog - Writing verilog for signal vin0_23_p
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin1_01_n
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin1_01_p
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin1_23_n
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin1_23_p
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin2_01_n
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin2_01_p
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin2_23_n
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin2_23_p
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin3_01_n
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin3_01_p
DEBUG - 2020-10-21 22:46:17,814 - jasper.verilog - Writing verilog for signal vin3_23_n
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal vin3_23_p
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_led_cntrl_out
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_led_cntrl_user_data_out
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_reg_cntrl_out
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,815 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,816 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,817 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,818 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,819 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,820 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_in
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_in
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,821 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_in
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_in
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_in
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,822 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_in
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_in
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,823 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_in
DEBUG - 2020-10-21 22:46:17,824 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,824 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,824 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,824 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_in
DEBUG - 2020-10-21 22:46:17,824 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,824 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,825 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,825 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_in
DEBUG - 2020-10-21 22:46:17,825 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,825 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,825 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_in
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_in
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_in
DEBUG - 2020-10-21 22:46:17,826 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_in
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_in
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,827 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_in
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_in
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_out
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_user_data_out
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_in
DEBUG - 2020-10-21 22:46:17,828 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_user_data_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state0_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state0_user_data_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state1_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state1_user_data_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state2_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state2_user_data_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state3_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state3_user_data_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state4_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state4_user_data_in
DEBUG - 2020-10-21 22:46:17,829 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state5_in
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state5_user_data_in
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state6_in
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state6_user_data_in
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state7_in
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state7_user_data_in
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal axil_clk
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal axil_rst_n
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_led_cntrl_out_we
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_reg_cntrl_out_we
DEBUG - 2020-10-21 22:46:17,830 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_bram_we
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_bram_we
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,831 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_bram_we
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,832 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_bram_we
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_bram_we
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,833 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_bram_we
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_bram_we
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,834 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_bram_we
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_bram_we
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,835 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_bram_we
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,836 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_bram_we
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_bram_we
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,837 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_bram_we
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_bram_we
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,838 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_bram_we
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_bram_we
DEBUG - 2020-10-21 22:46:17,839 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_bram_we
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,840 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_bram_we
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_bram_we
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,841 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_bram_we
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_bram_we
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,842 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_bram_we
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_bram_we
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,843 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_bram_we
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,844 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_bram_we
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_bram_we
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,845 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_bram_we
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_bram_we
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,846 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_bram_we
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_bram_we
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,847 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_bram_we
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_addr
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_in
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_data_out
DEBUG - 2020-10-21 22:46:17,848 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_bram_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl_out_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status_in_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state0_in_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state1_in_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state2_in_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state3_in_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state4_in_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state5_in_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state6_in_we
DEBUG - 2020-10-21 22:46:17,849 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sync_state7_in_we
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_board_id_in
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_board_id_in_we
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_in
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_in_we
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_clkcounter_we
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_rev_in
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_rev_in_we
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_rev_rcs_in
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_rev_rcs_in_we
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_scratchpad_out
DEBUG - 2020-10-21 22:46:17,850 - jasper.verilog - Writing verilog for signal rfdc_multi_eight_adcs_2048gsps_sys_scratchpad_out_we
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal user_rst
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal user_clk
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal user_clk180
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal user_clk270
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal user_clk90
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_araddr
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arprot
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arready
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arvalid
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awaddr
DEBUG - 2020-10-21 22:46:17,851 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awprot
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awready
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awvalid
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bready
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bresp
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bvalid
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rdata
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rready
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rresp
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rvalid
DEBUG - 2020-10-21 22:46:17,852 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wdata
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wready
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wstrb
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wvalid
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_araddr
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_arprot
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_arready
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_arvalid
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_awaddr
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_awprot
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_awready
DEBUG - 2020-10-21 22:46:17,853 - jasper.verilog - Writing verilog for signal M_AXI_awvalid
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_bready
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_bresp
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_bvalid
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_rdata
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_rready
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_rresp
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_rvalid
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_wdata
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_wready
DEBUG - 2020-10-21 22:46:17,854 - jasper.verilog - Writing verilog for signal M_AXI_wstrb
DEBUG - 2020-10-21 22:46:17,855 - jasper.verilog - Writing verilog for signal M_AXI_wvalid
DEBUG - 2020-10-21 22:46:17,855 - jasper.verilog - Writing verilog for signal axil_rst
DEBUG - 2020-10-21 22:46:17,855 - jasper.verilog - Writing verilog for signal clk_200
DEBUG - 2020-10-21 22:46:17,855 - jasper.verilog - Writing verilog for signal sys_clk
DEBUG - 2020-10-21 22:46:17,855 - jasper.verilog - Writing verilog for signal sys_clk180
DEBUG - 2020-10-21 22:46:17,855 - jasper.verilog - Writing verilog for signal sys_clk270
DEBUG - 2020-10-21 22:46:17,855 - jasper.verilog - Writing verilog for signal sys_clk90
DEBUG - 2020-10-21 22:46:17,855 - jasper.verilog - Writing verilog for signal sys_clk_rst
INFO - 2020-10-21 22:46:17,857 - jasper.toolflow - Dumping pickle of top-level Verilog module
INFO - 2020-10-21 22:46:17,860 - jasper.toolflow - Extracting constraints from peripherals
DEBUG - 2020-10-21 22:46:17,860 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-21 22:46:17,860 - jasper.toolflow.constraints -   portname: rfdc_multi_eight_adcs_2048gsps_gpio_led_ext
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints - destination path: [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led_ext[*]}]
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-21 22:46:17,861 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints - destination path: [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led_ext[*]}]
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints - destination path: [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led_ext[*]}]
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints -   portname: rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2020-10-21 22:46:17,862 - jasper.toolflow.constraints -   iogroup_index: [7]
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints - destination path: [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext[*]}]
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-21 22:46:17,863 - jasper.toolflow.constraints - destination path: [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext[*]}]
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints - destination path: [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext[*]}]
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints -   portname: pl_sysref_p
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints -   iogroup: pl_sysref_p
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-21 22:46:17,864 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints -   portname: pl_sysref_n
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints -   iogroup: pl_sysref_n
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-21 22:46:17,865 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints -   portname: clk_100_p
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints -   iogroup: clk_100_p
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints - clock signal: clk_100_p
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints - name: clk_100_p
DEBUG - 2020-10-21 22:46:17,866 - jasper.toolflow.constraints - freq: None
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - period: 7.8125
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - port_en: True
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - waveform_max: 3.90625
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - clock domain relationship: asynchronous
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2020-10-21 22:46:17,867 - jasper.toolflow.constraints - clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
DEBUG - 2020-10-21 22:46:17,868 - jasper.toolflow.constraints - clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
DEBUG - 2020-10-21 22:46:17,868 - jasper.toolflow.constraints - clock domain relationship: asynchronous
INFO - 2020-10-21 22:46:17,868 - jasper.toolflow - Generating physical constraints
DEBUG - 2020-10-21 22:46:17,868 - jasper.toolflow.constraints - Attempting to get physical constraints for port rfdc_multi_eight_adcs_2048gsps_gpio_led_ext on led 
DEBUG - 2020-10-21 22:46:17,868 - jasper.toolflow.constraints - Setting pin loc: rfdc_multi_eight_adcs_2048gsps_gpio_led_ext AR13
DEBUG - 2020-10-21 22:46:17,868 - jasper.toolflow.constraints - Setting pin iostd: rfdc_multi_eight_adcs_2048gsps_gpio_led_ext LVCMOS18
DEBUG - 2020-10-21 22:46:17,868 - jasper.toolflow.constraints - Attempting to get physical constraints for port rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext on led 
DEBUG - 2020-10-21 22:46:17,868 - jasper.toolflow.constraints - Setting pin loc: rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext AV15
DEBUG - 2020-10-21 22:46:17,868 - jasper.toolflow.constraints - Setting pin iostd: rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext LVCMOS18
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Attempting to get physical constraints for port pl_sysref_p on pl_sysref_p 
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Setting pin loc: pl_sysref_p AK17
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Setting pin iostd: pl_sysref_p LVDS
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Attempting to get physical constraints for port pl_sysref_n on pl_sysref_n 
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Setting pin loc: pl_sysref_n AK16
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Setting pin iostd: pl_sysref_n LVDS
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_100_p on clk_100_p 
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Setting pin loc: clk_100_p AL16
DEBUG - 2020-10-21 22:46:17,869 - jasper.toolflow.constraints - Setting pin iostd: clk_100_p LVDS
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot0_01_ss_bram
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot0_23_ss_bram
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot0_45_ss_bram
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot0_67_ss_bram
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot1_01_ss_bram
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot1_23_ss_bram
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot1_45_ss_bram
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot1_67_ss_bram
DEBUG - 2020-10-21 22:46:17,870 - jasper.toolflow - Adding core_info.tab entry for snapshot2_01_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot2_23_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot2_45_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot2_67_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot3_01_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot3_23_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot3_45_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot3_67_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot4_01_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot4_23_ss_bram
DEBUG - 2020-10-21 22:46:17,871 - jasper.toolflow - Adding core_info.tab entry for snapshot4_45_ss_bram
DEBUG - 2020-10-21 22:46:17,872 - jasper.toolflow - Adding core_info.tab entry for snapshot4_67_ss_bram
DEBUG - 2020-10-21 22:46:17,872 - jasper.toolflow - Adding core_info.tab entry for snapshot5_01_ss_bram
DEBUG - 2020-10-21 22:46:17,872 - jasper.toolflow - Adding core_info.tab entry for snapshot5_23_ss_bram
DEBUG - 2020-10-21 22:46:17,872 - jasper.toolflow - Adding core_info.tab entry for snapshot5_45_ss_bram
DEBUG - 2020-10-21 22:46:17,872 - jasper.toolflow - Adding core_info.tab entry for snapshot5_67_ss_bram
DEBUG - 2020-10-21 22:46:17,872 - jasper.toolflow - Adding core_info.tab entry for snapshot6_01_ss_bram
DEBUG - 2020-10-21 22:46:17,873 - jasper.toolflow - Adding core_info.tab entry for snapshot6_23_ss_bram
DEBUG - 2020-10-21 22:46:17,873 - jasper.toolflow - Adding core_info.tab entry for snapshot6_45_ss_bram
DEBUG - 2020-10-21 22:46:17,873 - jasper.toolflow - Adding core_info.tab entry for snapshot6_67_ss_bram
DEBUG - 2020-10-21 22:46:17,873 - jasper.toolflow - Adding core_info.tab entry for snapshot7_01_ss_bram
DEBUG - 2020-10-21 22:46:17,873 - jasper.toolflow - Adding core_info.tab entry for snapshot7_23_ss_bram
DEBUG - 2020-10-21 22:46:17,873 - jasper.toolflow - Adding core_info.tab entry for snapshot7_45_ss_bram
DEBUG - 2020-10-21 22:46:17,873 - jasper.toolflow - Adding core_info.tab entry for snapshot7_67_ss_bram
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for led_cntrl
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for reg_cntrl
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for snapshot0_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for snapshot0_01_ss_status
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for snapshot0_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for snapshot0_23_ss_status
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for snapshot0_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for snapshot0_45_ss_status
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for snapshot0_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,874 - jasper.toolflow - Adding core_info.tab entry for snapshot0_67_ss_status
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot1_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot1_01_ss_status
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot1_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot1_23_ss_status
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot1_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot1_45_ss_status
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot1_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot1_67_ss_status
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot2_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot2_01_ss_status
DEBUG - 2020-10-21 22:46:17,875 - jasper.toolflow - Adding core_info.tab entry for snapshot2_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot2_23_ss_status
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot2_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot2_45_ss_status
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot2_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot2_67_ss_status
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot3_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot3_01_ss_status
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot3_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot3_23_ss_status
DEBUG - 2020-10-21 22:46:17,876 - jasper.toolflow - Adding core_info.tab entry for snapshot3_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot3_45_ss_status
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot3_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot3_67_ss_status
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot4_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot4_01_ss_status
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot4_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot4_23_ss_status
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot4_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot4_45_ss_status
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot4_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,877 - jasper.toolflow - Adding core_info.tab entry for snapshot4_67_ss_status
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot5_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot5_01_ss_status
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot5_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot5_23_ss_status
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot5_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot5_45_ss_status
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot5_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot5_67_ss_status
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot6_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot6_01_ss_status
DEBUG - 2020-10-21 22:46:17,878 - jasper.toolflow - Adding core_info.tab entry for snapshot6_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot6_23_ss_status
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot6_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot6_45_ss_status
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot6_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot6_67_ss_status
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot7_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot7_01_ss_status
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot7_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot7_23_ss_status
DEBUG - 2020-10-21 22:46:17,879 - jasper.toolflow - Adding core_info.tab entry for snapshot7_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for snapshot7_45_ss_status
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for snapshot7_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for snapshot7_67_ss_status
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for sync_state0
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for sync_state1
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for sync_state2
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for sync_state3
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for sync_state4
DEBUG - 2020-10-21 22:46:17,880 - jasper.toolflow - Adding core_info.tab entry for sync_state5
DEBUG - 2020-10-21 22:46:17,881 - jasper.toolflow - Adding core_info.tab entry for sync_state6
DEBUG - 2020-10-21 22:46:17,881 - jasper.toolflow - Adding core_info.tab entry for sync_state7
DEBUG - 2020-10-21 22:46:17,881 - jasper.toolflow - Adding core_info.tab entry for sys_block
DEBUG - 2020-10-21 22:46:17,881 - jasper.toolflow - Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
DEBUG - 2020-10-21 22:46:17,881 - jasper.toolflow - Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
DEBUG - 2020-10-21 22:46:17,881 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_01_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_23_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_45_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_67_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_01_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_23_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_45_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_67_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_01_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_23_ss_bram
DEBUG - 2020-10-21 22:46:17,882 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_45_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_67_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_01_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_23_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_45_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_67_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_01_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_23_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_45_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_67_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_01_ss_bram
DEBUG - 2020-10-21 22:46:17,883 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_23_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_45_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_67_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_01_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_23_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_45_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_67_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_01_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_23_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_45_ss_bram
DEBUG - 2020-10-21 22:46:17,884 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_67_ss_bram
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for led_cntrl
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for reg_cntrl
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_01_ss_status
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_23_ss_status
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_45_ss_status
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot0_67_ss_status
DEBUG - 2020-10-21 22:46:17,885 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_01_ss_status
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_23_ss_status
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_45_ss_status
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot1_67_ss_status
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_01_ss_status
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,886 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_23_ss_status
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_45_ss_status
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot2_67_ss_status
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_01_ss_status
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_23_ss_status
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_45_ss_status
DEBUG - 2020-10-21 22:46:17,887 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot3_67_ss_status
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_01_ss_status
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_23_ss_status
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_45_ss_status
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot4_67_ss_status
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,888 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_01_ss_status
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_23_ss_status
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_45_ss_status
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot5_67_ss_status
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_01_ss_status
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_23_ss_status
DEBUG - 2020-10-21 22:46:17,889 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_45_ss_status
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot6_67_ss_status
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_01_ss_ctrl
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_01_ss_status
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_23_ss_ctrl
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_23_ss_status
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_45_ss_ctrl
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_45_ss_status
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_67_ss_ctrl
DEBUG - 2020-10-21 22:46:17,890 - jasper.toolflow - Adding core_info.jam.tab entry for snapshot7_67_ss_status
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sync_state0
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sync_state1
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sync_state2
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sync_state3
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sync_state4
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sync_state5
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sync_state6
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sync_state7
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Adding core_info.jam.tab entry for sys_block
DEBUG - 2020-10-21 22:46:17,891 - jasper.toolflow - Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
INFO - 2020-10-21 22:46:17,961 - jasper.toolflow - Carrying out constraints rule check
WARNING - 2020-10-21 22:46:17,962 - jasper.toolflow - Port clk_100_n (instantiated by zcu111: ZCU111) has no constraints!
INFO - 2020-10-21 22:46:17,962 - jasper.toolflow - Constraint rule check complete
DEBUG - 2020-10-21 22:46:18,087 - jasper.toolflow.backend - Adding tcl command: puts "Starting tcl script"
DEBUG - 2020-10-21 22:46:18,087 - jasper.toolflow.backend - Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj -part xczu28dr-ffvg1517-2-e
DEBUG - 2020-10-21 22:46:18,087 - jasper.toolflow.backend - Adding tcl command: set_property target_language VHDL [current_project]
DEBUG - 2020-10-21 22:46:18,353 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/top.v
DEBUG - 2020-10-21 22:46:18,353 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/top.v
DEBUG - 2020-10-21 22:46:18,353 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2020-10-21 22:46:18,353 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2020-10-21 22:46:18,353 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2020-10-21 22:46:18,353 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2020-10-21 22:46:18,353 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC1_R2R_2048.xci
DEBUG - 2020-10-21 22:46:18,353 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC1_R2R_2048.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC2_R2R_2048.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC2_R2R_2048.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC4_R2R_2048.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC4_R2R_2048.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_2048.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_2048.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC1_R2R_4096.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC1_R2R_4096.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC2_R2R_4096.xci
DEBUG - 2020-10-21 22:46:18,354 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC2_R2R_4096.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC4_R2R_4096.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC4_R2R_4096.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_4096.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_4096.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_MTS_2048.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_MTS_2048.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_MTS_4096.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_MTS_4096.xci
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/mts_sysref_sync.v
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/mts_sysref_sync.v
DEBUG - 2020-10-21 22:46:18,355 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/imports/sysgen
DEBUG - 2020-10-21 22:46:18,356 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/imports/sysgen
DEBUG - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2.xci
DEBUG - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2.xci
DEBUG - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1.xci
DEBUG - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1.xci
DEBUG - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0.xci
DEBUG - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0.xci
INFO - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fda87888be0>
DEBUG - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - New PortConstraint instance found: rfdc_multi_eight_adcs_2048gsps_gpio_led_ext -> led
DEBUG - 2020-10-21 22:46:18,357 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - LOC constraint found at AR13
DEBUG - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
INFO - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fda87888c18>
DEBUG - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - New PortConstraint instance found: rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext -> led
DEBUG - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - LOC constraint found at AV15
DEBUG - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-21 22:46:18,358 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
INFO - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fda87888c50>
DEBUG - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - New PortConstraint instance found: pl_sysref_p -> pl_sysref_p
DEBUG - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - LOC constraint found at AK17
DEBUG - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - IOSTD constraint found: LVDS
INFO - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fda87888c88>
DEBUG - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - New PortConstraint instance found: pl_sysref_n -> pl_sysref_n
DEBUG - 2020-10-21 22:46:18,359 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - LOC constraint found at AK16
DEBUG - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - IOSTD constraint found: LVDS
INFO - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fda87888cc0>
DEBUG - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - New PortConstraint instance found: clk_100_p -> clk_100_p
DEBUG - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - LOC constraint found at AL16
DEBUG - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-21 22:46:18,360 - jasper.toolflow.backend - IOSTD constraint found: LVDS
INFO - 2020-10-21 22:46:18,361 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7fda878889e8>
DEBUG - 2020-10-21 22:46:18,361 - jasper.toolflow.backend - New Clock constraint found
INFO - 2020-10-21 22:46:18,361 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x7fda87888a20>
DEBUG - 2020-10-21 22:46:18,361 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2020-10-21 22:46:18,361 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x7fda87888a58>
DEBUG - 2020-10-21 22:46:18,361 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2020-10-21 22:46:18,361 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7fda87888b00>
DEBUG - 2020-10-21 22:46:18,361 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2020-10-21 22:46:18,362 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7fda87888b38>
DEBUG - 2020-10-21 22:46:18,362 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2020-10-21 22:46:18,362 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7fda87888b70>
DEBUG - 2020-10-21 22:46:18,362 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2020-10-21 22:46:18,362 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7fda87888ba8>
DEBUG - 2020-10-21 22:46:18,362 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2020-10-21 22:46:18,362 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7fda87888a90>
DEBUG - 2020-10-21 22:46:18,362 - jasper.toolflow.backend - New False Path constraint found
INFO - 2020-10-21 22:46:18,363 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7fda87888ac8>
DEBUG - 2020-10-21 22:46:18,363 - jasper.toolflow.backend - New False Path constraint found
INFO - 2020-10-21 22:46:18,363 - jasper.toolflow.backend - Constraints: set_property PACKAGE_PIN AR13 [get_ports rfdc_multi_eight_adcs_2048gsps_gpio_led_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports rfdc_multi_eight_adcs_2048gsps_gpio_led_ext[0]]
set_property PACKAGE_PIN AV15 [get_ports rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext[0]]
set_property PACKAGE_PIN AK17 [get_ports pl_sysref_p]
set_property IOSTANDARD LVDS [get_ports pl_sysref_p]
set_property PACKAGE_PIN AK16 [get_ports pl_sysref_n]
set_property IOSTANDARD LVDS [get_ports pl_sysref_n]
set_property PACKAGE_PIN AL16 [get_ports clk_100_p]
set_property IOSTANDARD LVDS [get_ports clk_100_p]
create_clock -period 7.812 -name clk_100_p -waveform {0.000 3.906} [get_ports {clk_100_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led_ext[*]}]
set_max_delay 1.0 -to [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext[*]}]
set_min_delay 1.0 -to [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led_ext[*]}]
set_min_delay 1.0 -to [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext[*]}]
set_false_path -to [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led_ext[*]}]
set_false_path -to [get_ports {rfdc_multi_eight_adcs_2048gsps_gpio_led1_ext[*]}]

INFO - 2020-10-21 22:46:18,363 - jasper.toolflow.backend - Finished writing constraints file: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/user_const.xdc
DEBUG - 2020-10-21 22:46:18,363 - jasper.toolflow.backend - Adding constraint file: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/user_const.xdc
DEBUG - 2020-10-21 22:46:18,363 - jasper.toolflow.backend - Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/user_const.xdc
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - Adding tcl command: set_property top top [current_fileset]
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - Adding tcl command: upgrade_ip -quiet [get_ips *]
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - adding the upgrade_ip command to the tcl script
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - Adding tcl command: reset_run synth_1
DEBUG - 2020-10-21 22:46:18,364 - jasper.toolflow.backend - Adding tcl command: launch_runs synth_1 -jobs 4
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: wait_on_run synth_1
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: open_run synth_1
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -jobs 4
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: open_run impl_1
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -to_step write_bitstream
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2020-10-21 22:46:18,365 - jasper.toolflow.backend - Adding tcl command: cd [get_property DIRECTORY [current_project]]
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-21 22:46:18,366 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
DEBUG - 2020-10-21 22:46:18,367 - jasper.toolflow.backend - Adding tcl command: }
INFO - 2020-10-21 22:46:18,368 - jasper.toolflow.backend - Extracting yellow block tcl commands from peripherals
DEBUG - 2020-10-21 22:46:18,368 - jasper.toolflow.backend - Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
DEBUG - 2020-10-21 22:46:18,368 - jasper.toolflow.backend - Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
DEBUG - 2020-10-21 22:46:18,368 - jasper.toolflow.backend - Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
DEBUG - 2020-10-21 22:46:18,368 - jasper.toolflow.backend - Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
DEBUG - 2020-10-21 22:46:18,368 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-21 22:46:18,368 - jasper.toolflow.backend - Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
DEBUG - 2020-10-21 22:46:18,368 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
INFO - 2020-10-21 22:46:18,369 - jasper.toolflow.backend - Generating yellow block custom hdl files
DEBUG - 2020-10-21 22:46:18,375 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl
DEBUG - 2020-10-21 22:46:18,375 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl
INFO - 2020-10-21 22:46:18,375 - jasper.toolflow.backend - Generating yellow block custom hdl files
DEBUG - 2020-10-21 22:46:18,375 - jasper.toolflow.backend - Adding tcl command: import_files /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/
DEBUG - 2020-10-21 22:46:18,375 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-21 23:05:36,168 - jasper.toolflow.backend - Opening core_info.tab file /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/core_info.tab
DEBUG - 2020-10-21 23:05:36,169 - jasper.toolflow.backend - Opening design_info.tab file /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/design_info.tab
DEBUG - 2020-10-21 23:05:36,169 - jasper.toolflow.backend - Opening git_info.tab file /home/wei/casper/ZCU111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/git_info.tab
