# Chips for Spiking-Neural-Network

## Description
Hello, everyone.
My name is WeiJinsong. I', currently reading ph.D in University of Science and Technology of China. 
This is a repository to record advance research of chips-for-spiking-neural-network.

## Table of Contents

 - [Papers](#papers)
 - [Important Topics](#important-topics)
   - [Algorithm for Spiking-Neural-Network](#algorithm-for-spiking-neural-network)
   - [Analog Neuron, Analog Synapse, Computing in Memory](#analog-neuron,-analog-synapse,-computing-in-memory)
   - [Memristor based Spiking-Neural-Network, Computing in Memory](#memristor-based-spiking-neural-network,-computing-in-memory)
   - [Neuron Circuits](#neuron-circuits)
 <!-- - [Industry contributions](#industry-contributions) -->

## Papers
- **TrueNorth:Design and Tool Flow of a 65mW 1Million Neuron Programmable neurosynapic Chip** <font color=gray>(IBM 2015)</font>
- **Loihi: A Neuromorphic Manycore Processor with On-Chip Learning** (Intel 2018)
- A 4096-Neuron 1M-Synapse 3.8-pJ/SOP Spiking Neural Network With On-Chip STDP Learning and Sparse Weights in 10-nm FinFET CMOS <font color=gray>(Intel 2019)</font>
- A Digital Neurosynaptic Core Using Embedded Crossbar Memory with 45pJ per Spike in 45nm <font color=gray>(IBM, Cornell University 2011)</font>
- **Towards artificial general intelligence with hybird Tianjic chip architecture** <font color=gray>(Tsinghua University 2018)</font>
- **Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation** <font color=gray>(Tsinghua University 2020)</font>
- Always-On, Sub-300nW, Event-Driven Spiking Neural Network based on Spike-Driven Clock-Generation and Clock- and Power-Gating for an Ultra-Low-Power Intelligent Device <font color=gray>(Columbia University, Samsung Electronics 2020)</font>

## Important Topics
 
### Algorithm for Spiking-Neural-Network

### Analog Neuron, Analog Synapse, Computing in Memory
- **Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale neural Simulations** <font color=gray>(Stanford University 2014)</font>
- **A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses** <font color=gray>(University off Zurich 2015)</font>
- **Neuromorphic Silicon Neuron Circuits** <font color=gray>(University of Zurich and ETH Zurich 2011)</font>
 
### Memristor based Spiking-Neural-Network, Computing in Memory 

### Neuron Circuits
- **A Low-Cost High-Throughput Digital Design of Biorealistic Spiking Neuron** <font color=gray>(Nanyang Technological 2020)</font>
 
### Async Circuits
- 
