# python_vs_uvm
Verification Environment using UVM with Python

This is a Verification Environment done for a RISC-V microcontroller called SIWA. The project can be adjusted to other RISC-V microcontrollers.

This project was developed at Tecnológico de Costa Rica.

Programmer: Dr. Roberto Molina Robles, PhD. Tecnológico de Costa Rica

The picture shows the architecture of the environment.

Diagram of the Verification Environment:

![image](https://github.com/user-attachments/assets/3fc509ff-b6d5-449e-abb8-b581a1b3d7df)

DUT diagram:

![image](https://github.com/user-attachments/assets/740ec408-edd0-41a8-a45c-3a3b29ea8983)

Scoreboard made in Python:

![image](https://github.com/user-attachments/assets/3bf85da8-ae4a-4db1-b298-7b2988a92fd2)

Reference Model implemented inside Python through C:

![image](https://github.com/user-attachments/assets/ff01e193-9575-430c-ab08-f367c314ea42)

